Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sat Nov 19 17:19:50 2016
| Host         : ytelse running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                12682       -0.247       -1.183                      5                12682        3.870        0.000                       0                  8992  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                  ------------       ----------      --------------
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}     30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}     60.000          16.667          
sys_clk_pin                                                            {0.000 5.000}      10.000          100.000         
ulpi_clk_pin                                                           {0.000 8.333}      16.667          59.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           23.704        0.000                      0                  531        0.063        0.000                      0                  531       13.870        0.000                       0                   270  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       59.093        0.000                      0                    1        0.273        0.000                      0                    1       29.500        0.000                       0                     2  
sys_clk_pin                                                                  0.450        0.000                      0                11160        0.068        0.000                      0                11160        3.870        0.000                       0                  8344  
ulpi_clk_pin                                                                 7.912        0.000                      0                  768        0.080        0.000                      0                  768        7.203        0.000                       0                   376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.485        0.000                      0                   18        0.166        0.000                      0                   18  
ulpi_clk_pin                                                         sys_clk_pin                                                                0.085        0.000                      0                   14        0.704        0.000                      0                   14  
sys_clk_pin                                                          ulpi_clk_pin                                                               0.784        0.000                      0                    5       -0.247       -1.183                      5                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       24.859        0.000                      0                  102        0.125        0.000                      0                  102  
**async_default**                                                  sys_clk_pin                                                        sys_clk_pin                                                              6.954        0.000                      0                   91        0.228        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.903ns (15.791%)  route 4.815ns (84.209%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 32.636 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.985     5.997    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.102 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.306     7.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.105     7.513 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.177     8.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.228    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X42Y34         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    32.394    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         32.394    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 23.704    

Slack (MET) :             23.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.903ns (15.791%)  route 4.815ns (84.209%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 32.636 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.985     5.997    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.102 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.306     7.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.105     7.513 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.177     8.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.228    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X42Y34         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    32.394    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.394    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 23.704    

Slack (MET) :             23.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.903ns (15.791%)  route 4.815ns (84.209%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 32.636 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.985     5.997    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.102 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.306     7.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.105     7.513 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.177     8.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.228    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X42Y34         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    32.394    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         32.394    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 23.704    

Slack (MET) :             23.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.903ns (15.791%)  route 4.815ns (84.209%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 32.636 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.985     5.997    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.102 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.306     7.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.105     7.513 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.177     8.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.228    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X42Y34         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    32.394    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.394    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 23.704    

Slack (MET) :             23.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.903ns (15.791%)  route 4.815ns (84.209%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 32.636 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.985     5.997    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.102 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.306     7.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.105     7.513 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.177     8.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism              0.228    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X42Y34         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    32.394    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         32.394    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 23.704    

Slack (MET) :             23.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.903ns (15.791%)  route 4.815ns (84.209%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 32.636 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.985     5.997    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.102 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.306     7.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.105     7.513 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.177     8.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism              0.228    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X42Y34         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    32.394    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.394    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 23.704    

Slack (MET) :             23.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.903ns (15.791%)  route 4.815ns (84.209%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 32.636 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.985     5.997    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.102 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.306     7.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.105     7.513 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.177     8.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y34         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y34         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism              0.228    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X42Y34         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435    32.394    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         32.394    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 23.704    

Slack (MET) :             23.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.903ns (15.791%)  route 4.815ns (84.209%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 32.636 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.985     5.997    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.102 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.306     7.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.105     7.513 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.177     8.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X42Y34         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y34         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism              0.228    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X42Y34         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435    32.394    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         32.394    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 23.704    

Slack (MET) :             23.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.903ns (16.506%)  route 4.568ns (83.494%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 32.638 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.985     5.997    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.102 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.306     7.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.105     7.513 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.929     8.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X42Y36         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.255    32.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y36         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.228    32.866    
                         clock uncertainty           -0.035    32.831    
    SLICE_X42Y36         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    32.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         32.396    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                 23.954    

Slack (MET) :             23.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.903ns (16.506%)  route 4.568ns (83.494%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 32.638 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.985     5.997    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.102 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.306     7.408    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.105     7.513 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.929     8.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X42Y36         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.255    32.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y36         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.228    32.866    
                         clock uncertainty           -0.035    32.831    
    SLICE_X42Y36         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    32.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.396    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                 23.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.814%)  route 0.196ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.196     1.644    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.351     1.341    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.814%)  route 0.196ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.196     1.644    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.351     1.341    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.814%)  route 0.196ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.196     1.644    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.351     1.341    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.814%)  route 0.196ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.196     1.644    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.351     1.341    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.814%)  route 0.196ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.196     1.644    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.351     1.341    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.814%)  route 0.196ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.196     1.644    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.351     1.341    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.814%)  route 0.196ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.196     1.644    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X42Y35         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y35         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.351     1.341    
    SLICE_X42Y35         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.814%)  route 0.196ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X44Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.196     1.644    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X42Y35         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y35         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.351     1.341    
    SLICE_X42Y35         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.295%)  route 0.071ns (35.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.559     1.306    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.128     1.434 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.071     1.505    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X42Y36         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y36         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.373     1.319    
    SLICE_X42Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.409    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.103%)  route 0.254ns (54.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.558     1.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X34Y36         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.469 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.254     1.723    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[11]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[10]_i_1/O
                         net (fo=1, routed)           0.000     1.768    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/p_1_in[10]
    SLICE_X37Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.827     1.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X37Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism             -0.122     1.569    
    SLICE_X37Y36         FDCE (Hold_fdce_C_D)         0.091     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         30.000      28.408     BUFGCTRL_X0Y1  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDPE/C      n/a            1.000         30.000      29.000     SLICE_X47Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         30.000      29.000     SLICE_X47Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X46Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X46Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         30.000      29.000     SLICE_X47Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         30.000      29.000     SLICE_X47Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
Min Period        n/a     FDPE/C      n/a            1.000         30.000      29.000     SLICE_X47Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X40Y38   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X40Y38   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.484ns (53.673%)  route 0.418ns (46.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 62.576 - 60.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.447     1.447    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.528 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.368     2.896    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.379     3.275 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.418     3.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.105     3.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     3.798    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.240    61.240    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    61.317 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.259    62.576    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.320    62.896    
                         clock uncertainty           -0.035    62.861    
    SLICE_X28Y42         FDCE (Setup_fdce_C_D)        0.030    62.891    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         62.891    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                 59.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.562     1.275    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.416 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.178     1.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.639    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.797     0.797    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.826 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.832     1.658    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.383     1.275    
    SLICE_X28Y42         FDCE (Hold_fdce_C_D)         0.091     1.366    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         60.000      58.408     BUFGCTRL_X0Y2  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            1.000         60.000      59.000     SLICE_X28Y42   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X28Y42   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X28Y42   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X28Y42   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X28Y42   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 3.287ns (34.711%)  route 6.183ns (65.289%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 14.373 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.417     4.637    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/clk
    RAMB18_X2Y18         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.762 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[6]
                         net (fo=128, routed)         5.698    12.460    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/memoryStreamer_io_bias[6]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.399    12.859 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__91/O[3]
                         net (fo=2, routed)           0.485    13.344    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_29/weightsReg_reg_1[2]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.250    13.594 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_29/yReg[7]_i_3__93/O
                         net (fo=1, routed)           0.000    13.594    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/restartReg_reg_3[2]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.926 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/yReg_reg[7]_i_1__91/CO[3]
                         net (fo=1, routed)           0.000    13.926    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/yReg_reg[7]_i_1__91_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    14.107 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/yReg_reg[8]_i_1__91/O[0]
                         net (fo=1, routed)           0.000    14.107    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/restartReg_reg_0[8]
    SLICE_X5Y95          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.313    14.373    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/clk
    SLICE_X5Y95          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg_reg[8]/C
                         clock pessimism              0.160    14.533    
                         clock uncertainty           -0.035    14.498    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)        0.059    14.557    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 3.274ns (35.570%)  route 5.930ns (64.430%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.417     4.637    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/clk
    RAMB18_X2Y18         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.762 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[6]
                         net (fo=128, routed)         5.588    12.350    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/weightsReg_reg[2]
    SLICE_X15Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.400    12.750 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[8]_i_3/O[3]
                         net (fo=2, routed)           0.342    13.093    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/weightsReg_reg[2]
    SLICE_X14Y97         LUT3 (Prop_lut3_I0_O)        0.257    13.350 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg[7]_i_3__30/O
                         net (fo=1, routed)           0.000    13.350    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/restartReg_reg_0[2]
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    13.664 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.664    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[7]_i_1_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    13.842 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.842    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/D[8]
    SLICE_X14Y98         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.246    14.306    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/clk
    SLICE_X14Y98         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[8]/C
                         clock pessimism              0.160    14.466    
                         clock uncertainty           -0.035    14.431    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.101    14.532    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.842    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 2.980ns (32.523%)  route 6.183ns (67.477%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 14.373 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.417     4.637    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/clk
    RAMB18_X2Y18         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.762 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[6]
                         net (fo=128, routed)         5.698    12.460    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/memoryStreamer_io_bias[6]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.399    12.859 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__91/O[3]
                         net (fo=2, routed)           0.485    13.344    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_29/weightsReg_reg_1[2]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.250    13.594 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_29/yReg[7]_i_3__93/O
                         net (fo=1, routed)           0.000    13.594    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/restartReg_reg_3[2]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    13.800 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/yReg_reg[7]_i_1__91/O[3]
                         net (fo=1, routed)           0.000    13.800    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/restartReg_reg_0[7]
    SLICE_X5Y94          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.313    14.373    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/clk
    SLICE_X5Y94          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg_reg[7]/C
                         clock pessimism              0.160    14.533    
                         clock uncertainty           -0.035    14.498    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.059    14.557    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 3.287ns (35.910%)  route 5.866ns (64.090%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 14.368 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.417     4.637    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/clk
    RAMB18_X2Y18         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.762 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[6]
                         net (fo=128, routed)         5.400    12.163    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/memoryStreamer_io_bias[6]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.399    12.562 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__57/O[3]
                         net (fo=2, routed)           0.466    13.028    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_26/weightsReg_reg_0[2]
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.250    13.278 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_26/yReg[7]_i_3__58/O
                         net (fo=1, routed)           0.000    13.278    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_13/restartReg_reg_5[2]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.610 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_13/yReg_reg[7]_i_1__57/CO[3]
                         net (fo=1, routed)           0.000    13.610    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_13/yReg_reg[7]_i_1__57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.791 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_13/yReg_reg[8]_i_1__57/O[0]
                         net (fo=1, routed)           0.000    13.791    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/restartReg_reg[8]
    SLICE_X3Y83          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.308    14.368    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/clk
    SLICE_X3Y83          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/yReg_reg[8]/C
                         clock pessimism              0.160    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.059    14.552    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -13.791    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_23/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 3.295ns (36.062%)  route 5.842ns (63.938%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 14.367 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.417     4.637    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/clk
    RAMB18_X2Y18         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.762 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[6]
                         net (fo=128, routed)         5.509    12.272    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/memoryStreamer_io_bias[6]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.400    12.672 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__84/O[3]
                         net (fo=2, routed)           0.333    13.004    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_22/T51_9[2]
    SLICE_X4Y64          LUT3 (Prop_lut3_I0_O)        0.257    13.261 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_22/yReg[7]_i_3__86/O
                         net (fo=1, routed)           0.000    13.261    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/restartReg_reg_9[2]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.593 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg_reg[7]_i_1__84/CO[3]
                         net (fo=1, routed)           0.000    13.593    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg_reg[7]_i_1__84_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.774 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg_reg[8]_i_1__84/O[0]
                         net (fo=1, routed)           0.000    13.774    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_23/restartReg_reg_4[8]
    SLICE_X4Y65          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_23/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.307    14.367    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_23/clk
    SLICE_X4Y65          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_23/yReg_reg[8]/C
                         clock pessimism              0.160    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)        0.059    14.551    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_23/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_27/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 3.573ns (39.379%)  route 5.500ns (60.621%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 14.367 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.417     4.637    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/clk
    RAMB18_X2Y18         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     6.762 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[1]
                         net (fo=256, routed)         5.025    11.787    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/DOADO[1]
    SLICE_X4Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.205 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_20__85/CO[3]
                         net (fo=1, routed)           0.000    12.205    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_20__85_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.465 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__88/O[3]
                         net (fo=2, routed)           0.475    12.941    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_26/weightsReg_reg_1[2]
    SLICE_X5Y82          LUT3 (Prop_lut3_I0_O)        0.257    13.198 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_26/yReg[7]_i_3__90/O
                         net (fo=1, routed)           0.000    13.198    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_13/restartReg_reg_9[2]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.530 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_13/yReg_reg[7]_i_1__88/CO[3]
                         net (fo=1, routed)           0.000    13.530    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_13/yReg_reg[7]_i_1__88_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.711 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_13/yReg_reg[8]_i_1__88/O[0]
                         net (fo=1, routed)           0.000    13.711    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_27/restartReg_reg[8]
    SLICE_X5Y83          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_27/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.307    14.367    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_27/clk
    SLICE_X5Y83          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_27/yReg_reg[8]/C
                         clock pessimism              0.160    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.059    14.551    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_27/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_21/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 3.696ns (40.715%)  route 5.382ns (59.285%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 14.372 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.417     4.637    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/clk
    RAMB18_X2Y18         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     6.762 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[1]
                         net (fo=256, routed)         5.032    11.795    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/DOADO[1]
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.213 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_20__109/CO[3]
                         net (fo=1, routed)           0.000    12.213    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_20__109_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.478 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__113/O[1]
                         net (fo=1, routed)           0.349    12.827    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_20/weightsReg_reg_1[0]
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.250    13.077 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_20/yReg[7]_i_5__116/O
                         net (fo=1, routed)           0.000    13.077    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_10/restartReg_reg_13[0]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.534 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_10/yReg_reg[7]_i_1__113/CO[3]
                         net (fo=1, routed)           0.000    13.534    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_10/yReg_reg[7]_i_1__113_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.715 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_10/yReg_reg[8]_i_1__113/O[0]
                         net (fo=1, routed)           0.000    13.715    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_21/restartReg_reg_1[8]
    SLICE_X5Y59          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_21/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.312    14.372    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_21/clk
    SLICE_X5Y59          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_21/yReg_reg[8]/C
                         clock pessimism              0.160    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.059    14.556    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_21/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -13.715    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_14/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 4.356ns (48.237%)  route 4.674ns (51.763%))
  Logic Levels:           10  (CARRY4=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 14.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.415     4.635    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/clk
    RAMB18_X1Y18         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     6.760 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/weightsReg_reg/DOADO[1]
                         net (fo=16, routed)          1.657     8.417    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/memoryStreamer_io_weights_14[1]
    SLICE_X31Y52         LUT4 (Prop_lut4_I2_O)        0.115     8.532 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg[3]_i_16__45/O
                         net (fo=6, routed)           0.815     9.347    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg[3]_i_16__45_n_0
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.277     9.624 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg[7]_i_12__45/O
                         net (fo=3, routed)           0.663    10.287    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg[7]_i_12__45_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.267    10.554 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg[3]_i_10__45/O
                         net (fo=3, routed)           0.803    11.357    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/Chain_1/ProcessingUnit_14/T64[2]
    SLICE_X35Y48         LUT5 (Prop_lut5_I1_O)        0.105    11.462 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg[7]_i_7__45/O
                         net (fo=6, routed)           0.266    11.728    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg[7]_i_7__45_n_0
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.105    11.833 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg[3]_i_32__43/O
                         net (fo=1, routed)           0.000    11.833    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg_89[3]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.165 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_20__42/CO[3]
                         net (fo=1, routed)           0.001    12.166    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_20__42_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.346 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__44/O[0]
                         net (fo=1, routed)           0.470    12.816    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/T51_1[4]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.249    13.065 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg[7]_i_6__44/O
                         net (fo=1, routed)           0.000    13.065    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg[7]_i_6__44_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    13.488 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg_reg[7]_i_1__44/CO[3]
                         net (fo=1, routed)           0.000    13.488    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg_reg[7]_i_1__44_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    13.666 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_7/yReg_reg[8]_i_1__44/O[0]
                         net (fo=1, routed)           0.000    13.666    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_14/restartReg_reg[8]
    SLICE_X34Y51         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_14/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.239    14.299    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_14/clk
    SLICE_X34Y51         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_14/yReg_reg[8]/C
                         clock pessimism              0.160    14.459    
                         clock uncertainty           -0.035    14.424    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.101    14.525    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_14/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.666    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_13/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.489ns (38.712%)  route 5.524ns (61.288%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.409     4.629    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/clk
    RAMB18_X0Y5          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     6.754 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[3]
                         net (fo=96, routed)          5.059    11.814    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_reg[8][3]
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    12.141 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_17__11/CO[3]
                         net (fo=1, routed)           0.000    12.141    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_17__11_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.319 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__136/O[0]
                         net (fo=1, routed)           0.464    12.783    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit_6/T51_0[4]
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.238    13.021 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit_6/yReg[7]_i_6__136/O
                         net (fo=1, routed)           0.000    13.021    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit_6/yReg[7]_i_6__136_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    13.461 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit_6/yReg_reg[7]_i_1__136/CO[3]
                         net (fo=1, routed)           0.000    13.461    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit_6/yReg_reg[7]_i_1__136_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.642 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit_6/yReg_reg[8]_i_1__136/O[0]
                         net (fo=1, routed)           0.000    13.642    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_13/restartReg_reg[8]
    SLICE_X55Y27         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_13/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.254    14.314    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_13/clk
    SLICE_X55Y27         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_13/yReg_reg[8]/C
                         clock pessimism              0.167    14.481    
                         clock uncertainty           -0.035    14.445    
    SLICE_X55Y27         FDRE (Setup_fdre_C_D)        0.059    14.504    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_13/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_10/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 4.479ns (49.730%)  route 4.528ns (50.270%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.413     4.633    PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/clk
    RAMB18_X1Y2          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.758 r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/weightsReg_reg/DOADO[2]
                         net (fo=9, routed)           1.382     8.140    PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/memoryStreamer_io_weights_10[2]
    SLICE_X34Y10         LUT4 (Prop_lut4_I0_O)        0.105     8.245 r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/yReg[3]_i_15__185/O
                         net (fo=7, routed)           0.944     9.189    PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/yReg[3]_i_15__185_n_0
    SLICE_X35Y12         LUT4 (Prop_lut4_I2_O)        0.119     9.308 r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/yReg[7]_i_12__185/O
                         net (fo=3, routed)           0.677     9.986    PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/yReg[7]_i_12__185_n_0
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.281    10.267 r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/yReg[3]_i_13__185/O
                         net (fo=6, routed)           0.516    10.783    PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/Chain/ProcessingUnit_10/T64[1]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.275    11.058 r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/yReg[7]_i_7__181/O
                         net (fo=6, routed)           0.477    11.535    PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/yReg[7]_i_7__181_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I3_O)        0.105    11.640 r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/yReg[3]_i_32__177/O
                         net (fo=1, routed)           0.000    11.640    PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/biasMemoryUnit/weightsReg_reg_19[3]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.972 r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_20__128/CO[3]
                         net (fo=1, routed)           0.000    11.972    PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_20__128_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.237 r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__178/O[1]
                         net (fo=1, routed)           0.531    12.768    PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_9/weightsReg_reg[0]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.250    13.018 r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain_2/ProcessingUnit_9/yReg[7]_i_5__185/O
                         net (fo=1, routed)           0.000    13.018    PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/restartReg_reg[0]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.462 r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/yReg_reg[7]_i_1__178/CO[3]
                         net (fo=1, routed)           0.000    13.462    PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/yReg_reg[7]_i_1__178_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    13.640 r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_5/yReg_reg[8]_i_1__178/O[0]
                         net (fo=1, routed)           0.000    13.640    PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_10/restartReg_reg[8]
    SLICE_X34Y15         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_10/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.251    14.311    PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_10/clk
    SLICE_X34Y15         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_10/yReg_reg[8]/C
                         clock pessimism              0.167    14.478    
                         clock uncertainty           -0.035    14.442    
    SLICE_X34Y15         FDRE (Setup_fdre_C_D)        0.101    14.543    PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_10/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  0.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.938%)  route 0.114ns (41.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.567     1.510    u_ila_0/inst/ila_core_inst/out
    SLICE_X56Y37         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/Q
                         net (fo=2, routed)           0.114     1.788    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DIADI[3]
    RAMB36_X2Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.875     2.064    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X2Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.566    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.721    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/Pacman_inst/widthConverter/R13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/buffer/queue/queue/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.928%)  route 0.114ns (41.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.559     1.502    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X56Y66         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  PacmanWrapper_inst/Pacman_inst/widthConverter/R13_reg[6]/Q
                         net (fo=2, routed)           0.114     1.781    PacmanWrapper_inst/Pacman_inst/buffer/queue/queue/io_wordIn_bits[14]
    RAMB36_X2Y13         RAMB36E1                                     r  PacmanWrapper_inst/Pacman_inst/buffer/queue/queue/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.864     2.053    PacmanWrapper_inst/Pacman_inst/buffer/queue/queue/clk
    RAMB36_X2Y13         RAMB36E1                                     r  PacmanWrapper_inst/Pacman_inst/buffer/queue/queue/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.555    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.155     1.710    PacmanWrapper_inst/Pacman_inst/buffer/queue/queue/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.957%)  route 0.203ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.203     1.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.830     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.498     1.520    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.957%)  route 0.203ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.203     1.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.830     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.498     1.520    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.957%)  route 0.203ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.203     1.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.830     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.498     1.520    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.957%)  route 0.203ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.203     1.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.830     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.498     1.520    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.957%)  route 0.203ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.203     1.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.830     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.498     1.520    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.957%)  route 0.203ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.203     1.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.830     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y37         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.498     1.520    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.957%)  route 0.203ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.203     1.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y37         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.830     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y37         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.498     1.520    
    SLICE_X38Y37         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.957%)  route 0.203ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.203     1.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y37         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.830     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y37         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.498     1.520    
    SLICE_X38Y37         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y13  PacmanWrapper_inst/Pacman_inst/buffer/queue/queue/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y13  PacmanWrapper_inst/Pacman_inst/buffer/queue/queue/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y7   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y7   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y6   PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_4/weightsReg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y6   PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_4/weightsReg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y24  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_1/weightsReg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y24  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_1/weightsReg_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y35  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y37  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y37  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ulpi_clk_pin
  To Clock:  ulpi_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.912ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/descrom_raddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 1.563ns (18.273%)  route 6.991ns (81.727%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 22.070 - 16.667 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.519     6.109    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X51Y100        FDRE                                         r  inputBridge_inst/usb_serial_inst/descrom_raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.379     6.488 f  inputBridge_inst/usb_serial_inst/descrom_raddr_reg[8]/Q
                         net (fo=26, routed)          1.814     8.302    inputBridge_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8]_2[8]
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.115     8.417 f  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_dataout[3]_i_15/O
                         net (fo=1, routed)           0.555     8.973    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_dataout[3]_i_15_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.267     9.240 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_dataout[3]_i_9/O
                         net (fo=1, routed)           0.508     9.747    inputBridge_inst/usb_serial_inst/usb_transact_inst/descrom_raddr_reg[6]_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.105     9.852 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_dataout[3]_i_5/O
                         net (fo=3, routed)           1.137    10.989    inputBridge_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[2]_0
    SLICE_X59Y95         LUT5 (Prop_lut5_I4_O)        0.105    11.094 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_2/O
                         net (fo=1, routed)           0.675    11.769    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_2_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.105    11.874 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_1/O
                         net (fo=5, routed)           0.534    12.408    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_1_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.105    12.513 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[0]_i_2/O
                         net (fo=2, routed)           0.858    13.371    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[0]_i_1_n_0
    SLICE_X58Y93         LUT2 (Prop_lut2_I1_O)        0.115    13.486 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_3/O
                         net (fo=1, routed)           0.909    14.396    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_3_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I2_O)        0.267    14.663 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_1/O
                         net (fo=1, routed)           0.000    14.663    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.316    22.070    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk
    SLICE_X59Y97         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/C
                         clock pessimism              0.510    22.580    
                         clock uncertainty           -0.035    22.545    
    SLICE_X59Y97         FDRE (Setup_fdre_C_D)        0.030    22.575    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg
  -------------------------------------------------------------------
                         required time                         22.575    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  7.912    

Slack (MET) :             8.302ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 1.846ns (22.745%)  route 6.270ns (77.255%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.359     5.949    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X48Y93         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.379     6.328 r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          1.721     8.050    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[2]
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.105     8.155 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_3/O
                         net (fo=1, routed)           0.487     8.641    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[1]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.071 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.071    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.333 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.487     9.820    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.250    10.070 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.660    10.730    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.105    10.835 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           1.120    11.955    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg_rep[9]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.105    12.060 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.515    12.576    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I0_O)        0.105    12.681 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.543    13.224    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.105    13.329 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.737    14.065    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_69
    SLICE_X57Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.247    22.001    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X57Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[10]/C
                         clock pessimism              0.569    22.570    
                         clock uncertainty           -0.035    22.535    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.168    22.367    inputBridge_inst/usb_serial_inst/s_bufptr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  8.302    

Slack (MET) :             8.302ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 1.846ns (22.745%)  route 6.270ns (77.255%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.359     5.949    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X48Y93         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.379     6.328 r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          1.721     8.050    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[2]
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.105     8.155 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_3/O
                         net (fo=1, routed)           0.487     8.641    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[1]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.071 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.071    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.333 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.487     9.820    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.250    10.070 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.660    10.730    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.105    10.835 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           1.120    11.955    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg_rep[9]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.105    12.060 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.515    12.576    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I0_O)        0.105    12.681 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.543    13.224    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.105    13.329 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.737    14.065    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_69
    SLICE_X57Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.247    22.001    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X57Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[7]/C
                         clock pessimism              0.569    22.570    
                         clock uncertainty           -0.035    22.535    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.168    22.367    inputBridge_inst/usb_serial_inst/s_bufptr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  8.302    

Slack (MET) :             8.302ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 1.846ns (22.745%)  route 6.270ns (77.255%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.359     5.949    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X48Y93         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.379     6.328 r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          1.721     8.050    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[2]
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.105     8.155 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_3/O
                         net (fo=1, routed)           0.487     8.641    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[1]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.071 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.071    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.333 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.487     9.820    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.250    10.070 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.660    10.730    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.105    10.835 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           1.120    11.955    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg_rep[9]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.105    12.060 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.515    12.576    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I0_O)        0.105    12.681 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.543    13.224    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.105    13.329 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.737    14.065    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_69
    SLICE_X57Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.247    22.001    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X57Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[8]/C
                         clock pessimism              0.569    22.570    
                         clock uncertainty           -0.035    22.535    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.168    22.367    inputBridge_inst/usb_serial_inst/s_bufptr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  8.302    

Slack (MET) :             8.302ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 1.846ns (22.745%)  route 6.270ns (77.255%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.359     5.949    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X48Y93         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.379     6.328 r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          1.721     8.050    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[2]
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.105     8.155 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_3/O
                         net (fo=1, routed)           0.487     8.641    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[1]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.071 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.071    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.333 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.487     9.820    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.250    10.070 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.660    10.730    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.105    10.835 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           1.120    11.955    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg_rep[9]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.105    12.060 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.515    12.576    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I0_O)        0.105    12.681 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.543    13.224    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.105    13.329 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.737    14.065    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_69
    SLICE_X57Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.247    22.001    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X57Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[9]/C
                         clock pessimism              0.569    22.570    
                         clock uncertainty           -0.035    22.535    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.168    22.367    inputBridge_inst/usb_serial_inst/s_bufptr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  8.302    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 1.846ns (23.140%)  route 6.131ns (76.860%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.359     5.949    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X48Y93         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.379     6.328 r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          1.721     8.050    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[2]
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.105     8.155 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_3/O
                         net (fo=1, routed)           0.487     8.641    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[1]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.071 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.071    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.333 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.487     9.820    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.250    10.070 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.660    10.730    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.105    10.835 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           1.120    11.955    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg_rep[9]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.105    12.060 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.515    12.576    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I0_O)        0.105    12.681 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.543    13.224    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.105    13.329 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.598    13.927    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_69
    SLICE_X56Y88         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.247    22.001    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X56Y88         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[4]/C
                         clock pessimism              0.569    22.570    
                         clock uncertainty           -0.035    22.535    
    SLICE_X56Y88         FDRE (Setup_fdre_C_CE)      -0.136    22.399    inputBridge_inst/usb_serial_inst/s_bufptr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 1.846ns (23.140%)  route 6.131ns (76.860%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.359     5.949    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X48Y93         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.379     6.328 r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          1.721     8.050    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[2]
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.105     8.155 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_3/O
                         net (fo=1, routed)           0.487     8.641    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[1]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.071 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.071    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.333 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.487     9.820    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.250    10.070 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.660    10.730    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.105    10.835 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           1.120    11.955    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg_rep[9]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.105    12.060 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.515    12.576    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I0_O)        0.105    12.681 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.543    13.224    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.105    13.329 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.598    13.927    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_69
    SLICE_X56Y88         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.247    22.001    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X56Y88         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[5]/C
                         clock pessimism              0.569    22.570    
                         clock uncertainty           -0.035    22.535    
    SLICE_X56Y88         FDRE (Setup_fdre_C_CE)      -0.136    22.399    inputBridge_inst/usb_serial_inst/s_bufptr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.975ns  (logic 1.846ns (23.146%)  route 6.129ns (76.854%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.359     5.949    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X48Y93         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.379     6.328 r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          1.721     8.050    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[2]
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.105     8.155 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_3/O
                         net (fo=1, routed)           0.487     8.641    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[1]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.071 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.071    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.333 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.487     9.820    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.250    10.070 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.660    10.730    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.105    10.835 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           1.120    11.955    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg_rep[9]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.105    12.060 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.515    12.576    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I0_O)        0.105    12.681 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.543    13.224    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.105    13.329 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.596    13.925    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_69
    SLICE_X54Y88         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.247    22.001    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X54Y88         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[0]/C
                         clock pessimism              0.569    22.570    
                         clock uncertainty           -0.035    22.535    
    SLICE_X54Y88         FDRE (Setup_fdre_C_CE)      -0.136    22.399    inputBridge_inst/usb_serial_inst/s_bufptr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  8.474    

Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.975ns  (logic 1.846ns (23.146%)  route 6.129ns (76.854%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.359     5.949    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X48Y93         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.379     6.328 r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          1.721     8.050    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[2]
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.105     8.155 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_3/O
                         net (fo=1, routed)           0.487     8.641    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[1]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.071 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.071    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.333 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.487     9.820    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.250    10.070 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.660    10.730    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.105    10.835 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           1.120    11.955    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg_rep[9]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.105    12.060 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.515    12.576    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I0_O)        0.105    12.681 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.543    13.224    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.105    13.329 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.596    13.925    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_69
    SLICE_X54Y88         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.247    22.001    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X54Y88         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[2]/C
                         clock pessimism              0.569    22.570    
                         clock uncertainty           -0.035    22.535    
    SLICE_X54Y88         FDRE (Setup_fdre_C_CE)      -0.136    22.399    inputBridge_inst/usb_serial_inst/s_bufptr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  8.474    

Slack (MET) :             8.568ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 1.846ns (23.518%)  route 6.003ns (76.482%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.359     5.949    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X48Y93         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.379     6.328 r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          1.721     8.050    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[2]
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.105     8.155 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_3/O
                         net (fo=1, routed)           0.487     8.641    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[1]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.071 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.071    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.333 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.487     9.820    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.250    10.070 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.660    10.730    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.105    10.835 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           1.120    11.955    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg_rep[9]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.105    12.060 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.515    12.576    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I0_O)        0.105    12.681 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.543    13.224    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.105    13.329 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.470    13.799    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_69
    SLICE_X55Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.247    22.001    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X55Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[1]/C
                         clock pessimism              0.569    22.570    
                         clock uncertainty           -0.035    22.535    
    SLICE_X55Y87         FDRE (Setup_fdre_C_CE)      -0.168    22.367    inputBridge_inst/usb_serial_inst/s_bufptr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                         -13.799    
  -------------------------------------------------------------------
                         slack                                  8.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 inputBridge_inst/usb_serial_inst/s_bufptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/rxbuf_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.289%)  route 0.177ns (55.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.171ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.563     2.444    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X57Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     2.585 r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[8]/Q
                         net (fo=7, routed)           0.177     2.762    inputBridge_inst/usb_serial_inst/s_bufptr_reg_n_0_[8]
    RAMB18_X2Y34         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.871     3.171    inputBridge_inst/usb_serial_inst/ulpi_clk
    RAMB18_X2Y34         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKARDCLK
                         clock pessimism             -0.672     2.499    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.682    inputBridge_inst/usb_serial_inst/rxbuf_reg
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 inputBridge_inst/usb_serial_inst/s_bufptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/rxbuf_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.414%)  route 0.191ns (57.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.171ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.563     2.444    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X57Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     2.585 r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[9]/Q
                         net (fo=6, routed)           0.191     2.776    inputBridge_inst/usb_serial_inst/s_bufptr_reg_n_0_[9]
    RAMB18_X2Y34         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.871     3.171    inputBridge_inst/usb_serial_inst/ulpi_clk
    RAMB18_X2Y34         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKARDCLK
                         clock pessimism             -0.672     2.499    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.682    inputBridge_inst/usb_serial_inst/rxbuf_reg
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_control_inst/s_answerptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/descrom_raddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.392ns (70.528%)  route 0.164ns (29.472%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.565     2.446    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk
    SLICE_X49Y99         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_answerptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     2.587 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_answerptr_reg[4]/Q
                         net (fo=8, routed)           0.163     2.750    inputBridge_inst/usb_serial_inst/usbc_dscoff[4]
    SLICE_X51Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.795 r  inputBridge_inst/usb_serial_inst/descrom_raddr[7]_i_5/O
                         net (fo=1, routed)           0.000     2.795    inputBridge_inst/usb_serial_inst/usb_control_inst/s_desctyp_reg[2]_1[0]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.947 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.947    inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr_reg[7]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.001 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.000     3.001    inputBridge_inst/usb_serial_inst/usb_control_inst_n_31
    SLICE_X51Y100        FDRE                                         r  inputBridge_inst/usb_serial_inst/descrom_raddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.920     3.220    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X51Y100        FDRE                                         r  inputBridge_inst/usb_serial_inst/descrom_raddr_reg[8]/C
                         clock pessimism             -0.424     2.796    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     2.901    inputBridge_inst/usb_serial_inst/descrom_raddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_control_inst/s_confd_reg/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.832%)  route 0.219ns (51.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    2.527ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.646     2.527    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk
    SLICE_X50Y100        FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     2.691 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[1]/Q
                         net (fo=20, routed)          0.219     2.910    inputBridge_inst/usb_serial_inst/usb_control_inst/usbc_dscinx[1]
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.955 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_confd_i_1/O
                         net (fo=1, routed)           0.000     2.955    inputBridge_inst/usb_serial_inst/usb_control_inst/s_confd_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_confd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.835     3.135    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk
    SLICE_X50Y98         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_confd_reg/C
                         clock pessimism             -0.424     2.711    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.121     2.832    inputBridge_inst/usb_serial_inst/usb_control_inst/s_confd_reg
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inputBridge_inst/usb_serial_inst/s_bufptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/rxbuf_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.619%)  route 0.212ns (56.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.171ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.564     2.445    inputBridge_inst/usb_serial_inst/ulpi_clk
    SLICE_X56Y88         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.164     2.609 r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[5]/Q
                         net (fo=11, routed)          0.212     2.820    inputBridge_inst/usb_serial_inst/s_bufptr_reg_n_0_[5]
    RAMB18_X2Y34         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.871     3.171    inputBridge_inst/usb_serial_inst/ulpi_clk
    RAMB18_X2Y34         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKARDCLK
                         clock pessimism             -0.672     2.499    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.682    inputBridge_inst/usb_serial_inst/rxbuf_reg
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/rxbuf_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.544%)  route 0.207ns (59.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.171ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.589     2.470    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk
    SLICE_X58Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.141     2.611 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[5]/Q
                         net (fo=10, routed)          0.207     2.817    inputBridge_inst/usb_serial_inst/usbt_rxdat[5]
    RAMB18_X2Y34         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.871     3.171    inputBridge_inst/usb_serial_inst/ulpi_clk
    RAMB18_X2Y34         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKARDCLK
                         clock pessimism             -0.653     2.518    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     2.673    inputBridge_inst/usb_serial_inst/rxbuf_reg
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/rxbuf_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.429%)  route 0.208ns (59.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.171ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.589     2.470    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk
    SLICE_X58Y87         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.141     2.611 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[6]/Q
                         net (fo=10, routed)          0.208     2.818    inputBridge_inst/usb_serial_inst/usbt_rxdat[6]
    RAMB18_X2Y34         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.871     3.171    inputBridge_inst/usb_serial_inst/ulpi_clk
    RAMB18_X2Y34         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKARDCLK
                         clock pessimism             -0.653     2.518    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     2.673    inputBridge_inst/usb_serial_inst/rxbuf_reg
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.714%)  route 0.234ns (61.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.556     2.437    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X54Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.148     2.585 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/Q
                         net (fo=21, routed)          0.234     2.819    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/ADDRD2
    SLICE_X56Y80         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.824     3.124    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y80         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.653     2.472    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     2.673    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.714%)  route 0.234ns (61.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.556     2.437    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X54Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.148     2.585 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/Q
                         net (fo=21, routed)          0.234     2.819    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/ADDRD2
    SLICE_X56Y80         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.824     3.124    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y80         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.653     2.472    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     2.673    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.714%)  route 0.234ns (61.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.556     2.437    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X54Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.148     2.585 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/Q
                         net (fo=21, routed)          0.234     2.819    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/ADDRD2
    SLICE_X56Y80         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.824     3.124    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y80         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.653     2.472    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     2.673    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ulpi_clk_pin
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { ulpi_clk60 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB18_X2Y34   inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         16.667      14.497     RAMB18_X2Y34   inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.075     BUFGCTRL_X0Y0  ulpi_clk60_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X53Y80   PacmanWrapper_inst/AsyncFifo_inst/not_full_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X53Y79   PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X53Y80   PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X53Y80   PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X53Y79   PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X52Y80   PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X53Y79   PacmanWrapper_inst/AsyncFifo_inst/s2_rptr_gray_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X56Y80   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X56Y80   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X56Y80   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X56Y80   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X56Y80   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X56Y80   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         8.334       7.204      SLICE_X56Y80   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         8.334       7.204      SLICE_X56Y80   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X56Y79   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X56Y79   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X56Y79   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X56Y79   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X56Y79   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X56Y79   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X56Y79   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X56Y79   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X56Y79   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X56Y79   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X56Y80   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X56Y80   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.484ns (23.543%)  route 1.572ns (76.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 32.640 - 30.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.447     1.447    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.528 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.368     2.896    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.379     3.275 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.864     4.139    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.105     4.244 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.708     4.952    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    61.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    62.640    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    62.640    
                         clock uncertainty           -0.035    62.605    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.168    62.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         62.437    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 57.485    

Slack (MET) :             57.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.484ns (23.543%)  route 1.572ns (76.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 32.640 - 30.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.447     1.447    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.528 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.368     2.896    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.379     3.275 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.864     4.139    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.105     4.244 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.708     4.952    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    61.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    62.640    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    62.640    
                         clock uncertainty           -0.035    62.605    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.168    62.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         62.437    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 57.485    

Slack (MET) :             57.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.484ns (23.543%)  route 1.572ns (76.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 32.640 - 30.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.447     1.447    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.528 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.368     2.896    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.379     3.275 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.864     4.139    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.105     4.244 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.708     4.952    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    61.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    62.640    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    62.640    
                         clock uncertainty           -0.035    62.605    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.168    62.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         62.437    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 57.485    

Slack (MET) :             57.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.484ns (23.543%)  route 1.572ns (76.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 32.640 - 30.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.447     1.447    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.528 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.368     2.896    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.379     3.275 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.864     4.139    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.105     4.244 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.708     4.952    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    61.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    62.640    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    62.640    
                         clock uncertainty           -0.035    62.605    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.168    62.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         62.437    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 57.485    

Slack (MET) :             57.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.484ns (23.543%)  route 1.572ns (76.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 32.640 - 30.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.447     1.447    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.528 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.368     2.896    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.379     3.275 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.864     4.139    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.105     4.244 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.708     4.952    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    61.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    62.640    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    62.640    
                         clock uncertainty           -0.035    62.605    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.168    62.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         62.437    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 57.485    

Slack (MET) :             57.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.484ns (23.543%)  route 1.572ns (76.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 32.640 - 30.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.447     1.447    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.528 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.368     2.896    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.379     3.275 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.864     4.139    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.105     4.244 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.708     4.952    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    61.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    62.640    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    62.640    
                         clock uncertainty           -0.035    62.605    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.168    62.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         62.437    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 57.485    

Slack (MET) :             57.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.484ns (23.543%)  route 1.572ns (76.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 32.640 - 30.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.447     1.447    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.528 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.368     2.896    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.379     3.275 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.864     4.139    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.105     4.244 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.708     4.952    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    61.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    62.640    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    62.640    
                         clock uncertainty           -0.035    62.605    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.168    62.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         62.437    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 57.485    

Slack (MET) :             57.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.484ns (23.543%)  route 1.572ns (76.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 32.640 - 30.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.447     1.447    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.528 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.368     2.896    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.379     3.275 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.864     4.139    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.105     4.244 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.708     4.952    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    61.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.257    62.640    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    62.640    
                         clock uncertainty           -0.035    62.605    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.168    62.437    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         62.437    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 57.485    

Slack (MET) :             57.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.484ns (24.015%)  route 1.531ns (75.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 32.639 - 30.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.447     1.447    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.528 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.368     2.896    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.379     3.275 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.864     4.139    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.105     4.244 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.667     4.912    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y39         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    61.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.256    62.639    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y39         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    62.639    
                         clock uncertainty           -0.035    62.604    
    SLICE_X30Y39         FDCE (Setup_fdce_C_CE)      -0.136    62.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         62.468    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 57.556    

Slack (MET) :             57.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.484ns (24.015%)  route 1.531ns (75.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 32.639 - 30.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.447     1.447    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.528 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.368     2.896    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.379     3.275 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.864     4.139    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.105     4.244 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.667     4.912    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y39         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    61.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.256    62.639    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y39         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    62.639    
                         clock uncertainty           -0.035    62.604    
    SLICE_X30Y39         FDCE (Setup_fdce_C_CE)      -0.136    62.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         62.468    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 57.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.706%)  route 0.383ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.562     1.275    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.416 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.178     1.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.205     1.844    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.696    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     1.696    
    SLICE_X28Y41         FDRE (Hold_fdre_C_R)        -0.018     1.678    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.706%)  route 0.383ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.562     1.275    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.416 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.178     1.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.205     1.844    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.696    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     1.696    
    SLICE_X28Y41         FDRE (Hold_fdre_C_R)        -0.018     1.678    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.706%)  route 0.383ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.562     1.275    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.416 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.178     1.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.205     1.844    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.696    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     1.696    
    SLICE_X28Y41         FDRE (Hold_fdre_C_R)        -0.018     1.678    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.706%)  route 0.383ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.562     1.275    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.416 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.178     1.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.205     1.844    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.696    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     1.696    
    SLICE_X28Y41         FDRE (Hold_fdre_C_R)        -0.018     1.678    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.706%)  route 0.383ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.562     1.275    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.416 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.178     1.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.205     1.844    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.696    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     1.696    
    SLICE_X28Y41         FDRE (Hold_fdre_C_R)        -0.018     1.678    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.706%)  route 0.383ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.562     1.275    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.416 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.178     1.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.205     1.844    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.696    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     1.696    
    SLICE_X28Y41         FDRE (Hold_fdre_C_R)        -0.018     1.678    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.706%)  route 0.383ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.562     1.275    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.416 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.178     1.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.205     1.844    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.696    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     1.696    
    SLICE_X28Y41         FDRE (Hold_fdre_C_R)        -0.018     1.678    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.706%)  route 0.383ns (67.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.562     1.275    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.416 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.178     1.594    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.205     1.844    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.696    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y41         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     1.696    
    SLICE_X28Y41         FDRE (Hold_fdre_C_R)        -0.018     1.678    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.745%)  route 0.669ns (78.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.562     1.275    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.416 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.366     1.782    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.827 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.303     2.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y39         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.694    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y39         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000     1.694    
    SLICE_X30Y39         FDCE (Hold_fdce_C_CE)       -0.016     1.678    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.745%)  route 0.669ns (78.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.562     1.275    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.416 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.366     1.782    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.827 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.303     2.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y39         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.830     1.694    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y39         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000     1.694    
    SLICE_X30Y39         FDCE (Hold_fdce_C_CE)       -0.016     1.678    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
From Clock:  ulpi_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.385ns  (logic 1.100ns (79.451%)  route 0.285ns (20.549%))
  Logic Levels:           0  
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 24.298 - 20.000 ) 
    Source Clock Delay      (SCD):    5.939ns = ( 22.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087    21.176    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.257 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.349    22.606    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y79         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100    23.706 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.285    23.991    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[4]
    SLICE_X55Y79         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.238    24.298    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X55Y79         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[4]/C
                         clock pessimism              0.000    24.298    
                         clock uncertainty           -0.035    24.263    
    SLICE_X55Y79         FDRE (Setup_fdre_C_D)       -0.187    24.076    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[4]
  -------------------------------------------------------------------
                         required time                         24.076    
                         arrival time                         -23.991    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.363ns  (logic 1.107ns (81.230%)  route 0.256ns (18.770%))
  Logic Levels:           0  
  Clock Path Skew:        -1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 24.296 - 20.000 ) 
    Source Clock Delay      (SCD):    5.939ns = ( 22.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087    21.176    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.257 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.349    22.606    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y79         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107    23.713 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.256    23.969    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[2]
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.236    24.296    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[2]/C
                         clock pessimism              0.000    24.296    
                         clock uncertainty           -0.035    24.261    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.202    24.059    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[2]
  -------------------------------------------------------------------
                         required time                         24.059    
                         arrival time                         -23.969    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.364ns  (logic 1.109ns (81.288%)  route 0.255ns (18.712%))
  Logic Levels:           0  
  Clock Path Skew:        -1.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 24.298 - 20.000 ) 
    Source Clock Delay      (SCD):    5.940ns = ( 22.607 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087    21.176    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.257 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.350    22.607    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y80         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109    23.716 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/O
                         net (fo=1, routed)           0.255    23.972    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[6]
    SLICE_X57Y79         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.238    24.298    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X57Y79         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[6]/C
                         clock pessimism              0.000    24.298    
                         clock uncertainty           -0.035    24.263    
    SLICE_X57Y79         FDRE (Setup_fdre_C_D)       -0.186    24.077    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[6]
  -------------------------------------------------------------------
                         required time                         24.077    
                         arrival time                         -23.972    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.384ns  (logic 1.109ns (80.150%)  route 0.275ns (19.850%))
  Logic Levels:           0  
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 24.298 - 20.000 ) 
    Source Clock Delay      (SCD):    5.939ns = ( 22.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087    21.176    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.257 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.349    22.606    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y79         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109    23.715 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.275    23.990    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[0]
    SLICE_X54Y79         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.238    24.298    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X54Y79         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[0]/C
                         clock pessimism              0.000    24.298    
                         clock uncertainty           -0.035    24.263    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)       -0.161    24.102    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[0]
  -------------------------------------------------------------------
                         required time                         24.102    
                         arrival time                         -23.990    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.312ns  (logic 1.087ns (82.866%)  route 0.225ns (17.134%))
  Logic Levels:           0  
  Clock Path Skew:        -1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 24.296 - 20.000 ) 
    Source Clock Delay      (SCD):    5.939ns = ( 22.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087    21.176    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.257 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.349    22.606    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y79         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087    23.693 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.225    23.918    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[3]
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.236    24.296    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[3]/C
                         clock pessimism              0.000    24.296    
                         clock uncertainty           -0.035    24.261    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.072    24.189    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[3]
  -------------------------------------------------------------------
                         required time                         24.189    
                         arrival time                         -23.918    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.337ns  (logic 1.081ns (80.847%)  route 0.256ns (19.153%))
  Logic Levels:           0  
  Clock Path Skew:        -1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 24.299 - 20.000 ) 
    Source Clock Delay      (SCD):    5.939ns = ( 22.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087    21.176    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.257 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.349    22.606    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y79         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081    23.687 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.256    23.943    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[1]
    SLICE_X57Y80         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.239    24.299    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X57Y80         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[1]/C
                         clock pessimism              0.000    24.299    
                         clock uncertainty           -0.035    24.264    
    SLICE_X57Y80         FDRE (Setup_fdre_C_D)       -0.032    24.232    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[1]
  -------------------------------------------------------------------
                         required time                         24.232    
                         arrival time                         -23.943    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.336ns  (logic 1.084ns (81.117%)  route 0.252ns (18.883%))
  Logic Levels:           0  
  Clock Path Skew:        -1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 24.296 - 20.000 ) 
    Source Clock Delay      (SCD):    5.939ns = ( 22.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087    21.176    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.257 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.349    22.606    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y79         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    23.690 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.252    23.943    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[5]
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.236    24.296    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[5]/C
                         clock pessimism              0.000    24.296    
                         clock uncertainty           -0.035    24.261    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.027    24.234    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[5]
  -------------------------------------------------------------------
                         required time                         24.234    
                         arrival time                         -23.943    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.337ns  (logic 1.081ns (80.847%)  route 0.256ns (19.153%))
  Logic Levels:           0  
  Clock Path Skew:        -1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.940ns = ( 22.607 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087    21.176    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.257 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.350    22.607    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X56Y80         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081    23.688 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.256    23.944    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[7]
    SLICE_X56Y81         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.240    24.300    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X56Y81         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[7]/C
                         clock pessimism              0.000    24.300    
                         clock uncertainty           -0.035    24.265    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)       -0.004    24.261    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[7]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                         -23.944    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.177ns  (logic 0.379ns (32.199%)  route 0.798ns (67.801%))
  Logic Levels:           0  
  Clock Path Skew:        -1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 24.297 - 20.000 ) 
    Source Clock Delay      (SCD):    5.937ns = ( 22.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087    21.176    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.257 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.347    22.604    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.379    22.983 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/Q
                         net (fo=4, routed)           0.798    23.781    PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg__1[4]
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.237    24.297    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/C
                         clock pessimism              0.000    24.297    
                         clock uncertainty           -0.035    24.262    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)       -0.002    24.260    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         24.260    
                         arrival time                         -23.781    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.078ns  (logic 0.433ns (40.186%)  route 0.645ns (59.814%))
  Logic Levels:           0  
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 24.299 - 20.000 ) 
    Source Clock Delay      (SCD):    5.940ns = ( 22.607 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           3.087    21.176    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    21.257 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.350    22.607    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X52Y82         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.433    23.040 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.645    23.685    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[1]
    SLICE_X53Y81         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.239    24.299    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X53Y81         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/C
                         clock pessimism              0.000    24.299    
                         clock uncertainty           -0.035    24.264    
    SLICE_X53Y81         FDRE (Setup_fdre_C_D)       -0.059    24.205    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         24.205    
                         arrival time                         -23.685    
  -------------------------------------------------------------------
                         slack                                  0.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.421%)  route 0.226ns (61.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.555     2.436    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141     2.577 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.226     2.803    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[3]
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.822     2.010    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.053     2.098    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.037%)  route 0.231ns (60.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.556     2.437    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X52Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.148     2.585 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.231     2.816    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[2]
    SLICE_X52Y81         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.823     2.012    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X52Y81         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.035     2.047    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.006     2.053    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.017%)  route 0.314ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.556     2.437    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     2.578 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.314     2.891    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[0]
    SLICE_X53Y81         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.823     2.012    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X53Y81         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.035     2.047    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.070     2.117    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.536%)  route 0.298ns (64.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.558     2.439    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X52Y82         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.164     2.603 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.298     2.900    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[1]
    SLICE_X53Y81         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.823     2.012    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X53Y81         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.035     2.047    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.066     2.113    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 inputBridge_inst/wait_over_reg/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led_reg_reg[7]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.370%)  route 0.323ns (69.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.559     2.440    inputBridge_inst/ulpi_clk
    SLICE_X48Y83         FDRE                                         r  inputBridge_inst/wait_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     2.581 r  inputBridge_inst/wait_over_reg/Q
                         net (fo=3, routed)           0.323     2.904    ready
    SLICE_X55Y80         FDRE                                         r  led_reg_reg[7]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.822     2.011    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  led_reg_reg[7]_inv/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.035     2.046    
    SLICE_X55Y80         FDRE (Hold_fdre_C_D)         0.070     2.116    led_reg_reg[7]_inv
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.386ns (78.241%)  route 0.107ns (21.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.557     2.438    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y79         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.824 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.107     2.931    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[5]
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.821     2.009    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[5]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X57Y78         FDRE (Hold_fdre_C_D)         0.076     2.120    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.388ns (78.900%)  route 0.104ns (21.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.557     2.438    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y79         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.826 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.104     2.929    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[3]
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.821     2.009    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[3]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X57Y78         FDRE (Hold_fdre_C_D)         0.047     2.091    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.854%)  route 0.384ns (73.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.555     2.436    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141     2.577 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/Q
                         net (fo=4, routed)           0.384     2.961    PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg__1[4]
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.822     2.010    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.064     2.109    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.390ns (76.847%)  route 0.118ns (23.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.557     2.438    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y79         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.828 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.118     2.945    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[4]
    SLICE_X55Y79         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.822     2.010    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X55Y79         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[4]/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.010     2.055    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.394ns (78.051%)  route 0.111ns (21.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.557     2.438    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y79         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.832 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.111     2.942    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[2]
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.821     2.009    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X57Y78         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[2]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X57Y78         FDRE (Hold_fdre_C_D)         0.005     2.049    PacmanWrapper_inst/Pacman_inst/widthConverter/R25_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.893    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  ulpi_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.784ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.247ns,  Total Violation       -1.183ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.245ns  (logic 0.433ns (13.345%)  route 2.812ns (86.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 38.661 - 33.334 ) 
    Source Clock Delay      (SCD):    4.564ns = ( 34.564 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.344    34.564    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.433    34.997 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/Q
                         net (fo=4, routed)           2.812    37.809    PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg__0[4]
    SLICE_X52Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    37.344    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.421 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.240    38.661    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X52Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/C
                         clock pessimism              0.000    38.661    
                         clock uncertainty           -0.035    38.626    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.033    38.593    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                         -37.809    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.135ns  (logic 0.379ns (12.089%)  route 2.756ns (87.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 38.661 - 33.334 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 34.565 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.345    34.565    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X51Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.379    34.944 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           2.756    37.700    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[2]
    SLICE_X53Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    37.344    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.421 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.240    38.661    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/C
                         clock pessimism              0.000    38.661    
                         clock uncertainty           -0.035    38.626    
    SLICE_X53Y80         FDRE (Setup_fdre_C_D)       -0.059    38.567    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -37.700    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.158ns  (logic 0.379ns (12.002%)  route 2.779ns (87.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 38.661 - 33.334 ) 
    Source Clock Delay      (SCD):    4.565ns = ( 34.565 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.345    34.565    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X51Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.379    34.944 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           2.779    37.723    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[1]
    SLICE_X53Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    37.344    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.421 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.240    38.661    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/C
                         clock pessimism              0.000    38.661    
                         clock uncertainty           -0.035    38.626    
    SLICE_X53Y80         FDRE (Setup_fdre_C_D)       -0.032    38.594    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                         -37.723    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.931ns  (logic 0.433ns (14.774%)  route 2.498ns (85.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 38.660 - 33.334 ) 
    Source Clock Delay      (SCD):    4.564ns = ( 34.564 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.344    34.564    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.433    34.997 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           2.498    37.495    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[3]
    SLICE_X53Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    37.344    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.421 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.239    38.660    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/C
                         clock pessimism              0.000    38.660    
                         clock uncertainty           -0.035    38.625    
    SLICE_X53Y79         FDRE (Setup_fdre_C_D)       -0.044    38.581    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         38.581    
                         arrival time                         -37.495    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.757ns  (logic 0.398ns (14.436%)  route 2.359ns (85.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 38.660 - 33.334 ) 
    Source Clock Delay      (SCD):    4.564ns = ( 34.564 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.344    34.564    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.398    34.962 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           2.359    37.321    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[0]
    SLICE_X53Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.654    37.344    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.421 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.239    38.660    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/C
                         clock pessimism              0.000    38.660    
                         clock uncertainty           -0.035    38.625    
    SLICE_X53Y79         FDRE (Setup_fdre_C_D)       -0.159    38.466    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                         -37.321    
  -------------------------------------------------------------------
                         slack                                  1.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.247ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.141ns (9.464%)  route 1.349ns (90.536%))
  Logic Levels:           0  
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.554     1.497    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X51Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           1.349     2.987    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[1]
    SLICE_X53Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.824     3.124    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/C
                         clock pessimism              0.000     3.124    
                         clock uncertainty            0.035     3.160    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.075     3.235    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                 -0.247    

Slack (VIOLATED) :        -0.245ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.164ns (11.022%)  route 1.324ns (88.978%))
  Logic Levels:           0  
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.553     1.496    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           1.324     2.984    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[3]
    SLICE_X53Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.823     3.123    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/C
                         clock pessimism              0.000     3.123    
                         clock uncertainty            0.035     3.159    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.071     3.230    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.238ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.164ns (10.928%)  route 1.337ns (89.072%))
  Logic Levels:           0  
  Clock Path Skew:        1.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.553     1.496    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/Q
                         net (fo=4, routed)           1.337     2.997    PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg__0[4]
    SLICE_X52Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.824     3.124    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X52Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/C
                         clock pessimism              0.000     3.124    
                         clock uncertainty            0.035     3.160    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.075     3.235    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                 -0.238    

Slack (VIOLATED) :        -0.236ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.141ns (9.450%)  route 1.351ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.554     1.497    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X51Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           1.351     2.989    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[2]
    SLICE_X53Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.824     3.124    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y80         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/C
                         clock pessimism              0.000     3.124    
                         clock uncertainty            0.035     3.160    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.066     3.226    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.216ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.148ns (10.082%)  route 1.320ns (89.918%))
  Logic Levels:           0  
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.553     1.496    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X52Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.148     1.644 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           1.320     2.964    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[0]
    SLICE_X53Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.823     3.123    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X53Y79         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/C
                         clock pessimism              0.000     3.123    
                         clock uncertainty            0.035     3.159    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.022     3.181    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                 -0.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.903ns (18.931%)  route 3.867ns (81.069%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 32.639 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.842     5.854    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.105     5.959 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.443    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.105     6.548 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.193     7.741    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X28Y38         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.256    32.639    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.288    32.927    
                         clock uncertainty           -0.035    32.892    
    SLICE_X28Y38         FDPE (Recov_fdpe_C_PRE)     -0.292    32.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         32.600    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                 24.859    

Slack (MET) :             24.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.903ns (18.931%)  route 3.867ns (81.069%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 32.639 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.842     5.854    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.105     5.959 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.443    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.105     6.548 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.193     7.741    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X28Y38         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.256    32.639    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.288    32.927    
                         clock uncertainty           -0.035    32.892    
    SLICE_X28Y38         FDPE (Recov_fdpe_C_PRE)     -0.292    32.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         32.600    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                 24.859    

Slack (MET) :             24.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.903ns (19.375%)  route 3.758ns (80.625%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 32.639 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.842     5.854    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.105     5.959 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.443    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.105     6.548 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.083     7.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X47Y36         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.256    32.639    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X47Y36         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.228    32.867    
                         clock uncertainty           -0.035    32.832    
    SLICE_X47Y36         FDPE (Recov_fdpe_C_PRE)     -0.292    32.540    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         32.540    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 24.908    

Slack (MET) :             24.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.903ns (19.375%)  route 3.758ns (80.625%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 32.639 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.842     5.854    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.105     5.959 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.443    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.105     6.548 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.083     7.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X47Y36         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.256    32.639    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X47Y36         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.228    32.867    
                         clock uncertainty           -0.035    32.832    
    SLICE_X47Y36         FDPE (Recov_fdpe_C_PRE)     -0.292    32.540    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         32.540    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 24.908    

Slack (MET) :             24.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.903ns (19.866%)  route 3.643ns (80.134%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 32.638 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.842     5.854    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.105     5.959 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.443    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.105     6.548 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.968     7.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y36         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.255    32.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.228    32.866    
                         clock uncertainty           -0.035    32.831    
    SLICE_X43Y36         FDCE (Recov_fdce_C_CLR)     -0.331    32.500    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         32.500    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                 24.983    

Slack (MET) :             24.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.903ns (19.866%)  route 3.643ns (80.134%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 32.638 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.842     5.854    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.105     5.959 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.443    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.105     6.548 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.968     7.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y36         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.255    32.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.228    32.866    
                         clock uncertainty           -0.035    32.831    
    SLICE_X43Y36         FDCE (Recov_fdce_C_CLR)     -0.331    32.500    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         32.500    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                 24.983    

Slack (MET) :             24.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.903ns (19.866%)  route 3.643ns (80.134%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 32.638 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.842     5.854    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.105     5.959 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.443    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.105     6.548 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.968     7.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y36         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.255    32.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.228    32.866    
                         clock uncertainty           -0.035    32.831    
    SLICE_X43Y36         FDCE (Recov_fdce_C_CLR)     -0.331    32.500    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         32.500    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                 24.983    

Slack (MET) :             24.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.903ns (19.866%)  route 3.643ns (80.134%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 32.638 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.842     5.854    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.105     5.959 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.443    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.105     6.548 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.968     7.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y36         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.255    32.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.228    32.866    
                         clock uncertainty           -0.035    32.831    
    SLICE_X43Y36         FDCE (Recov_fdce_C_CLR)     -0.331    32.500    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         32.500    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                 24.983    

Slack (MET) :             24.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.903ns (19.866%)  route 3.643ns (80.134%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 32.638 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.842     5.854    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.105     5.959 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.443    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.105     6.548 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.968     7.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y36         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.255    32.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.228    32.866    
                         clock uncertainty           -0.035    32.831    
    SLICE_X43Y36         FDCE (Recov_fdce_C_CLR)     -0.331    32.500    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         32.500    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                 24.983    

Slack (MET) :             24.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.903ns (19.866%)  route 3.643ns (80.134%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 32.638 - 30.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.524     1.524    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.605 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.366     2.971    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X31Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.348     3.319 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.673     3.992    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.240     4.232 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.675     4.907    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.105     5.012 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.842     5.854    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.105     5.959 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.443    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.105     6.548 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.968     7.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X43Y36         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.306    31.306    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.383 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.255    32.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X43Y36         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.228    32.866    
                         clock uncertainty           -0.035    32.831    
    SLICE_X43Y36         FDCE (Recov_fdce_C_CLR)     -0.331    32.500    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         32.500    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                 24.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.627%)  route 0.155ns (52.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X32Y37         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.155     1.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X39Y37         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X39Y37         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.122     1.570    
    SLICE_X39Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.627%)  route 0.155ns (52.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X32Y37         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.155     1.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X39Y37         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X39Y37         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.122     1.570    
    SLICE_X39Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.627%)  route 0.155ns (52.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X32Y37         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.155     1.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X39Y37         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X39Y37         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.122     1.570    
    SLICE_X39Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.627%)  route 0.155ns (52.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X32Y37         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.155     1.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X39Y37         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X39Y37         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.122     1.570    
    SLICE_X39Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.627%)  route 0.155ns (52.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X32Y37         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.155     1.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X39Y37         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X39Y37         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.122     1.570    
    SLICE_X39Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.064%)  route 0.186ns (56.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X32Y37         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y37         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X37Y37         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.122     1.570    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.064%)  route 0.186ns (56.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X32Y37         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y37         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X37Y37         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.122     1.570    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.064%)  route 0.186ns (56.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X32Y37         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y37         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X37Y37         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.122     1.570    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.064%)  route 0.186ns (56.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X32Y37         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y37         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X37Y37         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.122     1.570    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.064%)  route 0.186ns (56.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.747 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.560     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X32Y37         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.448 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y37         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.864 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.828     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X37Y37         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.122     1.570    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.538ns (20.563%)  route 2.078ns (79.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.369     4.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y40         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.433     5.022 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.530     5.551    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.105     5.656 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.549     7.205    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X29Y40         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.260    14.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.167    14.487    
                         clock uncertainty           -0.035    14.451    
    SLICE_X29Y40         FDPE (Recov_fdpe_C_PRE)     -0.292    14.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.538ns (20.563%)  route 2.078ns (79.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.369     4.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y40         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.433     5.022 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.530     5.551    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.105     5.656 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.549     7.205    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X29Y40         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.260    14.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.167    14.487    
                         clock uncertainty           -0.035    14.451    
    SLICE_X29Y40         FDPE (Recov_fdpe_C_PRE)     -0.292    14.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.433ns (21.391%)  route 1.591ns (78.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.369     4.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y40         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.433     5.022 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.591     6.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X35Y41         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.256    14.316    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.167    14.483    
                         clock uncertainty           -0.035    14.447    
    SLICE_X35Y41         FDCE (Recov_fdce_C_CLR)     -0.331    14.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.116    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.433ns (22.804%)  route 1.466ns (77.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.369     4.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y40         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.433     5.022 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.466     6.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X36Y41         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.259    14.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.243    14.562    
                         clock uncertainty           -0.035    14.526    
    SLICE_X36Y41         FDCE (Recov_fdce_C_CLR)     -0.331    14.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.433ns (22.804%)  route 1.466ns (77.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.369     4.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y40         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.433     5.022 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.466     6.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X36Y41         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.259    14.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.243    14.562    
                         clock uncertainty           -0.035    14.526    
    SLICE_X36Y41         FDCE (Recov_fdce_C_CLR)     -0.331    14.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.433ns (22.804%)  route 1.466ns (77.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.369     4.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y40         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.433     5.022 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.466     6.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X36Y41         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.259    14.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y41         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.243    14.562    
                         clock uncertainty           -0.035    14.526    
    SLICE_X36Y41         FDCE (Recov_fdce_C_CLR)     -0.331    14.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.433ns (24.222%)  route 1.355ns (75.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.369     4.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y40         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.433     5.022 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.355     6.376    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X35Y42         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.257    14.317    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.167    14.484    
                         clock uncertainty           -0.035    14.448    
    SLICE_X35Y42         FDCE (Recov_fdce_C_CLR)     -0.331    14.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.433ns (24.222%)  route 1.355ns (75.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.369     4.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y40         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.433     5.022 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.355     6.376    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X35Y42         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.257    14.317    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.167    14.484    
                         clock uncertainty           -0.035    14.448    
    SLICE_X35Y42         FDCE (Recov_fdce_C_CLR)     -0.331    14.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.433ns (24.222%)  route 1.355ns (75.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.369     4.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y40         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.433     5.022 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.355     6.376    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X35Y42         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.257    14.317    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.167    14.484    
                         clock uncertainty           -0.035    14.448    
    SLICE_X35Y42         FDCE (Recov_fdce_C_CLR)     -0.331    14.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.433ns (22.804%)  route 1.466ns (77.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.369     4.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y40         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.433     5.022 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.466     6.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X36Y41         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        1.259    14.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y41         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.243    14.562    
                         clock uncertainty           -0.035    14.526    
    SLICE_X36Y41         FDPE (Recov_fdpe_C_PRE)     -0.292    14.234    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  7.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.987%)  route 0.236ns (59.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.670 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.236     1.906    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X37Y38         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X37Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.250     1.770    
    SLICE_X37Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.987%)  route 0.236ns (59.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.670 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.236     1.906    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X37Y38         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X37Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.250     1.770    
    SLICE_X37Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.987%)  route 0.236ns (59.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.670 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.236     1.906    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X37Y38         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X37Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.250     1.770    
    SLICE_X37Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.987%)  route 0.236ns (59.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.670 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.236     1.906    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X37Y38         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X37Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.250     1.770    
    SLICE_X37Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.987%)  route 0.236ns (59.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.670 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.236     1.906    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X37Y38         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X37Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.250     1.770    
    SLICE_X37Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.987%)  route 0.236ns (59.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.670 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.236     1.906    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X37Y38         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X37Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.250     1.770    
    SLICE_X37Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.644%)  route 0.284ns (63.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.670 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.284     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y38         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.250     1.770    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.644%)  route 0.284ns (63.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.670 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.284     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y38         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.250     1.770    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.644%)  route 0.284ns (63.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.670 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.284     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y38         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.250     1.770    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.644%)  route 0.284ns (63.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.563     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y38         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.670 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.284     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y38         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8343, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y38         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.250     1.770    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.276    





