// Seed: 2431363625
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4
  );
endmodule
module module_2 (
    output supply1 id_0,
    input tri0 id_1,
    output tri0 id_2
);
  assign id_2 = 1'b0;
endmodule
module module_3 (
    output wand  id_0,
    input  logic id_1,
    output wand  id_2,
    input  wire  id_3,
    input  tri   id_4,
    output logic id_5,
    input  logic id_6
);
  assign id_0 = 1;
  assign id_2 = 1;
  final id_5 <= id_6;
  assign id_5 = 1;
  uwire id_8, id_9, id_10, id_11;
  assign id_8 = id_4 - 1;
  wire id_12;
  module_2 modCall_1 (
      id_0,
      id_3,
      id_2
  );
endmodule
