<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr')">memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.18</td>
<td class="s5 cl rt"><a href="mod1719.html#Line" > 58.82</a></td>
<td class="s5 cl rt"><a href="mod1719.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1719.html#Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1719.html#Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_ctrl.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_ctrl.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1719.html#inst_tag_87094"  onclick="showContent('inst_tag_87094')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr</a></td>
<td class="s4 cl rt"> 44.18</td>
<td class="s5 cl rt"><a href="mod1719.html#Line" > 58.82</a></td>
<td class="s5 cl rt"><a href="mod1719.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1719.html#Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1719.html#Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr'>
<hr>
<a name="inst_tag_87094"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy58.html#tag_urg_inst_87094" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.18</td>
<td class="s5 cl rt"><a href="mod1719.html#Line" > 58.82</a></td>
<td class="s5 cl rt"><a href="mod1719.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1719.html#Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1719.html#Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.72</td>
<td class="s7 cl rt"> 70.83</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.54</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  5.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2993.html#inst_tag_228857" >vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod767_12.html#inst_tag_33789" id="tag_urg_inst_33789">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_DLY_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_12.html#inst_tag_33788" id="tag_urg_inst_33788">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_RWM_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_12.html#inst_tag_33786" id="tag_urg_inst_33786">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_sel_smpr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_12.html#inst_tag_33787" id="tag_urg_inst_33787">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr_en_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1857.html#inst_tag_109555" id="tag_urg_inst_109555">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr_isolated</a></td>
<td class="s7 cl rt"> 70.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1719.html" >memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>17</td><td>10</td><td>58.82</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>1483</td><td>11</td><td>5</td><td>45.45</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1506</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1515</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
1482                      begin
1483       1/1              if (se_smpr)
1484                          begin
1485       <font color = "red">0/1     ==>          smpr_en_nxt = T_RWM_smpr_buf_r[2];</font>
1486       <font color = "red">0/1     ==>          T_RWM_smpr_nxt = {T_RWM_smpr_buf_r[1:0], T_DLY_smpr_buf_r[2]};</font>
1487       <font color = "red">0/1     ==>          T_DLY_smpr_nxt = {T_DLY_smpr_buf_r[1:0], int_wr_si};</font>
1488                          end
1489       1/1              else if (capt_smpr)
1490                          begin
1491       <font color = "red">0/1     ==>          smpr_en_nxt = smpr_en_buf_r;</font>
1492       <font color = "red">0/1     ==>          T_RWM_smpr_nxt = mux_T_RWM_smpr;</font>
1493       <font color = "red">0/1     ==>          T_DLY_smpr_nxt = mux_T_DLY_smpr;</font>
1494                          end
1495                        else
1496                          begin
1497       1/1                  smpr_en_nxt  = smpr_en_buf_r;
1498       1/1                  T_RWM_smpr_nxt = T_RWM_smpr_buf_r;
1499       1/1                  T_DLY_smpr_nxt = T_DLY_smpr_buf_r;
1500                          end
1501                      end
1502                    
1503                    
1504                    always_comb
1505                      begin
1506       1/1              if (sel_chain_r == SMPR_SEL)
1507       <font color = "red">0/1     ==>        sel_smpr_nxt = 1'b1;</font>
1508                        else
1509       1/1                sel_smpr_nxt = 1'b0;
1510                      end
1511                    
1512                    
1513                    always_ff @(posedge tclk_sms or negedge rst_sms)
1514                      begin
1515       1/1              if (!rst_sms)
1516                          begin
1517       1/1                  sel_smpr_r &lt;=  1'b0;
1518                          end
1519                        else
1520                          begin
1521       1/1                  sel_smpr_r &lt;=  sel_smpr_nxt;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1719.html" >memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1462
 EXPRESSION (((smpr_en_buf_r &amp; (!sel_smpr_buf_r))) ? T_RWM_smpr_buf_r : 3'b011)
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1463
 EXPRESSION (((smpr_en_buf_r &amp; (!sel_smpr_buf_r))) ? T_DLY_smpr_buf_r : 3'b0)
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1719.html" >memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_wr_si</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_wr_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sel_chain_r[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mux_T_DLY_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>so_smpr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1719.html" >memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1483</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1506</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1515</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1462       assign mux_T_RWM_smpr = smpr_en_buf_r & !sel_smpr_buf_r ? T_RWM_smpr_buf_r : 3'b011;
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1463       assign mux_T_DLY_smpr = smpr_en_buf_r & !sel_smpr_buf_r ? T_DLY_smpr_buf_r : 3'b000;
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1483           if (se_smpr)
               <font color = "red">-1-</font>  
1484             begin
1485               smpr_en_nxt = T_RWM_smpr_buf_r[2];
           <font color = "red">        ==></font>
1486               T_RWM_smpr_nxt = {T_RWM_smpr_buf_r[1:0], T_DLY_smpr_buf_r[2]};
1487               T_DLY_smpr_nxt = {T_DLY_smpr_buf_r[1:0], int_wr_si};
1488             end
1489           else if (capt_smpr)
                    <font color = "red">-2-</font>  
1490             begin
1491               smpr_en_nxt = smpr_en_buf_r;
           <font color = "red">        ==></font>
1492               T_RWM_smpr_nxt = mux_T_RWM_smpr;
1493               T_DLY_smpr_nxt = mux_T_DLY_smpr;
1494             end
1495           else
1496             begin
1497               smpr_en_nxt  = smpr_en_buf_r;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1506           if (sel_chain_r == SMPR_SEL)
               <font color = "red">-1-</font>  
1507             sel_smpr_nxt = 1'b1;
           <font color = "red">      ==></font>
1508           else
1509             sel_smpr_nxt = 1'b0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1515           if (!rst_sms)
               <font color = "green">-1-</font>  
1516             begin
1517               sel_smpr_r <=  1'b0;
           <font color = "green">        ==></font>
1518             end
1519           else
1520             begin
1521               sel_smpr_r <=  sel_smpr_nxt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_87094">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
