name: parameter_real
description: parameter with real value test
should_fail: 0
tags: 6.20.2
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6/6.20.2--parameter_real.sv
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/tests/chapter-6/6.20.2--parameter_real.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.
