transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+E:/project/FPGA/ip_test {E:/project/FPGA/ip_test/demo.v}
vlog -vlog01compat -work work +incdir+E:/project/FPGA/ip_test/ip_cores/ip_pll {E:/project/FPGA/ip_test/ip_cores/ip_pll/ip_pll.v}
vlog -vlog01compat -work work +incdir+E:/project/FPGA/ip_test/ip_cores/ip_rom {E:/project/FPGA/ip_test/ip_cores/ip_rom/ip_rom.v}
vlog -vlog01compat -work work +incdir+E:/project/FPGA/ip_test/ip_cores/ip_ram {E:/project/FPGA/ip_test/ip_cores/ip_ram/ip_ram.v}

vlog -vlog01compat -work work +incdir+E:/project/FPGA/ip_test/simulation/modelsim {E:/project/FPGA/ip_test/simulation/modelsim/demo.vt}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  demo_vlg_tst

add wave *
view structure
view signals
run -all
