# csc346 4-9-19

Some verilog:

```
module __();
	logic gates
	assign

	initial		(exec once)
		begin
	end

	always @()  (exec in a loop)
		begin
		.
		.
		end
endmodule;
```

For a 4x1 MUX:

```
// behavioral level modeling
module mux4x1(y,x,s);
	input[3:0] x;
	output y,
	input[1:0] s;
	reg y;

	always @(x,s);
		begin
		if(s = 2'b00) // 2 bits, binary base, selector and selector 2 are 0
			y = x[3];
		else if(s = 2'b01)
			y = x[2];
		else if(s = 2'b10)
			y = x[1];
		else
			y = x[0];
		end
endmodule
```

The above can be done with a switch statement:
```
case(s)
	2'b00 : y = x[3];
	2'b01 : y = x[2];
	2'b10 : y = x[1];
	2'b11 : y = x[0];
	default: y = 0;
end case;
```

## Sequential Logic
```
input --> [combinational circuit] --> output
		      |					|__ state (mem. element)---
			  |_______________________|
```

### Async. sequential circuit 
- output depends on input state at any given time
- better performance but harder to design

### Sync. sequential circuit 
- output depends on input and state at *discrete* instant time (when high level) or when transitioning.

### Storage
- Latch (stores 1 bit)
- Flipflop (stores 1 bit)

## SR Latch (Set, Reset)
- Cross-couples 2 NOR gates
- If Q = 1, set
- If Q = 0, reset

| SR | QQ' |
| - | - |
| 10 | 10 |
| 00 | 10 |
| 01 | 10 |


- The *flip-flop* will be an improvement on the latch (using latches)

## D-Latch

D ---		Q ---
	| D-Latch
C ---       Q' ---
^ enabler
