{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655324587200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655324587200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:23:07 2022 " "Processing started: Wed Jun 15 17:23:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655324587200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324587200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiciclo -c Multiciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiciclo -c Multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324587201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655324587820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655324587820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RegFile " "Found design unit 1: RegFile-RegFile" {  } { { "RegFile.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/RegFile.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599172 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/RegFile.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Reg " "Found design unit 1: Reg-Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Reg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599174 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Reg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram-Ram " "Found design unit 1: Ram-Ram" {  } { { "Ram.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Ram.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599177 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Ram.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-Mux4 " "Found design unit 1: Mux4-Mux4" {  } { { "Mux4.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Mux4.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599179 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Mux4.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-Mux2 " "Found design unit 1: Mux2-Mux2" {  } { { "Mux2.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Mux2.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Mux2.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmediateGenerator-ImmediateGenerator " "Found design unit 1: ImmediateGenerator-ImmediateGenerator" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599184 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmediateGenerator " "Found entity 1: ImmediateGenerator" {  } { { "ImmediateGenerator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ImmediateGenerator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FD-architecture_fd " "Found design unit 1: FD-architecture_fd" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599187 ""} { "Info" "ISGN_ENTITY_NAME" "1 FD " "Found entity 1: FD" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Comparator " "Found design unit 1: Comparator-Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Comparator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599189 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Comparator.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU " "Found design unit 1: ALU-ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ALU.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599191 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ALU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Adder " "Found design unit 1: Adder-Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Adder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599194 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/Adder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-RTL " "Found design unit 1: ram_mem-RTL" {  } { { "ram_mem.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ram_mem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599196 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Found entity 1: ram_mem" {  } { { "ram_mem.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/ram_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655324599196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599196 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "enable_reg FD.vhd(161) " "VHDL error at FD.vhd(161): object \"enable_reg\" is used but not declared" {  } { { "FD.vhd" "" { Text "C:/Users/davih/Desktop/7 semestre/PCS3412 - Organizacao e Arquitetura de Computadores/Projeto T-five/PCS3412/Multiciclo/FD.vhd" 161 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1655324599200 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655324599334 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 15 17:23:19 2022 " "Processing ended: Wed Jun 15 17:23:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655324599334 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655324599334 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655324599334 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655324599334 ""}
