

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'
================================================================
* Date:           Thu Mar 27 00:01:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.647 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12292|    12292|  98.336 us|  98.336 us|  12292|  12292|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP  |    12290|    12290|         4|          1|          1|  12288|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     318|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     318|    260|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln115_1_fu_250_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln115_fu_262_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln119_fu_308_p2       |         +|   0|  0|  14|          13|           1|
    |icmp_ln115_fu_244_p2      |      icmp|   0|  0|  17|          14|          14|
    |icmp_ln119_fu_268_p2      |      icmp|   0|  0|  17|          13|          14|
    |select_ln115_1_fu_282_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln115_fu_274_p3    |    select|   0|  0|  13|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  92|          59|          36|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_k_load                 |   9|          2|   13|         26|
    |i_fu_88                                 |   9|          2|    2|          4|
    |indvar_flatten13_fu_92                  |   9|          2|   14|         28|
    |k_fu_84                                 |   9|          2|   13|         26|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   60|        120|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |INTTTwiddleIn_load_reg_422        |  32|   0|   32|          0|
    |NTTTwiddleIn_load_reg_414         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_477_reg_395                 |   2|   0|    2|          0|
    |empty_reg_390                     |  12|   0|   12|          0|
    |i_fu_88                           |   2|   0|    2|          0|
    |indvar_flatten13_fu_92            |  14|   0|   14|          0|
    |k_fu_84                           |  13|   0|   13|          0|
    |lshr_ln_reg_399                   |  10|   0|   10|          0|
    |select_ln115_1_reg_384            |   2|   0|    2|          0|
    |empty_477_reg_395                 |  64|  32|    2|          0|
    |lshr_ln_reg_399                   |  64|  32|   10|          0|
    |select_ln115_1_reg_384            |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 318|  96|  140|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP|  return value|
|NTTTWiddleRAM_0_address0     |  out|   12|   ap_memory|                                             NTTTWiddleRAM_0|         array|
|NTTTWiddleRAM_0_ce0          |  out|    1|   ap_memory|                                             NTTTWiddleRAM_0|         array|
|NTTTWiddleRAM_0_we0          |  out|    1|   ap_memory|                                             NTTTWiddleRAM_0|         array|
|NTTTWiddleRAM_0_d0           |  out|   32|   ap_memory|                                             NTTTWiddleRAM_0|         array|
|NTTTWiddleRAM_0_1_address0   |  out|   12|   ap_memory|                                           NTTTWiddleRAM_0_1|         array|
|NTTTWiddleRAM_0_1_ce0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_1|         array|
|NTTTWiddleRAM_0_1_we0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_1|         array|
|NTTTWiddleRAM_0_1_d0         |  out|   32|   ap_memory|                                           NTTTWiddleRAM_0_1|         array|
|NTTTWiddleRAM_0_2_address0   |  out|   12|   ap_memory|                                           NTTTWiddleRAM_0_2|         array|
|NTTTWiddleRAM_0_2_ce0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_2|         array|
|NTTTWiddleRAM_0_2_we0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_2|         array|
|NTTTWiddleRAM_0_2_d0         |  out|   32|   ap_memory|                                           NTTTWiddleRAM_0_2|         array|
|NTTTWiddleRAM_0_3_address0   |  out|   12|   ap_memory|                                           NTTTWiddleRAM_0_3|         array|
|NTTTWiddleRAM_0_3_ce0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_3|         array|
|NTTTWiddleRAM_0_3_we0        |  out|    1|   ap_memory|                                           NTTTWiddleRAM_0_3|         array|
|NTTTWiddleRAM_0_3_d0         |  out|   32|   ap_memory|                                           NTTTWiddleRAM_0_3|         array|
|INTTTWiddleRAM_0_address0    |  out|   12|   ap_memory|                                            INTTTWiddleRAM_0|         array|
|INTTTWiddleRAM_0_ce0         |  out|    1|   ap_memory|                                            INTTTWiddleRAM_0|         array|
|INTTTWiddleRAM_0_we0         |  out|    1|   ap_memory|                                            INTTTWiddleRAM_0|         array|
|INTTTWiddleRAM_0_d0          |  out|   32|   ap_memory|                                            INTTTWiddleRAM_0|         array|
|INTTTWiddleRAM_0_1_address0  |  out|   12|   ap_memory|                                          INTTTWiddleRAM_0_1|         array|
|INTTTWiddleRAM_0_1_ce0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_1|         array|
|INTTTWiddleRAM_0_1_we0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_1|         array|
|INTTTWiddleRAM_0_1_d0        |  out|   32|   ap_memory|                                          INTTTWiddleRAM_0_1|         array|
|INTTTWiddleRAM_0_2_address0  |  out|   12|   ap_memory|                                          INTTTWiddleRAM_0_2|         array|
|INTTTWiddleRAM_0_2_ce0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_2|         array|
|INTTTWiddleRAM_0_2_we0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_2|         array|
|INTTTWiddleRAM_0_2_d0        |  out|   32|   ap_memory|                                          INTTTWiddleRAM_0_2|         array|
|INTTTWiddleRAM_0_3_address0  |  out|   12|   ap_memory|                                          INTTTWiddleRAM_0_3|         array|
|INTTTWiddleRAM_0_3_ce0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_3|         array|
|INTTTWiddleRAM_0_3_we0       |  out|    1|   ap_memory|                                          INTTTWiddleRAM_0_3|         array|
|INTTTWiddleRAM_0_3_d0        |  out|   32|   ap_memory|                                          INTTTWiddleRAM_0_3|         array|
|NTTTwiddleIn_address0        |  out|   14|   ap_memory|                                                NTTTwiddleIn|         array|
|NTTTwiddleIn_ce0             |  out|    1|   ap_memory|                                                NTTTwiddleIn|         array|
|NTTTwiddleIn_q0              |   in|   32|   ap_memory|                                                NTTTwiddleIn|         array|
|INTTTwiddleIn_address0       |  out|   14|   ap_memory|                                               INTTTwiddleIn|         array|
|INTTTwiddleIn_ce0            |  out|    1|   ap_memory|                                               INTTTwiddleIn|         array|
|INTTTwiddleIn_q0             |   in|   32|   ap_memory|                                               INTTTwiddleIn|         array|
+-----------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

