#1
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc02.xml
#2
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc04.xml
#3
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc08.xml
#4
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc08_L1DSize064_Assoc16.xml
#5
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc02.xml
#6
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc04.xml
#7
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc08.xml
#8
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc08_L1DSize128_Assoc16.xml
#9
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc02.xml
#10
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc04.xml
#11
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc08.xml
#12
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc16_L1DSize064_Assoc16.xml
#13
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc02.xml
#14
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc04.xml
#15
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc08.xml
#16
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size2_Assoc16_L1DSize128_Assoc16.xml
#17
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc02.xml
#18
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc04.xml
#19
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc08.xml
#20
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc08_L1DSize064_Assoc16.xml
#21
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc02.xml
#22
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc04.xml
#23
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc08.xml
#24
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc08_L1DSize128_Assoc16.xml
#25
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc02.xml
#26
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc04.xml
#27
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc08.xml
#28
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc16_L1DSize064_Assoc16.xml
#29
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc02.xml
#30
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc04.xml
#31
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc08.xml
#32
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL064_L2Size4_Assoc16_L1DSize128_Assoc16.xml



#1
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc02.xml
#2
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc04.xml
#3
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc08.xml
#4
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc08_L1DSize064_Assoc16.xml
#5
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc02.xml
#6
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc04.xml
#7
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc08.xml
#8
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc08_L1DSize128_Assoc16.xml
#9
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc02.xml
#10
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc04.xml
#11
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc08.xml
#12
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc16_L1DSize064_Assoc16.xml
#13
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc02.xml
#14
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc04.xml
#15
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc08.xml
#16
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size2_Assoc16_L1DSize128_Assoc16.xml
#17
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc02.xml
#18
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc04.xml
#19
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc08.xml
#20
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc08_L1DSize064_Assoc16.xml
#21
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc02.xml
#22
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc04.xml
#23
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc08.xml
#24
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc08_L1DSize128_Assoc16.xml
#25
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc02.xml
#26
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc04.xml
#27
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc08.xml
#28
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc16_L1DSize064_Assoc16.xml
#29
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc02/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc02/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc02.xml
#30
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc04/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc04/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc04.xml
#31
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc08/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc08/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc08.xml
#32
/home/vamoirid/my_mcpat/Scripts/GEM5ToMcPAT.py  '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc16/stats.txt'                                      '/home/vamoirid/Desktop/git/Computer-Architecture/Lab_2/spec_results/2.1/sjeng/sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc16/config.json'                                    '/home/vamoirid/my_mcpat/mcpat/ProcessorDescriptionFiles/inorder_arm.xml' -o   sjeng_CL128_L2Size4_Assoc16_L1DSize128_Assoc16.xml



















































