simSeconds 0.024256551808
simTicks 24256521588.096
finalTick 327509887045457.1
simFreq 1000001000000.0
hostSeconds 182.16702449
hostTickRate 133592325.303651
hostMemory 52649719.67207201
simInsts 110000130.012787
simOps 127575925.948197
hostInstRate 607907.377686
hostOpRate 705087.1191380001
system.clk_domain.clock 1000.001
system.cpu_clk_domain.clock 500.0005
system.cpu_voltage_domain.voltage 1.000001
system.l2.demandHits::switch_cpus.inst 64893.831385
system.l2.demandHits::switch_cpus.data 51732.91342999999
system.l2.demandHits::total 116626.744815
system.l2.overallHits::switch_cpus.inst 64893.831385
system.l2.overallHits::switch_cpus.data 51732.91342999999
system.l2.overallHits::total 116626.744815
system.l2.demandMisses::cpu.inst 3.9390289999999997
system.l2.demandMisses::cpu.data 2.9650509999999994
system.l2.demandMisses::switch_cpus.inst 212.265121
system.l2.demandMisses::switch_cpus.data 5361.364885
system.l2.demandMisses::total 5573.630006
system.l2.overallMisses::cpu.inst 3.9390289999999997
system.l2.overallMisses::cpu.data 2.9650509999999994
system.l2.overallMisses::switch_cpus.inst 212.265121
system.l2.overallMisses::switch_cpus.data 5361.364885
system.l2.overallMisses::total 5573.630006
system.l2.demandMissLatency::switch_cpus.inst 18455008.047500003
system.l2.demandMissLatency::switch_cpus.data 474044513.7979999
system.l2.demandMissLatency::total 492499521.8455
system.l2.overallMissLatency::switch_cpus.inst 18455008.047500003
system.l2.overallMissLatency::switch_cpus.data 474044513.7979999
system.l2.overallMissLatency::total 492499521.8455
system.l2.demandAccesses::cpu.inst 3.9390289999999997
system.l2.demandAccesses::cpu.data 2.9650509999999994
system.l2.demandAccesses::switch_cpus.inst 65106.09650600001
system.l2.demandAccesses::switch_cpus.data 57094.278314999996
system.l2.demandAccesses::total 122200.37482099999
system.l2.overallAccesses::cpu.inst 3.9390289999999997
system.l2.overallAccesses::cpu.data 2.9650509999999994
system.l2.overallAccesses::switch_cpus.inst 65106.09650600001
system.l2.overallAccesses::switch_cpus.data 57094.278314999996
system.l2.overallAccesses::total 122200.37482099999
system.l2.demandMissRate::cpu.inst 1.000001
system.l2.demandMissRate::cpu.data 1.000001
system.l2.demandMissRate::switch_cpus.inst 0.003585334473
system.l2.demandMissRate::switch_cpus.data 0.049281972567999995
system.l2.demandMissRate::total 0.026297213767999997
system.l2.overallMissRate::cpu.inst 1.000001
system.l2.overallMissRate::cpu.data 1.000001
system.l2.overallMissRate::switch_cpus.inst 0.003585334473
system.l2.overallMissRate::switch_cpus.data 0.049281972567999995
system.l2.overallMissRate::total 0.026297213767999997
system.l2.demandAvgMissLatency::switch_cpus.inst 87092.19530544501
system.l2.demandAvgMissLatency::switch_cpus.data 84914.36586609914
system.l2.demandAvgMissLatency::total 85029.00156665684
system.l2.overallAvgMissLatency::switch_cpus.inst 87092.19530544501
system.l2.overallAvgMissLatency::switch_cpus.data 84914.36586609914
system.l2.overallAvgMissLatency::total 85029.00156665684
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 212.249557
system.l2.demandMshrMisses::switch_cpus.data 5360.948504999999
system.l2.demandMshrMisses::total 5573.198062
system.l2.overallMshrMisses::switch_cpus.inst 212.249557
system.l2.overallMshrMisses::switch_cpus.data 5360.948504999999
system.l2.overallMshrMisses::total 5573.198062
system.l2.demandMshrMissLatency::switch_cpus.inst 16332329.600499999
system.l2.demandMshrMissLatency::switch_cpus.data 420418090.46773005
system.l2.demandMshrMissLatency::total 436750420.06823003
system.l2.overallMshrMissLatency::switch_cpus.inst 16332329.600499999
system.l2.overallMshrMissLatency::switch_cpus.data 420418090.46773005
system.l2.overallMshrMissLatency::total 436750420.06823003
system.l2.demandMshrMissRate::switch_cpus.inst 0.003584937591
system.l2.demandMshrMissRate::switch_cpus.data 0.049274433084
system.l2.demandMshrMissRate::total 0.026293898291999997
system.l2.overallMshrMissRate::switch_cpus.inst 0.003584937591
system.l2.overallMshrMissRate::switch_cpus.data 0.049274433084
system.l2.overallMshrMissRate::total 0.026293898291999997
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 77093.55793712585
system.l2.demandAvgMshrMissLatency::switch_cpus.data 74922.46339767866
system.l2.demandAvgMshrMissLatency::total 75036.10649076922
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 77093.55793712585
system.l2.overallAvgMshrMissLatency::switch_cpus.data 74922.46339767866
system.l2.overallAvgMshrMissLatency::total 75036.10649076922
system.l2.replacements 2741.8320599999997
system.l2.InvalidateReq.hits::switch_cpus.data 67.60166500000001
system.l2.InvalidateReq.hits::total 67.60166500000001
system.l2.InvalidateReq.misses::switch_cpus.data 12.269049999999998
system.l2.InvalidateReq.misses::total 12.269049999999998
system.l2.InvalidateReq.accesses::switch_cpus.data 79.870715
system.l2.InvalidateReq.accesses::total 79.870715
system.l2.InvalidateReq.missRate::switch_cpus.data 0.16427033688099998
system.l2.InvalidateReq.missRate::total 0.16427033688099998
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 12.269049999999998
system.l2.InvalidateReq.mshrMisses::total 12.269049999999998
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 232428.22300000003
system.l2.InvalidateReq.mshrMissLatency::total 232428.22300000003
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.16427033688099998
system.l2.InvalidateReq.mshrMissRate::total 0.16427033688099998
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 19058.37841828291
system.l2.InvalidateReq.avgMshrMissLatency::total 19058.37841828291
system.l2.ReadCleanReq.hits::switch_cpus.inst 64893.831385
system.l2.ReadCleanReq.hits::total 64893.831385
system.l2.ReadCleanReq.misses::cpu.inst 3.9390289999999997
system.l2.ReadCleanReq.misses::switch_cpus.inst 212.265121
system.l2.ReadCleanReq.misses::total 212.265121
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 18455008.047500003
system.l2.ReadCleanReq.missLatency::total 18455008.047500003
system.l2.ReadCleanReq.accesses::cpu.inst 3.9390289999999997
system.l2.ReadCleanReq.accesses::switch_cpus.inst 65106.09650600001
system.l2.ReadCleanReq.accesses::total 65106.09650600001
system.l2.ReadCleanReq.missRate::cpu.inst 1.000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.003585334473
system.l2.ReadCleanReq.missRate::total 0.003585334473
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 87092.19530544501
system.l2.ReadCleanReq.avgMissLatency::total 87092.19530544501
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 212.249557
system.l2.ReadCleanReq.mshrMisses::total 212.249557
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 16332329.600499999
system.l2.ReadCleanReq.mshrMissLatency::total 16332329.600499999
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.003584937591
system.l2.ReadCleanReq.mshrMissRate::total 0.003584937591
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 77093.55793712585
system.l2.ReadCleanReq.avgMshrMissLatency::total 77093.55793712585
system.l2.ReadExReq.hits::switch_cpus.data 4117.499492999999
system.l2.ReadExReq.hits::total 4117.499492999999
system.l2.ReadExReq.misses::cpu.data 0.427094
system.l2.ReadExReq.misses::switch_cpus.data 1803.2308819999998
system.l2.ReadExReq.misses::total 1803.2308819999998
system.l2.ReadExReq.missLatency::switch_cpus.data 159449331.43400002
system.l2.ReadExReq.missLatency::total 159449331.43400002
system.l2.ReadExReq.accesses::cpu.data 0.427094
system.l2.ReadExReq.accesses::switch_cpus.data 5920.730375
system.l2.ReadExReq.accesses::total 5920.730375
system.l2.ReadExReq.missRate::cpu.data 0.25755799999999995
system.l2.ReadExReq.missRate::switch_cpus.data 0.09364396438200001
system.l2.ReadExReq.missRate::total 0.09364396438200001
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 80080.2074367781
system.l2.ReadExReq.avgMissLatency::total 80080.2074367781
system.l2.ReadExReq.mshrMisses::switch_cpus.data 1803.2308819999998
system.l2.ReadExReq.mshrMisses::total 1803.2308819999998
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 141416976.015384
system.l2.ReadExReq.mshrMissLatency::total 141416976.015384
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.09364396438200001
system.l2.ReadExReq.mshrMissRate::total 0.09364396438200001
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 70080.19718623662
system.l2.ReadExReq.avgMshrMissLatency::total 70080.19718623662
system.l2.ReadSharedReq.hits::switch_cpus.data 47615.413937
system.l2.ReadSharedReq.hits::total 47615.413937
system.l2.ReadSharedReq.misses::cpu.data 2.537957
system.l2.ReadSharedReq.misses::switch_cpus.data 3558.134003
system.l2.ReadSharedReq.misses::total 3558.134003
system.l2.ReadSharedReq.missLatency::switch_cpus.data 314595182.36399996
system.l2.ReadSharedReq.missLatency::total 314595182.36399996
system.l2.ReadSharedReq.accesses::cpu.data 2.537957
system.l2.ReadSharedReq.accesses::switch_cpus.data 51173.54794
system.l2.ReadSharedReq.accesses::total 51173.54794
system.l2.ReadSharedReq.missRate::cpu.data 1.000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.044909844094
system.l2.ReadSharedReq.missRate::total 0.044909844094
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 85803.03699332818
system.l2.ReadSharedReq.avgMissLatency::total 85803.03699332818
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 3557.7176230000005
system.l2.ReadSharedReq.mshrMisses::total 3557.7176230000005
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 279001114.45234597
system.l2.ReadSharedReq.mshrMissLatency::total 279001114.45234597
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.044901880447999996
system.l2.ReadSharedReq.mshrMissRate::total 0.044901880447999996
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 75812.43805208437
system.l2.ReadSharedReq.avgMshrMissLatency::total 75812.43805208437
system.l2.UpgradeReq.hits::switch_cpus.data 1507.127707
system.l2.UpgradeReq.hits::total 1507.127707
system.l2.UpgradeReq.misses::switch_cpus.data 0.5199819999999999
system.l2.UpgradeReq.misses::total 0.5199819999999999
system.l2.UpgradeReq.accesses::switch_cpus.data 1507.4856790000001
system.l2.UpgradeReq.accesses::total 1507.4856790000001
system.l2.UpgradeReq.missRate::switch_cpus.data 0.000833095216
system.l2.UpgradeReq.missRate::total 0.000833095216
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 0.5199819999999999
system.l2.UpgradeReq.mshrMisses::total 0.5199819999999999
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 10279.724999999999
system.l2.UpgradeReq.mshrMissLatency::total 10279.724999999999
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.000833095216
system.l2.UpgradeReq.mshrMissRate::total 0.000833095216
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 3313.989130436136
system.l2.UpgradeReq.avgMshrMissLatency::total 3313.989130436136
system.l2.WritebackClean.hits::writebacks 64431.77435299999
system.l2.WritebackClean.hits::total 64431.77435299999
system.l2.WritebackClean.accesses::writebacks 64431.77435299999
system.l2.WritebackClean.accesses::total 64431.77435299999
system.l2.WritebackDirty.hits::writebacks 16299.523363
system.l2.WritebackDirty.hits::total 16299.523363
system.l2.WritebackDirty.accesses::writebacks 16299.523363
system.l2.WritebackDirty.accesses::total 16299.523363
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 24256521588.096
system.l2.tags.tagsInUse 6609.221520054839
system.l2.tags.totalRefs 271855.775155
system.l2.tags.sampledRefs 10626.57454
system.l2.tags.avgRefs 35.54235649874
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 8.943220550654999
system.l2.tags.occupancies::cpu.inst 3.9173186752339997
system.l2.tags.occupancies::cpu.data 2.9537391003639994
system.l2.tags.occupancies::switch_cpus.inst 2552.501007172794
system.l2.tags.occupancies::switch_cpus.data 4040.9062344695562
system.l2.tags.avgOccs::writebacks 0.000136513443
system.l2.tags.avgOccs::cpu.inst 5.9758592e-05
system.l2.tags.avgOccs::cpu.data 4.4909231e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.038948028471
system.l2.tags.avgOccs::switch_cpus.data 0.06165929874500001
system.l2.tags.avgOccs::total 0.100848674447
system.l2.tags.occupanciesTaskId::1024 7817.140814999999
system.l2.tags.ageTaskId_1024::1 9.864588
system.l2.tags.ageTaskId_1024::2 82.03118399999998
system.l2.tags.ageTaskId_1024::3 1259.063693
system.l2.tags.ratioOccsTaskId::1024 0.119280119826
system.l2.tags.tagAccesses 1955364.97789
system.l2.tags.dataAccesses 1955364.97789
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 24256521588.096
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 212.249557
system.mem_ctrls.avgPriority_switch_cpus.data::samples 5360.909595
system.mem_ctrls.priorityMinLatency 1.8750018749999998e-08
system.mem_ctrls.priorityMaxLatency 0.000120721857884
system.mem_ctrls.numReadWriteTurnArounds 83.158452
system.mem_ctrls.numWriteReadTurnArounds 83.158452
system.mem_ctrls.numStayReadState 18143.706527000002
system.mem_ctrls.numStayWriteState 1253.48565
system.mem_ctrls.readReqs 5573.19028
system.mem_ctrls.writeReqs 1334.605218
system.mem_ctrls.readBursts 5573.19028
system.mem_ctrls.writeBursts 1334.605218
system.mem_ctrls.servicedByWrQ 0.031128
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0290432200000001
system.mem_ctrls.avgWrQLen 0.14474520000000002
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 5573.19028
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 1334.605218
system.mem_ctrls.rdQLenPdf::0 3521.8748219999998
system.mem_ctrls.rdQLenPdf::1 1213.8893650000005
system.mem_ctrls.rdQLenPdf::2 646.4393420000001
system.mem_ctrls.rdQLenPdf::3 190.81554699999998
system.mem_ctrls.rdQLenPdf::4 0.132294
system.mem_ctrls.rdQLenPdf::5 0.007782
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.007782
system.mem_ctrls.wrQLenPdf::1 0.007782
system.mem_ctrls.wrQLenPdf::2 0.007782
system.mem_ctrls.wrQLenPdf::3 0.007782
system.mem_ctrls.wrQLenPdf::4 0.007782
system.mem_ctrls.wrQLenPdf::5 0.007782
system.mem_ctrls.wrQLenPdf::6 0.007782
system.mem_ctrls.wrQLenPdf::7 0.007782
system.mem_ctrls.wrQLenPdf::8 0.007782
system.mem_ctrls.wrQLenPdf::9 0.007782
system.mem_ctrls.wrQLenPdf::10 0.007782
system.mem_ctrls.wrQLenPdf::11 0.007782
system.mem_ctrls.wrQLenPdf::12 0.007782
system.mem_ctrls.wrQLenPdf::13 0.007782
system.mem_ctrls.wrQLenPdf::14 0.007782
system.mem_ctrls.wrQLenPdf::15 1.688694
system.mem_ctrls.wrQLenPdf::16 1.7353859999999999
system.mem_ctrls.wrQLenPdf::17 16.170996
system.mem_ctrls.wrQLenPdf::18 39.618162
system.mem_ctrls.wrQLenPdf::19 65.477748
system.mem_ctrls.wrQLenPdf::20 84.232368
system.mem_ctrls.wrQLenPdf::21 85.819896
system.mem_ctrls.wrQLenPdf::22 90.185598
system.mem_ctrls.wrQLenPdf::23 91.741998
system.mem_ctrls.wrQLenPdf::24 94.11550799999999
system.mem_ctrls.wrQLenPdf::25 95.236116
system.mem_ctrls.wrQLenPdf::26 95.197206
system.mem_ctrls.wrQLenPdf::27 92.520198
system.mem_ctrls.wrQLenPdf::28 94.131072
system.mem_ctrls.wrQLenPdf::29 95.508486
system.mem_ctrls.wrQLenPdf::30 91.461846
system.mem_ctrls.wrQLenPdf::31 109.757328
system.mem_ctrls.wrQLenPdf::32 85.983318
system.mem_ctrls.wrQLenPdf::33 1.98441
system.mem_ctrls.wrQLenPdf::34 0.81711
system.mem_ctrls.wrQLenPdf::35 0.46692
system.mem_ctrls.wrQLenPdf::36 0.20233199999999998
system.mem_ctrls.wrQLenPdf::37 0.108948
system.mem_ctrls.wrQLenPdf::38 0.093384
system.mem_ctrls.wrQLenPdf::39 0.07782
system.mem_ctrls.wrQLenPdf::40 0.054474
system.mem_ctrls.wrQLenPdf::41 0.031128
system.mem_ctrls.wrQLenPdf::42 0.015564
system.mem_ctrls.wrQLenPdf::43 0.015564
system.mem_ctrls.wrQLenPdf::44 0.023346
system.mem_ctrls.wrQLenPdf::45 0.007782
system.mem_ctrls.wrQLenPdf::46 0.007782
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 1.992192
system.mem_ctrls.bytesReadSys 356684.17792
system.mem_ctrls.bytesWrittenSys 85414.733952
system.mem_ctrls.avgRdBWSys 11651988.622932453
system.mem_ctrls.avgWrBWSys 2243575.9318594853
system.mem_ctrls.totGap 24249131765.624504
system.mem_ctrls.avgGap 11252609.27054681
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 13583.971648
system.mem_ctrls.requestorReadBytes::switch_cpus.data 343098.21408
system.mem_ctrls.requestorReadRate::switch_cpus.inst 564421.4555146443
system.mem_ctrls.requestorReadRate::switch_cpus.data 11087514.838811072
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 212.249557
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 5360.940723
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 7581750.044749999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 198721058.09624997
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 35857.29491076
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 33720.59159627
system.mem_ctrls.dram.bytesRead::cpu.inst 252.09785599999998
system.mem_ctrls.dram.bytesRead::cpu.data 189.76326399999996
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 13583.971648
system.mem_ctrls.dram.bytesRead::switch_cpus.data 343100.206272
system.mem_ctrls.dram.bytesRead::total 356684.17792
system.mem_ctrls.dram.bytesInstRead::cpu.inst 252.09785599999998
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 13583.971648
system.mem_ctrls.dram.bytesInstRead::total 13583.971648
system.mem_ctrls.dram.numReads::cpu.inst 3.9390289999999997
system.mem_ctrls.dram.numReads::cpu.data 2.9650509999999994
system.mem_ctrls.dram.numReads::switch_cpus.inst 212.249557
system.mem_ctrls.dram.numReads::switch_cpus.data 5360.940723
system.mem_ctrls.dram.numReads::total 5573.19028
system.mem_ctrls.dram.bwRead::cpu.inst 95728.303936
system.mem_ctrls.dram.bwRead::cpu.data 71683.124005
system.mem_ctrls.dram.bwRead::switch_cpus.inst 564421.3081210001
system.mem_ctrls.dram.bwRead::switch_cpus.data 11087567.169867998
system.mem_ctrls.dram.bwRead::total 11651988.572006999
system.mem_ctrls.dram.bwInstRead::cpu.inst 95728.303936
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 564421.3081210001
system.mem_ctrls.dram.bwInstRead::total 564421.3081210001
system.mem_ctrls.dram.bwTotal::cpu.inst 95728.303936
system.mem_ctrls.dram.bwTotal::cpu.data 71683.124005
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 564421.3081210001
system.mem_ctrls.dram.bwTotal::switch_cpus.data 11087567.169867998
system.mem_ctrls.dram.bwTotal::total 13895564.502417
system.mem_ctrls.dram.readBursts 5573.159152
system.mem_ctrls.dram.writeBursts 1334.37954
system.mem_ctrls.dram.perBankRdBursts::0 331.54811500000005
system.mem_ctrls.dram.perBankRdBursts::1 304.12895799999995
system.mem_ctrls.dram.perBankRdBursts::2 294.108065
system.mem_ctrls.dram.perBankRdBursts::3 330.29610699999995
system.mem_ctrls.dram.perBankRdBursts::4 360.607868
system.mem_ctrls.dram.perBankRdBursts::5 364.23916599999995
system.mem_ctrls.dram.perBankRdBursts::6 391.42103399999996
system.mem_ctrls.dram.perBankRdBursts::7 356.0829999999999
system.mem_ctrls.dram.perBankRdBursts::8 374.47464900000006
system.mem_ctrls.dram.perBankRdBursts::9 364.205893
system.mem_ctrls.dram.perBankRdBursts::10 335.743854
system.mem_ctrls.dram.perBankRdBursts::11 360.227587
system.mem_ctrls.dram.perBankRdBursts::12 339.377459
system.mem_ctrls.dram.perBankRdBursts::13 356.144269
system.mem_ctrls.dram.perBankRdBursts::14 367.410135
system.mem_ctrls.dram.perBankRdBursts::15 343.142993
system.mem_ctrls.dram.perBankWrBursts::0 82.201266
system.mem_ctrls.dram.perBankWrBursts::1 83.049504
system.mem_ctrls.dram.perBankWrBursts::2 83.33743799999999
system.mem_ctrls.dram.perBankWrBursts::3 83.687628
system.mem_ctrls.dram.perBankWrBursts::4 83.53977
system.mem_ctrls.dram.perBankWrBursts::5 83.321874
system.mem_ctrls.dram.perBankWrBursts::6 84.59034
system.mem_ctrls.dram.perBankWrBursts::7 82.8783
system.mem_ctrls.dram.perBankWrBursts::8 81.290772
system.mem_ctrls.dram.perBankWrBursts::9 82.56702
system.mem_ctrls.dram.perBankWrBursts::10 82.465854
system.mem_ctrls.dram.perBankWrBursts::11 84.74598
system.mem_ctrls.dram.perBankWrBursts::12 85.080606
system.mem_ctrls.dram.perBankWrBursts::13 82.70709599999999
system.mem_ctrls.dram.perBankWrBursts::14 83.103978
system.mem_ctrls.dram.perBankWrBursts::15 85.812114
system.mem_ctrls.dram.totQLat 101806074.04100001
system.mem_ctrls.dram.totBusLat 27865795.75999999
system.mem_ctrls.dram.totMemAccLat 206302808.141
system.mem_ctrls.dram.avgQLat 15082.5398296
system.mem_ctrls.dram.avgBusLat 5000.004999999999
system.mem_ctrls.dram.avgMemAccLat 33832.558579599994
system.mem_ctrls.dram.readRowHits 3358.362380999999
system.mem_ctrls.dram.writeRowHits 1109.106204
system.mem_ctrls.dram.readRowHitRate 30.184780879999998
system.mem_ctrls.dram.writeRowHitRate 0.64683984
system.mem_ctrls.dram.bytesPerActivate::samples 2440.1641250000002
system.mem_ctrls.dram.bytesPerActivate::mean 96.28337374120699
system.mem_ctrls.dram.bytesPerActivate::gmean 84.10016176712901
system.mem_ctrls.dram.bytesPerActivate::stdev 70.27967966247999
system.mem_ctrls.dram.bytesPerActivate::0-127 1297.478259
system.mem_ctrls.dram.bytesPerActivate::128-255 549.6965459999999
system.mem_ctrls.dram.bytesPerActivate::256-383 106.821052
system.mem_ctrls.dram.bytesPerActivate::384-511 65.333815
system.mem_ctrls.dram.bytesPerActivate::512-639 50.530027000000004
system.mem_ctrls.dram.bytesPerActivate::640-767 50.118797
system.mem_ctrls.dram.bytesPerActivate::768-895 32.128711
system.mem_ctrls.dram.bytesPerActivate::896-1023 31.480377
system.mem_ctrls.dram.bytesPerActivate::1024-1151 159.303137
system.mem_ctrls.dram.bytesPerActivate::total 2440.1641250000002
system.mem_ctrls.dram.dramBytesRead 356682.185728
system.mem_ctrls.dram.dramBytesWritten 85400.29056
system.mem_ctrls.dram.avgRdBW 11.651936238057
system.mem_ctrls.dram.avgWrBW 2.243196550128
system.mem_ctrls.dram.peakBW 12800.012799999999
system.mem_ctrls.dram.busUtil 0.11183873
system.mem_ctrls.dram.busUtilRead 0.09432923
system.mem_ctrls.dram.busUtilWrite 0.0175095
system.mem_ctrls.dram.pageHitRate 30.186337279999996
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 24256521588.096
system.mem_ctrls.dram.rank0.actEnergy 8601008.07006
system.mem_ctrls.dram.rank0.preEnergy 4571930.536305
system.mem_ctrls.dram.rank0.readEnergy 19509566.71482
system.mem_ctrls.dram.rank0.writeEnergy 3479683.9464
system.mem_ctrls.dram.rank0.refreshEnergy 1914707032.84848
system.mem_ctrls.dram.rank0.actBackEnergy 1513581208.6844697
system.mem_ctrls.dram.rank0.preBackEnergy 8039909682.860159
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 11504360113.660694
system.mem_ctrls.dram.rank0.averagePower 473.73604891067794
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 20885053430.596497
system.mem_ctrls.dram.rank0.pwrStateTime::REF 809943753.32
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 2561524404.1795
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 8821092.493919998
system.mem_ctrls.dram.rank1.preEnergy 4688492.318069999
system.mem_ctrls.dram.rank1.readEnergy 20282789.630459998
system.mem_ctrls.dram.rank1.writeEnergy 3485777.2524
system.mem_ctrls.dram.rank1.refreshEnergy 1914707032.84848
system.mem_ctrls.dram.rank1.actBackEnergy 1517265689.51382
system.mem_ctrls.dram.rank1.preBackEnergy 8036806962.161759
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 11506057836.21891
system.mem_ctrls.dram.rank1.averagePower 473.81339325284296
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 20876981339.654503
system.mem_ctrls.dram.rank1.pwrStateTime::REF 809943753.32
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 2569596495.1215
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 24256521588.096
system.membus.transDist::ReadResp 3769.967179999999
system.membus.transDist::UpgradeReq 0.5277639999999999
system.membus.transDist::ReadExReq 1803.2230999999997
system.membus.transDist::ReadExResp 1803.2230999999997
system.membus.transDist::ReadSharedReq 3769.967179999999
system.membus.transDist::InvalidateReq 12.269049999999998
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 13883.034425999997
system.membus.pktCount::total 13883.034425999997
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 442098.911872
system.membus.pktSize::total 442098.911872
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 5585.825084
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 5585.825084
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 5585.825084
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 24256521588.096
system.membus.reqLayer0.occupancy 15429023.509000001
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 29758515.428250004
system.membus.respLayer1.utilization 0.0007782
system.membus.snoop_filter.totRequests 8309.844146
system.membus.snoop_filter.hitSingleRequests 2725.3886939999998
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 48513043.17619199
system.switch_cpus.cpi 0.484782828889
system.switch_cpus.ipc 2.0688774572739996
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 138384993.072352
system.switch_cpus.nonSpecInstsAdded 2534.5097349999996
system.switch_cpus.instsIssued 131870818.118123
system.switch_cpus.squashedInstsIssued 171009.03558899998
system.switch_cpus.squashedInstsExamined 22408395.371649
system.switch_cpus.squashedOperandsExamined 15950382.586172001
system.switch_cpus.squashedNonSpecRemoved 2523.5371149999996
system.switch_cpus.numIssuedDist::samples 48418034.60759701
system.switch_cpus.numIssuedDist::mean 2.7286319156679997
system.switch_cpus.numIssuedDist::stdev 2.311880014837
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 9997993.581648
system.switch_cpus.numIssuedDist::1 7771287.822237
system.switch_cpus.numIssuedDist::2 8049932.772941
system.switch_cpus.numIssuedDist::3 6307169.543087
system.switch_cpus.numIssuedDist::4 5287951.3724340005
system.switch_cpus.numIssuedDist::5 4157322.7472750004
system.switch_cpus.numIssuedDist::6 3372832.759939
system.switch_cpus.numIssuedDist::7 1834843.309176
system.switch_cpus.numIssuedDist::8 981766.0784099998
system.switch_cpus.numIssuedDist::9 394620.73206999997
system.switch_cpus.numIssuedDist::10 232531.600067
system.switch_cpus.numIssuedDist::11 29581.50557
system.switch_cpus.numIssuedDist::12 200.78274299999993
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 12.000011999999998
system.switch_cpus.numIssuedDist::total 48418034.60759701
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 1058194.169122
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 20.396956
system.switch_cpus.statFuBusy::FloatCvt 0.488201
system.switch_cpus.statFuBusy::FloatMult 135.28910200000004
system.switch_cpus.statFuBusy::FloatMultAcc 0.906748
system.switch_cpus.statFuBusy::FloatDiv 5.245188
system.switch_cpus.statFuBusy::FloatMisc 539.9672300000001
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.007782
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 16.404456
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 12.326687999999999
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.03891
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 1424433.3574839996
system.switch_cpus.statFuBusy::MemWrite 1026218.9586049999
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 907.952843
system.switch_cpus.statIssuedInstType_0::IntAlu 80214029.087544
system.switch_cpus.statIssuedInstType_0::IntMult 246231.564855
system.switch_cpus.statIssuedInstType_0::IntDiv 2943.253495
system.switch_cpus.statIssuedInstType_0::FloatAdd 3116.7471560000004
system.switch_cpus.statIssuedInstType_0::FloatCmp 15897.865091
system.switch_cpus.statIssuedInstType_0::FloatCvt 13742.612128
system.switch_cpus.statIssuedInstType_0::FloatMult 6604.307326
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 17.228212
system.switch_cpus.statIssuedInstType_0::FloatDiv 1239.175807
system.switch_cpus.statIssuedInstType_0::FloatMisc 20190.881428
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 1642.7691790000001
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.26317599999999997
system.switch_cpus.statIssuedInstType_0::SimdAlu 58056.168490000004
system.switch_cpus.statIssuedInstType_0::SimdCmp 111667.06641599999
system.switch_cpus.statIssuedInstType_0::SimdCvt 1897.0235950000001
system.switch_cpus.statIssuedInstType_0::SimdMisc 92454.189097
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.459138
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 31.676119000000003
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.03891
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.03891
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 6.137135
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.015564
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 30939445.629989
system.switch_cpus.statIssuedInstType_0::MemWrite 20140695.96652
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 131870818.118123
system.switch_cpus.issueRate 2.7233176078029997
system.switch_cpus.fuBusy 3509577.556472
system.switch_cpus.fuBusyRate 0.02653743074
system.switch_cpus.intInstQueueReads 313303477.326632
system.switch_cpus.intInstQueueWrites 159478407.741745
system.switch_cpus.intInstQueueWakeupAccesses 126321384.05770399
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 2536777.418238
system.switch_cpus.vecInstQueueWrites 1431129.165255
system.switch_cpus.vecInstQueueWakeupAccesses 1034595.0724830001
system.switch_cpus.intAluAccesses 134057744.51846798
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 1321743.203284
system.switch_cpus.numSquashedInsts 1745090.6193280001
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 21010.390356000004
system.switch_cpus.idleCycles 95008.568595
system.switch_cpus.MemDepUnit__0.insertedLoads 31096242.828837004
system.switch_cpus.MemDepUnit__0.insertedStores 21812083.992708
system.switch_cpus.MemDepUnit__0.conflictingLoads 6185895.802836001
system.switch_cpus.MemDepUnit__0.conflictingStores 6252250.2205489995
system.switch_cpus.MemDepUnit__0.MDPLookups 52899164.835452
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 36292460.607509
system.switch_cpus.MemDepUnit__0.LFSTWrites 18752883.804409
system.switch_cpus.MemDepUnit__0.hits 12441426.570264002
system.switch_cpus.MemDepUnit__0.predictions 52899164.835452
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1705620.204309
system.switch_cpus.branchPred.lookups_0::CallDirect 1014500.2693959998
system.switch_cpus.branchPred.lookups_0::CallIndirect 952567.287898
system.switch_cpus.branchPred.lookups_0::DirectCond 17379127.209127
system.switch_cpus.branchPred.lookups_0::DirectUncond 2819844.5778270005
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 693747.540299
system.switch_cpus.branchPred.lookups_0::total 24565407.088855997
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 344515.72313299996
system.switch_cpus.branchPred.squashes_0::CallDirect 421098.50563699997
system.switch_cpus.branchPred.squashes_0::CallIndirect 184864.88519
system.switch_cpus.branchPred.squashes_0::DirectCond 4050989.9660199997
system.switch_cpus.branchPred.squashes_0::DirectUncond 583114.574744
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 92035.769538
system.switch_cpus.branchPred.squashes_0::total 5676619.424262
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 3227.2274089999996
system.switch_cpus.branchPred.corrected_0::CallDirect 59084.528824
system.switch_cpus.branchPred.corrected_0::CallIndirect 133809.527756
system.switch_cpus.branchPred.corrected_0::DirectCond 488198.57580500003
system.switch_cpus.branchPred.corrected_0::DirectUncond 65407.57551700001
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 91682.73422800002
system.switch_cpus.branchPred.corrected_0::total 841410.1695389999
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1361104.148354
system.switch_cpus.branchPred.committed_0::CallDirect 593401.2765789999
system.switch_cpus.branchPred.committed_0::CallIndirect 767702.174492
system.switch_cpus.branchPred.committed_0::DirectCond 13328132.191314999
system.switch_cpus.branchPred.committed_0::DirectUncond 2236729.159224
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 601711.6851630001
system.switch_cpus.branchPred.committed_0::total 18888780.635127
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 167.84326900000002
system.switch_cpus.branchPred.mispredicted_0::CallDirect 24735.643572999998
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 131787.666546
system.switch_cpus.branchPred.mispredicted_0::DirectCond 420229.70195699995
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 31295.361869
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 90702.914722
system.switch_cpus.branchPred.mispredicted_0::total 698919.131936
system.switch_cpus.branchPred.targetProvider_0::NoTarget 9705617.525544
system.switch_cpus.branchPred.targetProvider_0::BTB 11659272.426933
system.switch_cpus.branchPred.targetProvider_0::RAS 1705620.204309
system.switch_cpus.branchPred.targetProvider_0::Indirect 1494896.93207
system.switch_cpus.branchPred.targetProvider_0::total 24565407.088855997
system.switch_cpus.branchPred.targetWrong_0::NoBranch 520029.37531599996
system.switch_cpus.branchPred.targetWrong_0::Return 124860.41187699999
system.switch_cpus.branchPred.targetWrong_0::CallDirect 3227.2274089999996
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 193293.15493699998
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 841410.1695389999
system.switch_cpus.branchPred.condPredicted 17379127.209127
system.switch_cpus.branchPred.condPredictedTaken 8672291.429165998
system.switch_cpus.branchPred.condIncorrect 841410.1695389999
system.switch_cpus.branchPred.predTakenBTBMiss 290698.87744400004
system.switch_cpus.branchPred.NotTakenMispredicted 716549.765444
system.switch_cpus.branchPred.TakenMispredicted 124860.40409499999
system.switch_cpus.branchPred.BTBLookups 24565407.088855997
system.switch_cpus.branchPred.BTBUpdates 487830.276051
system.switch_cpus.branchPred.BTBHits 15096513.107526
system.switch_cpus.branchPred.BTBHitRatio 0.614337068893
system.switch_cpus.branchPred.BTBMispredicted 316007.45787299995
system.switch_cpus.branchPred.indirectLookups 1646314.8281969998
system.switch_cpus.branchPred.indirectHits 1494896.93207
system.switch_cpus.branchPred.indirectMisses 151417.89612699999
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1705620.204309
system.switch_cpus.branchPred.btb.lookups::CallDirect 1014500.2693959998
system.switch_cpus.branchPred.btb.lookups::CallIndirect 952567.287898
system.switch_cpus.branchPred.btb.lookups::DirectCond 17379127.209127
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2819844.5778270005
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 693747.540299
system.switch_cpus.branchPred.btb.lookups::total 24565407.088855997
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1705620.204309
system.switch_cpus.branchPred.btb.misses::CallDirect 95281.94135499999
system.switch_cpus.branchPred.btb.misses::CallIndirect 952567.287898
system.switch_cpus.branchPred.btb.misses::DirectCond 5931449.8980290005
system.switch_cpus.branchPred.btb.misses::DirectUncond 90227.10944
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 693747.540299
system.switch_cpus.branchPred.btb.misses::total 9468893.98133
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 59084.528824
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 363338.17170999997
system.switch_cpus.branchPred.btb.updates::DirectUncond 65407.57551700001
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 487830.276051
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 59084.528824
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 363338.17170999997
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 65407.57551700001
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 487830.276051
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 24256521588.096
system.switch_cpus.branchPred.indirectBranchPred.lookups 1646314.8281969998
system.switch_cpus.branchPred.indirectBranchPred.hits 1494896.93207
system.switch_cpus.branchPred.indirectBranchPred.misses 151417.89612699999
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 225492.26198400004
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1871807.0901809998
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 2311583.280427
system.switch_cpus.branchPred.ras.pops 2311583.595136
system.switch_cpus.branchPred.ras.squashes 950479.1139599999
system.switch_cpus.branchPred.ras.used 1361104.148354
system.switch_cpus.branchPred.ras.correct 1360936.3050849999
system.switch_cpus.branchPred.ras.incorrect 167.84326900000002
system.switch_cpus.commit.commitSquashedInsts 22426500.930712
system.switch_cpus.commit.branchMispredicts 717355.1750289999
system.switch_cpus.commit.numCommittedDist::samples 46001082.143374
system.switch_cpus.commit.numCommittedDist::mean 2.529177067381
system.switch_cpus.commit.numCommittedDist::stdev 3.55078743057
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 16841678.932849
system.switch_cpus.commit.numCommittedDist::1 11345715.099679999
system.switch_cpus.commit.numCommittedDist::2 4329617.761795001
system.switch_cpus.commit.numCommittedDist::3 2773638.7520230003
system.switch_cpus.commit.numCommittedDist::4 1623379.42365
system.switch_cpus.commit.numCommittedDist::5 1156730.6500600001
system.switch_cpus.commit.numCommittedDist::6 1452490.72405
system.switch_cpus.commit.numCommittedDist::7 922072.682528
system.switch_cpus.commit.numCommittedDist::8 745701.4717079999
system.switch_cpus.commit.numCommittedDist::9 540252.475214
system.switch_cpus.commit.numCommittedDist::10 650594.286323
system.switch_cpus.commit.numCommittedDist::11 485578.157454
system.switch_cpus.commit.numCommittedDist::12 3133631.72604
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 12.000011999999998
system.switch_cpus.commit.numCommittedDist::total 46001082.143374
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 5.4629639999999995
system.switch_cpus.commit.functionCalls 1361103.6908979998
system.switch_cpus.commit.committedInstType_0::No_OpClass 5.478528
system.switch_cpus.commit.committedInstType_0::IntAlu 71347740.26354599
system.switch_cpus.commit.committedInstType_0::IntMult 226378.98194000006
system.switch_cpus.commit.committedInstType_0::IntDiv 2243.2966060000003
system.switch_cpus.commit.committedInstType_0::FloatAdd 2965.027475
system.switch_cpus.commit.committedInstType_0::FloatCmp 12072.438651
system.switch_cpus.commit.committedInstType_0::FloatCvt 11616.615929000001
system.switch_cpus.commit.committedInstType_0::FloatMult 4568.616497
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 17.228212
system.switch_cpus.commit.committedInstType_0::FloatDiv 1142.1988270000002
system.switch_cpus.commit.committedInstType_0::FloatMisc 14753.698538999999
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 1556.6294179999998
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 50599.097153
system.switch_cpus.commit.committedInstType_0::SimdCmp 100987.146466
system.switch_cpus.commit.committedInstType_0::SimdCvt 1560.997092
system.switch_cpus.commit.committedInstType_0::SimdMisc 85732.88106000001
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 17.58732
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 26315169.074227
system.switch_cpus.commit.committedInstType_0::MemWrite 17872131.047043
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 116051258.304529
system.switch_cpus.commit.commitEligibleSamples 3133631.72604
system.switch_cpus.commitStats0.numInsts 100072260.55456801
system.switch_cpus.commitStats0.numOps 116051258.304529
system.switch_cpus.commitStats0.numInstsNotNOP 100000099.628909
system.switch_cpus.commitStats0.numOpsNotNOP 115979097.37887
system.switch_cpus.commitStats0.cpi 0.484782828889
system.switch_cpus.commitStats0.ipc 2.0688774572739996
system.switch_cpus.commitStats0.numMemRefs 44187300.12127001
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 106206485.93120599
system.switch_cpus.commitStats0.numLoadInsts 26315169.074227
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 17872125.568515
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 887285.0720649998
system.switch_cpus.commitStats0.committedInstType::No_OpClass 5.478528
system.switch_cpus.commitStats0.committedInstType::IntAlu 71347740.26354599
system.switch_cpus.commitStats0.committedInstType::IntMult 226378.98194000006
system.switch_cpus.commitStats0.committedInstType::IntDiv 2243.2966060000003
system.switch_cpus.commitStats0.committedInstType::FloatAdd 2965.027475
system.switch_cpus.commitStats0.committedInstType::FloatCmp 12072.438651
system.switch_cpus.commitStats0.committedInstType::FloatCvt 11616.615929000001
system.switch_cpus.commitStats0.committedInstType::FloatMult 4568.616497
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 17.228212
system.switch_cpus.commitStats0.committedInstType::FloatDiv 1142.1988270000002
system.switch_cpus.commitStats0.committedInstType::FloatMisc 14753.698538999999
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 1556.6294179999998
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 50599.097153
system.switch_cpus.commitStats0.committedInstType::SimdCmp 100987.146466
system.switch_cpus.commitStats0.committedInstType::SimdCvt 1560.997092
system.switch_cpus.commitStats0.committedInstType::SimdMisc 85732.88106000001
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 17.58732
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 26315169.074227
system.switch_cpus.commitStats0.committedInstType::MemWrite 17872131.047043
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 116051258.304529
system.switch_cpus.commitStats0.committedControl::IsControl 18888781.377828
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16158263.618065
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 2730517.7597629996
system.switch_cpus.commitStats0.committedControl::IsCondControl 13328132.688065
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5560648.689763
system.switch_cpus.commitStats0.committedControl::IsCall 1361103.6908979998
system.switch_cpus.commitStats0.committedControl::IsReturn 1361103.9001079998
system.switch_cpus.decode.idleCycles 19280002.757159
system.switch_cpus.decode.blockedCycles 4529848.115896
system.switch_cpus.decode.runCycles 22806507.049214996
system.switch_cpus.decode.unblockCycles 992430.1092819999
system.switch_cpus.decode.squashCycles 809246.576045
system.switch_cpus.decode.branchResolved 11524749.63183
system.switch_cpus.decode.branchMispred 129781.518171
system.switch_cpus.decode.decodedInsts 145905211.485221
system.switch_cpus.decode.squashedInsts 305393.84492999996
system.switch_cpus.executeStats0.numInsts 130125724.807761
system.switch_cpus.executeStats0.numNop 90598.77475799999
system.switch_cpus.executeStats0.numBranches 20432640.614553
system.switch_cpus.executeStats0.numLoadInsts 30456656.472402
system.switch_cpus.executeStats0.numStoreInsts 19808779.746015
system.switch_cpus.executeStats0.instRate 2.68744809664
system.switch_cpus.executeStats0.numCCRegReads 29908647.481443
system.switch_cpus.executeStats0.numCCRegWrites 29719315.518453
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 136668969.98587197
system.switch_cpus.executeStats0.numIntRegWrites 83932147.844477
system.switch_cpus.executeStats0.numMemRefs 50265436.218417004
system.switch_cpus.executeStats0.numMiscRegReads 16205841.499264998
system.switch_cpus.executeStats0.numMiscRegWrites 29781.268446
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 313754.108073
system.switch_cpus.executeStats0.numVecPredRegWrites 110443.178238
system.switch_cpus.executeStats0.numVecRegReads 665156.1613759999
system.switch_cpus.executeStats0.numVecRegWrites 444793.838521
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 14859789.563312002
system.switch_cpus.fetch.cycles 26437091.018177997
system.switch_cpus.fetch.squashCycles 1867477.376336
system.switch_cpus.fetch.miscStallCycles 618.5187340000001
system.switch_cpus.fetch.pendingTrapStallCycles 3069.2277879999997
system.switch_cpus.fetch.icacheWaitRetryStallCycles 235.343171
system.switch_cpus.fetch.cacheLines 19574169.863332
system.switch_cpus.fetch.icacheSquashes 409699.707291
system.switch_cpus.fetch.nisnDist::samples 48418034.60759701
system.switch_cpus.fetch.nisnDist::mean 3.1015790064149993
system.switch_cpus.fetch.nisnDist::stdev 3.9963439432389998
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 22772260.100158
system.switch_cpus.fetch.nisnDist::1 2523552.0935139996
system.switch_cpus.fetch.nisnDist::2 4025815.5458719996
system.switch_cpus.fetch.nisnDist::3 2456080.7274269997
system.switch_cpus.fetch.nisnDist::4 2550936.716995
system.switch_cpus.fetch.nisnDist::5 2571720.071965
system.switch_cpus.fetch.nisnDist::6 1617954.138208
system.switch_cpus.fetch.nisnDist::7 1641159.9483760002
system.switch_cpus.fetch.nisnDist::8 1349787.640652
system.switch_cpus.fetch.nisnDist::9 998109.090695
system.switch_cpus.fetch.nisnDist::10 1111417.9448499999
system.switch_cpus.fetch.nisnDist::11 712808.520708
system.switch_cpus.fetch.nisnDist::12 4086432.068177
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 12.000011999999998
system.switch_cpus.fetch.nisnDist::total 48418034.60759701
system.switch_cpus.fetchStats0.numInsts 128342228.720044
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 2.649260408235
system.switch_cpus.fetchStats0.numBranches 24565407.088855997
system.switch_cpus.fetchStats0.branchRate 0.5069702025060001
system.switch_cpus.fetchStats0.icacheStallCycles 21043514.422111
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 809246.576045
system.switch_cpus.iew.blockCycles 1629670.572142
system.switch_cpus.iew.unblockCycles 5377.115116
system.switch_cpus.iew.dispatchedInsts 138478126.356845
system.switch_cpus.iew.dispSquashedInsts 375875.023776
system.switch_cpus.iew.dispLoadInsts 31096242.828837004
system.switch_cpus.iew.dispStoreInsts 21812083.992708
system.switch_cpus.iew.dispNonSpecInsts 2534.5097349999996
system.switch_cpus.iew.iqFullEvents 2750.0972380000003
system.switch_cpus.iew.lsqFullEvents 2472.84416
system.switch_cpus.iew.memOrderViolationEvents 115865.601112
system.switch_cpus.iew.predictedTakenIncorrect 343779.99633199995
system.switch_cpus.iew.predictedNotTakenIncorrect 458139.932799
system.switch_cpus.iew.PNDLoadViolations 0.0
system.switch_cpus.iew.branchMispredicts 801919.9291310001
system.switch_cpus.iew.instsToCommit 127689895.35368
system.switch_cpus.iew.writebackCount 127355979.130187
system.switch_cpus.iew.producerInst 70873989.500277
system.switch_cpus.iew.consumerInst 124262534.514915
system.switch_cpus.iew.wbRate 2.631204896405
system.switch_cpus.iew.wbFanout 0.5703911815549999
system.switch_cpus.lsq0.forwLoads 1961908.031466
system.switch_cpus.lsq0.squashedLoads 4781065.953751001
system.switch_cpus.lsq0.ignoredResponses 14506.181897999999
system.switch_cpus.lsq0.memOrderViolation 115865.601112
system.switch_cpus.lsq0.squashedStores 3939945.69781
system.switch_cpus.lsq0.rescheduledLoads 1702584.788972
system.switch_cpus.lsq0.blockedByCache 2782.0817440000005
system.switch_cpus.lsq0.loadToUse::samples 26315170.416877
system.switch_cpus.lsq0.loadToUse::mean 4.061302529233
system.switch_cpus.lsq0.loadToUse::stdev 6.498734467205
system.switch_cpus.lsq0.loadToUse::0-9 25635023.805279
system.switch_cpus.lsq0.loadToUse::10-19 527961.334028
system.switch_cpus.lsq0.loadToUse::20-29 93395.75136000001
system.switch_cpus.lsq0.loadToUse::30-39 16065.105231
system.switch_cpus.lsq0.loadToUse::40-49 7586.364275000001
system.switch_cpus.lsq0.loadToUse::50-59 3943.8119350000006
system.switch_cpus.lsq0.loadToUse::60-69 3002.571082
system.switch_cpus.lsq0.loadToUse::70-79 2494.853784
system.switch_cpus.lsq0.loadToUse::80-89 2300.114746
system.switch_cpus.lsq0.loadToUse::90-99 1833.067661
system.switch_cpus.lsq0.loadToUse::100-109 1171.010952
system.switch_cpus.lsq0.loadToUse::110-119 808.56441
system.switch_cpus.lsq0.loadToUse::120-129 828.823268
system.switch_cpus.lsq0.loadToUse::130-139 1009.4255669999999
system.switch_cpus.lsq0.loadToUse::140-149 1297.25223
system.switch_cpus.lsq0.loadToUse::150-159 1224.0460369999998
system.switch_cpus.lsq0.loadToUse::160-169 1718.9961279999998
system.switch_cpus.lsq0.loadToUse::170-179 3519.207454
system.switch_cpus.lsq0.loadToUse::180-189 2007.0874919999997
system.switch_cpus.lsq0.loadToUse::190-199 1309.0288249999999
system.switch_cpus.lsq0.loadToUse::200-209 870.120853
system.switch_cpus.lsq0.loadToUse::210-219 290.88584899999995
system.switch_cpus.lsq0.loadToUse::220-229 109.740348
system.switch_cpus.lsq0.loadToUse::230-239 42.801255000000005
system.switch_cpus.lsq0.loadToUse::240-249 37.906084
system.switch_cpus.lsq0.loadToUse::250-259 39.676925000000004
system.switch_cpus.lsq0.loadToUse::260-269 44.768929
system.switch_cpus.lsq0.loadToUse::270-279 66.102749
system.switch_cpus.lsq0.loadToUse::280-289 62.430114999999994
system.switch_cpus.lsq0.loadToUse::290-299 56.391948
system.switch_cpus.lsq0.loadToUse::overflows 5052.82231
system.switch_cpus.lsq0.loadToUse::min_value 1.000001
system.switch_cpus.lsq0.loadToUse::max_value 788.0639460000001
system.switch_cpus.lsq0.loadToUse::total 26315170.416877
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 24256521588.096
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 24256521588.096
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 24256521588.096
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 24256521588.096
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 24256521588.096
system.switch_cpus.rename.squashCycles 809246.576045
system.switch_cpus.rename.idleCycles 19914723.378039002
system.switch_cpus.rename.blockCycles 1886417.343112
system.switch_cpus.rename.serializeStallCycles 747253.095818
system.switch_cpus.rename.runCycles 23143747.774124
system.switch_cpus.rename.unblockCycles 1916646.4404590002
system.switch_cpus.rename.renamedInsts 143297433.65144998
system.switch_cpus.rename.ROBFullEvents 207.42057000000003
system.switch_cpus.rename.IQFullEvents 1694603.3927639998
system.switch_cpus.rename.LQFullEvents 199.33701600000003
system.switch_cpus.rename.renamedOperands 138374925.580909
system.switch_cpus.rename.lookups 201813605.75826398
system.switch_cpus.rename.intLookups 151728312.152951
system.switch_cpus.rename.vecLookups 802727.531355
system.switch_cpus.rename.vecPredLookups 231091.79709799998
system.switch_cpus.rename.committedMaps 113211762.47421001
system.switch_cpus.rename.undoneMaps 25163126.254577
system.switch_cpus.rename.serializing 63307.417572
system.switch_cpus.rename.tempSerializing 1251.588639
system.switch_cpus.rename.skidInsts 4860001.790775
system.switch_cpus.rob.reads 181344941.866173
system.switch_cpus.rob.writes 279396667.37309605
system.switch_cpus.rob.squashedLoads 5256274.959748999
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 4279169.634381
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000099.628909
system.switch_cpus.thread_0.numOps 115979097.37887
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 117787.39611100001
system.tol2bus.transDist::WritebackDirty 17634.128581000004
system.tol2bus.transDist::WritebackClean 64950.976024999996
system.tol2bus.transDist::CleanEvict 41125.485697000004
system.tol2bus.transDist::UpgradeReq 1507.4856790000001
system.tol2bus.transDist::UpgradeResp 1507.4856790000001
system.tol2bus.transDist::ReadExReq 5920.730375
system.tol2bus.transDist::ReadExResp 5920.730375
system.tol2bus.transDist::ReadCleanReq 66613.848171
system.tol2bus.transDist::ReadSharedReq 51173.54794
system.tol2bus.transDist::InvalidateReq 79.870715
system.tol2bus.transDist::InvalidateResp 79.870715
system.tol2bus.pktCount::total 370051.97233799996
system.tol2bus.pktSize::total 13020855.949376
system.tol2bus.snoops 4249.583725
system.tol2bus.snoopTraffic 181910.840512
system.tol2bus.snoopFanout::samples 128037.31494000001
system.tol2bus.snoopFanout::mean 0.0367263019
system.tol2bus.snoopFanout::stdev 0.18666413261300002
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 123460.643663
system.tol2bus.snoopFanout::1 4576.593457000001
system.tol2bus.snoopFanout::2 0.07782
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0077829999999999
system.tol2bus.snoopFanout::total 128037.31494000001
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 24256521588.096
system.tol2bus.reqLayer0.occupancy 204402464.427507
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 99923618.327451
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 86441670.979526
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 246264.24112299999
system.tol2bus.snoop_filter.hitSingleRequests 120988.848653
system.tol2bus.snoop_filter.hitMultiRequests 4540.303983000001
system.tol2bus.snoop_filter.totSnoops 19.991958
system.tol2bus.snoop_filter.hitSingleSnoops 19.914138
system.tol2bus.snoop_filter.hitMultiSnoops 0.07782
system.voltage_domain.voltage 1.000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.demandMshrHits::switch_cpus.data 0.41638
system.l2.demandMshrHits::total 0.678277
system.l2.overallMshrHits::switch_cpus.data 0.41638
system.l2.overallMshrHits::total 0.678277
system.l2.ReadSharedReq.mshrHits::switch_cpus.data 0.41638
system.l2.ReadSharedReq.mshrHits::total 0.41638
system.l2.tags.ageTaskId_1024::0 2.287541
system.l2.tags.ageTaskId_1024::4 6465.212985
system.l2.demandMshrHits::switch_cpus.inst 0.755073
system.l2.overallMshrHits::switch_cpus.inst 0.755073
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 0.755073
system.l2.ReadCleanReq.mshrHits::total 0.755073
system.switch_cpus.commit.commitNonSpecStalls 10.97262
system.switch_cpus.rename.SQFullEvents 121075.581655
system.switch_cpus.rename.matLookups 0.007782
system.l2.writebacks::writebacks 1334.605218
system.l2.writebacks::total 1334.605218
system.l2.CleanEvict.mshrMisses::writebacks 0.256806
system.l2.CleanEvict.mshrMisses::total 0.256806
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.UpgradeReq.missLatency::switch_cpus.data 1859.898
system.l2.UpgradeReq.missLatency::total 1859.898
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 40.432565218068
system.l2.UpgradeReq.avgMissLatency::total 40.432565218068
system.mem_ctrls.avgPriority_writebacks::samples 1334.605218
system.mem_ctrls.rdPerTurnAround::samples 83.158452
system.mem_ctrls.rdPerTurnAround::mean 0.303446296392
system.mem_ctrls.rdPerTurnAround::gmean 0.222074280312
system.mem_ctrls.rdPerTurnAround::stdev 2.946764594286
system.mem_ctrls.rdPerTurnAround::0-2047 83.15067
system.mem_ctrls.rdPerTurnAround::38912-40959 0.007782
system.mem_ctrls.rdPerTurnAround::total 83.158452
system.mem_ctrls.wrPerTurnAround::samples 83.158452
system.mem_ctrls.wrPerTurnAround::mean 0.124871754078
system.mem_ctrls.wrPerTurnAround::gmean 0.12485109286799999
system.mem_ctrls.wrPerTurnAround::stdev 0.0023653700279999998
system.mem_ctrls.wrPerTurnAround::16 81.16626
system.mem_ctrls.wrPerTurnAround::17 0.28793399999999997
system.mem_ctrls.wrPerTurnAround::18 1.564182
system.mem_ctrls.wrPerTurnAround::19 0.132294
system.mem_ctrls.wrPerTurnAround::20 0.007782
system.mem_ctrls.wrPerTurnAround::total 83.158452
system.mem_ctrls.requestorWriteBytes::writebacks 85400.29056
system.mem_ctrls.requestorWriteRate::writebacks 2243196.5494606146
system.mem_ctrls.requestorWriteAccesses::writebacks 1334.605218
system.mem_ctrls.requestorWriteTotalLat::writebacks 5263698872.5815
system.mem_ctrls.requestorWriteAvgLat::writebacks 30692.30068362
system.mem_ctrls.dram.bytesWritten::writebacks 85414.733952
system.mem_ctrls.dram.bytesWritten::total 85414.733952
system.mem_ctrls.dram.numWrites::writebacks 1334.605218
system.mem_ctrls.dram.numWrites::total 1334.605218
system.mem_ctrls.dram.bwWrite::writebacks 2243575.93041
system.mem_ctrls.dram.bwWrite::total 2243575.93041
system.mem_ctrls.dram.bwTotal::writebacks 2243575.93041
system.membus.transDist::WritebackDirty 1334.605218
system.membus.transDist::CleanEvict 1389.413844
system.mem_ctrls.dram.bytesPerActivate::64-127 691.513281
system.mem_ctrls.dram.bytesPerActivate::128-191 259.660909
system.mem_ctrls.dram.bytesPerActivate::192-255 51.928653000000004
system.mem_ctrls.dram.bytesPerActivate::256-319 22.925922999999997
system.mem_ctrls.dram.bytesPerActivate::320-383 1.23294
system.mem_ctrls.dram.bytesPerActivate::384-447 0.48641500000000004
system.mem_ctrls.dram.bytesPerActivate::512-575 0.48641500000000004
system.mem_ctrls.dram.bytesPerActivate::768-831 0.239827
CPI 0.48512994843224505
