

================================================================
== Vitis HLS Report for 'AES_Encrypt'
================================================================
* Date:           Fri Sep 13 04:05:10 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      173|      173|  1.730 us|  1.730 us|  174|  174|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_AES_Encrypt_Pipeline_VITIS_LOOP_75_1_fu_175                    |AES_Encrypt_Pipeline_VITIS_LOOP_75_1                    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_AES_Encrypt_Pipeline_VITIS_LOOP_90_1_fu_183                    |AES_Encrypt_Pipeline_VITIS_LOOP_90_1                    |       81|       81|  0.810 us|  0.810 us|   81|   81|       no|
        |grp_AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_189    |AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_AES_Encrypt_Pipeline_VITIS_LOOP_75_11_fu_194                   |AES_Encrypt_Pipeline_VITIS_LOOP_75_11                   |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_200  |AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (2.15ns)   --->   "%state = alloca i64 1" [aes.cpp:83]   --->   Operation 22 'alloca' 'state' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%w = alloca i64 1" [aes.cpp:84]   --->   Operation 23 'alloca' 'w' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @AES_Encrypt_Pipeline_VITIS_LOOP_75_1, i8 %state, i32 %w"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @AES_Encrypt_Pipeline_VITIS_LOOP_75_1, i8 %state, i32 %w"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @AES_Encrypt_Pipeline_VITIS_LOOP_90_1, i8 %state, i32 %w"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @AES_Encrypt_Pipeline_VITIS_LOOP_90_1, i8 %state, i32 %w"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2, i8 %state"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2, i8 %state"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 4"   --->   Operation 30 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr i8 %state, i64 0, i64 5"   --->   Operation 31 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [2/2] (2.15ns)   --->   "%state_load_1 = load i4 %state_addr" [aes.cpp:32->aes.cpp:98]   --->   Operation 32 'load' 'state_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 33 [2/2] (2.15ns)   --->   "%state_load_2 = load i4 %state_addr_1" [aes.cpp:29->aes.cpp:98]   --->   Operation 33 'load' 'state_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr i8 %state, i64 0, i64 6"   --->   Operation 34 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr i8 %state, i64 0, i64 7"   --->   Operation 35 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (2.15ns)   --->   "%state_load_1 = load i4 %state_addr" [aes.cpp:32->aes.cpp:98]   --->   Operation 36 'load' 'state_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 37 [1/2] (2.15ns)   --->   "%state_load_2 = load i4 %state_addr_1" [aes.cpp:29->aes.cpp:98]   --->   Operation 37 'load' 'state_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 38 [2/2] (2.15ns)   --->   "%state_load_3 = load i4 %state_addr_2" [aes.cpp:30->aes.cpp:98]   --->   Operation 38 'load' 'state_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 39 [2/2] (2.15ns)   --->   "%state_load_4 = load i4 %state_addr_3" [aes.cpp:31->aes.cpp:98]   --->   Operation 39 'load' 'state_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 40 [1/1] (2.15ns)   --->   "%store_ln32 = store i8 %state_load_1, i4 %state_addr_3" [aes.cpp:32->aes.cpp:98]   --->   Operation 40 'store' 'store_ln32' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr i8 %state, i64 0, i64 8"   --->   Operation 41 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr i8 %state, i64 0, i64 10"   --->   Operation 42 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/2] (2.15ns)   --->   "%state_load_3 = load i4 %state_addr_2" [aes.cpp:30->aes.cpp:98]   --->   Operation 43 'load' 'state_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 44 [1/2] (2.15ns)   --->   "%state_load_4 = load i4 %state_addr_3" [aes.cpp:31->aes.cpp:98]   --->   Operation 44 'load' 'state_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 45 [2/2] (2.15ns)   --->   "%state_load_5 = load i4 %state_addr_4" [aes.cpp:37->aes.cpp:98]   --->   Operation 45 'load' 'state_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 46 [2/2] (2.15ns)   --->   "%state_load_6 = load i4 %state_addr_5" [aes.cpp:36->aes.cpp:98]   --->   Operation 46 'load' 'state_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr i8 %state, i64 0, i64 9"   --->   Operation 47 'getelementptr' 'state_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr i8 %state, i64 0, i64 11"   --->   Operation 48 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/2] (2.15ns)   --->   "%state_load_5 = load i4 %state_addr_4" [aes.cpp:37->aes.cpp:98]   --->   Operation 49 'load' 'state_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 50 [1/2] (2.15ns)   --->   "%state_load_6 = load i4 %state_addr_5" [aes.cpp:36->aes.cpp:98]   --->   Operation 50 'load' 'state_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 51 [2/2] (2.15ns)   --->   "%state_load = load i4 %state_addr_6" [aes.cpp:40->aes.cpp:98]   --->   Operation 51 'load' 'state_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 52 [2/2] (2.15ns)   --->   "%state_load_7 = load i4 %state_addr_7" [aes.cpp:39->aes.cpp:98]   --->   Operation 52 'load' 'state_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr i8 %state, i64 0, i64 12"   --->   Operation 53 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr i8 %state, i64 0, i64 15"   --->   Operation 54 'getelementptr' 'state_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/2] (2.15ns)   --->   "%state_load = load i4 %state_addr_6" [aes.cpp:40->aes.cpp:98]   --->   Operation 55 'load' 'state_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 56 [1/2] (2.15ns)   --->   "%state_load_7 = load i4 %state_addr_7" [aes.cpp:39->aes.cpp:98]   --->   Operation 56 'load' 'state_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 57 [2/2] (2.15ns)   --->   "%state_load_8 = load i4 %state_addr_8" [aes.cpp:47->aes.cpp:98]   --->   Operation 57 'load' 'state_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 58 [2/2] (2.15ns)   --->   "%state_load_9 = load i4 %state_addr_9" [aes.cpp:44->aes.cpp:98]   --->   Operation 58 'load' 'state_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 4.30>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr i8 %state, i64 0, i64 14"   --->   Operation 59 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr i8 %state, i64 0, i64 13"   --->   Operation 60 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/2] (2.15ns)   --->   "%state_load_8 = load i4 %state_addr_8" [aes.cpp:47->aes.cpp:98]   --->   Operation 61 'load' 'state_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 62 [1/2] (2.15ns)   --->   "%state_load_9 = load i4 %state_addr_9" [aes.cpp:44->aes.cpp:98]   --->   Operation 62 'load' 'state_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 63 [2/2] (2.15ns)   --->   "%state_load_10 = load i4 %state_addr_10" [aes.cpp:45->aes.cpp:98]   --->   Operation 63 'load' 'state_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 64 [2/2] (2.15ns)   --->   "%state_load_11 = load i4 %state_addr_11" [aes.cpp:46->aes.cpp:98]   --->   Operation 64 'load' 'state_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 65 [1/1] (2.15ns)   --->   "%store_ln47 = store i8 %state_load_8, i4 %state_addr_11" [aes.cpp:47->aes.cpp:98]   --->   Operation 65 'store' 'store_ln47' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 66 [1/1] (2.15ns)   --->   "%store_ln29 = store i8 %state_load_2, i4 %state_addr" [aes.cpp:29->aes.cpp:98]   --->   Operation 66 'store' 'store_ln29' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 67 [1/1] (2.15ns)   --->   "%store_ln30 = store i8 %state_load_3, i4 %state_addr_1" [aes.cpp:30->aes.cpp:98]   --->   Operation 67 'store' 'store_ln30' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 68 [1/2] (2.15ns)   --->   "%state_load_10 = load i4 %state_addr_10" [aes.cpp:45->aes.cpp:98]   --->   Operation 68 'load' 'state_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 69 [1/2] (2.15ns)   --->   "%state_load_11 = load i4 %state_addr_11" [aes.cpp:46->aes.cpp:98]   --->   Operation 69 'load' 'state_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 70 [1/1] (2.15ns)   --->   "%store_ln31 = store i8 %state_load_4, i4 %state_addr_2" [aes.cpp:31->aes.cpp:98]   --->   Operation 70 'store' 'store_ln31' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 71 [1/1] (2.15ns)   --->   "%store_ln36 = store i8 %state_load_6, i4 %state_addr_4" [aes.cpp:36->aes.cpp:98]   --->   Operation 71 'store' 'store_ln36' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 72 [1/1] (2.15ns)   --->   "%store_ln37 = store i8 %state_load_5, i4 %state_addr_5" [aes.cpp:37->aes.cpp:98]   --->   Operation 72 'store' 'store_ln37' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 73 [1/1] (2.15ns)   --->   "%store_ln39 = store i8 %state_load_7, i4 %state_addr_6" [aes.cpp:39->aes.cpp:98]   --->   Operation 73 'store' 'store_ln39' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 74 [1/1] (2.15ns)   --->   "%store_ln40 = store i8 %state_load, i4 %state_addr_7" [aes.cpp:40->aes.cpp:98]   --->   Operation 74 'store' 'store_ln40' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 75 [1/1] (2.15ns)   --->   "%store_ln44 = store i8 %state_load_9, i4 %state_addr_8" [aes.cpp:44->aes.cpp:98]   --->   Operation 75 'store' 'store_ln44' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 76 [1/1] (2.15ns)   --->   "%store_ln45 = store i8 %state_load_10, i4 %state_addr_9" [aes.cpp:45->aes.cpp:98]   --->   Operation 76 'store' 'store_ln45' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 77 [1/1] (2.15ns)   --->   "%store_ln46 = store i8 %state_load_11, i4 %state_addr_10" [aes.cpp:46->aes.cpp:98]   --->   Operation 77 'store' 'store_ln46' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @AES_Encrypt_Pipeline_VITIS_LOOP_75_11, i8 %state, i32 %w"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @AES_Encrypt_Pipeline_VITIS_LOOP_75_11, i8 %state, i32 %w"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln0 = call void @AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, i8 %state, i8 %output_r"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 81 [1/1] (0.00ns)   --->   "%spectopmodule_ln82 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [aes.cpp:82]   --->   Operation 81 'spectopmodule' 'spectopmodule_ln82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %key"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln0 = call void @AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, i8 %state, i8 %output_r"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [aes.cpp:106]   --->   Operation 89 'ret' 'ret_ln106' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state              (alloca       ) [ 0011111111111111111111]
w                  (alloca       ) [ 0011111111111111111100]
call_ln0           (call         ) [ 0000000000000000000000]
call_ln0           (call         ) [ 0000000000000000000000]
call_ln0           (call         ) [ 0000000000000000000000]
state_addr         (getelementptr) [ 0000000011111100000000]
state_addr_1       (getelementptr) [ 0000000011111100000000]
state_addr_2       (getelementptr) [ 0000000001111110000000]
state_addr_3       (getelementptr) [ 0000000001000000000000]
state_load_1       (load         ) [ 0000000000000000000000]
state_load_2       (load         ) [ 0000000001111100000000]
store_ln32         (store        ) [ 0000000000000000000000]
state_addr_4       (getelementptr) [ 0000000000111110000000]
state_addr_5       (getelementptr) [ 0000000000111111000000]
state_load_3       (load         ) [ 0000000000111100000000]
state_load_4       (load         ) [ 0000000000111110000000]
state_addr_6       (getelementptr) [ 0000000000011111000000]
state_addr_7       (getelementptr) [ 0000000000011111100000]
state_load_5       (load         ) [ 0000000000011111000000]
state_load_6       (load         ) [ 0000000000011110000000]
state_addr_8       (getelementptr) [ 0000000000001111100000]
state_addr_9       (getelementptr) [ 0000000000001111110000]
state_load         (load         ) [ 0000000000001111100000]
state_load_7       (load         ) [ 0000000000001111000000]
state_addr_10      (getelementptr) [ 0000000000000111110000]
state_addr_11      (getelementptr) [ 0000000000000100000000]
state_load_8       (load         ) [ 0000000000000000000000]
state_load_9       (load         ) [ 0000000000000111100000]
store_ln47         (store        ) [ 0000000000000000000000]
store_ln29         (store        ) [ 0000000000000000000000]
store_ln30         (store        ) [ 0000000000000000000000]
state_load_10      (load         ) [ 0000000000000011110000]
state_load_11      (load         ) [ 0000000000000011110000]
store_ln31         (store        ) [ 0000000000000000000000]
store_ln36         (store        ) [ 0000000000000000000000]
store_ln37         (store        ) [ 0000000000000000000000]
store_ln39         (store        ) [ 0000000000000000000000]
store_ln40         (store        ) [ 0000000000000000000000]
store_ln44         (store        ) [ 0000000000000000000000]
store_ln45         (store        ) [ 0000000000000000000000]
store_ln46         (store        ) [ 0000000000000000000000]
call_ln0           (call         ) [ 0000000000000000000000]
spectopmodule_ln82 (spectopmodule) [ 0000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000]
call_ln0           (call         ) [ 0000000000000000000000]
ret_ln106          (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_Encrypt_Pipeline_VITIS_LOOP_75_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_Encrypt_Pipeline_VITIS_LOOP_90_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_Encrypt_Pipeline_VITIS_LOOP_75_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="state_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="w_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="state_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/7 "/>
</bind>
</comp>

<comp id="75" class="1004" name="state_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="4" slack="0"/>
<pin id="88" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
<pin id="90" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load_1/7 state_load_2/7 state_load_3/8 state_load_4/8 store_ln32/8 state_load_5/9 state_load_6/9 state_load/10 state_load_7/10 state_load_8/11 state_load_9/11 state_load_10/12 state_load_11/12 store_ln47/12 store_ln29/13 store_ln30/13 store_ln31/14 store_ln36/14 store_ln37/15 store_ln39/15 store_ln40/16 store_ln44/16 store_ln45/17 store_ln46/17 "/>
</bind>
</comp>

<comp id="93" class="1004" name="state_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="state_addr_3_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="state_addr_4_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/9 "/>
</bind>
</comp>

<comp id="117" class="1004" name="state_addr_5_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_5/9 "/>
</bind>
</comp>

<comp id="126" class="1004" name="state_addr_6_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_6/10 "/>
</bind>
</comp>

<comp id="133" class="1004" name="state_addr_7_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_7/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="state_addr_8_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_8/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="state_addr_9_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_9/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="state_addr_10_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_10/12 "/>
</bind>
</comp>

<comp id="165" class="1004" name="state_addr_11_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_11/12 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_AES_Encrypt_Pipeline_VITIS_LOOP_75_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_AES_Encrypt_Pipeline_VITIS_LOOP_90_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_AES_Encrypt_Pipeline_VITIS_LOOP_75_11_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/18 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="207" class="1005" name="reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="4"/>
<pin id="209" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load_2 state_load_10 "/>
</bind>
</comp>

<comp id="212" class="1005" name="reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="4"/>
<pin id="214" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load_3 state_load_11 "/>
</bind>
</comp>

<comp id="217" class="1005" name="state_addr_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="222" class="1005" name="state_addr_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="1"/>
<pin id="224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="state_addr_2_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="state_addr_3_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="state_addr_4_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="state_addr_5_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_5 "/>
</bind>
</comp>

<comp id="247" class="1005" name="state_load_4_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="5"/>
<pin id="249" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="state_addr_6_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_6 "/>
</bind>
</comp>

<comp id="257" class="1005" name="state_addr_7_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_7 "/>
</bind>
</comp>

<comp id="262" class="1005" name="state_load_5_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="5"/>
<pin id="264" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_5 "/>
</bind>
</comp>

<comp id="267" class="1005" name="state_load_6_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="4"/>
<pin id="269" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load_6 "/>
</bind>
</comp>

<comp id="272" class="1005" name="state_addr_8_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="1"/>
<pin id="274" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_8 "/>
</bind>
</comp>

<comp id="277" class="1005" name="state_addr_9_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_9 "/>
</bind>
</comp>

<comp id="282" class="1005" name="state_load_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="5"/>
<pin id="284" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="287" class="1005" name="state_load_7_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="4"/>
<pin id="289" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load_7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="state_addr_10_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_10 "/>
</bind>
</comp>

<comp id="297" class="1005" name="state_addr_11_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="1"/>
<pin id="299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_11 "/>
</bind>
</comp>

<comp id="302" class="1005" name="state_load_9_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="4"/>
<pin id="304" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="91"><net_src comp="68" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="107"><net_src comp="93" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="108"><net_src comp="100" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="109"><net_src comp="82" pin="7"/><net_sink comp="82" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="124"><net_src comp="110" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="126" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="141"><net_src comp="133" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="156"><net_src comp="142" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="157"><net_src comp="149" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="158" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="174"><net_src comp="82" pin="3"/><net_sink comp="82" pin=4"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="60" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="64" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="82" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="215"><net_src comp="82" pin="7"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="220"><net_src comp="68" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="225"><net_src comp="75" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="230"><net_src comp="93" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="235"><net_src comp="100" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="240"><net_src comp="110" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="245"><net_src comp="117" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="250"><net_src comp="82" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="255"><net_src comp="126" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="260"><net_src comp="133" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="265"><net_src comp="82" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="270"><net_src comp="82" pin="7"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="275"><net_src comp="142" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="280"><net_src comp="149" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="285"><net_src comp="82" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="290"><net_src comp="82" pin="7"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="295"><net_src comp="158" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="300"><net_src comp="165" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="305"><net_src comp="82" pin="7"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="82" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {20 21 }
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		state_load_1 : 1
		state_load_2 : 1
	State 8
		state_load_3 : 1
		state_load_4 : 1
		store_ln32 : 1
	State 9
		state_load_5 : 1
		state_load_6 : 1
	State 10
		state_load : 1
		state_load_7 : 1
	State 11
		state_load_8 : 1
		state_load_9 : 1
	State 12
		state_load_10 : 1
		state_load_11 : 1
		store_ln47 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|
| Operation|                          Functional Unit                          |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |          grp_AES_Encrypt_Pipeline_VITIS_LOOP_75_1_fu_175          | 8.17971 |    79   |   118   |
|          |          grp_AES_Encrypt_Pipeline_VITIS_LOOP_90_1_fu_183          | 10.5356 |   151   |   188   |
|   call   |  grp_AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_189  |    0    |    11   |    78   |
|          |          grp_AES_Encrypt_Pipeline_VITIS_LOOP_75_11_fu_194         | 8.17971 |    79   |   118   |
|          | grp_AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_200 |   1.61  |    19   |   100   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                   |  28.505 |   339   |   602   |
|----------|-------------------------------------------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|state|    0   |   16   |    2   |    0   |
|  w  |    1   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    1   |   16   |    2   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|       reg_207       |    8   |
|       reg_212       |    8   |
|state_addr_10_reg_292|    4   |
|state_addr_11_reg_297|    4   |
| state_addr_1_reg_222|    4   |
| state_addr_2_reg_227|    4   |
| state_addr_3_reg_232|    4   |
| state_addr_4_reg_237|    4   |
| state_addr_5_reg_242|    4   |
| state_addr_6_reg_252|    4   |
| state_addr_7_reg_257|    4   |
| state_addr_8_reg_272|    4   |
| state_addr_9_reg_277|    4   |
|  state_addr_reg_217 |    4   |
| state_load_4_reg_247|    8   |
| state_load_5_reg_262|    8   |
| state_load_6_reg_267|    8   |
| state_load_7_reg_287|    8   |
| state_load_9_reg_302|    8   |
|  state_load_reg_282 |    8   |
+---------------------+--------+
|        Total        |   112  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |  12  |   4  |   48   ||    49   |
| grp_access_fu_82 |  p1  |   5  |   8  |   40   ||    21   |
| grp_access_fu_82 |  p2  |  12  |   0  |    0   ||    49   |
| grp_access_fu_82 |  p4  |   5  |   4  |   20   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   108  || 7.28314 ||   140   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   28   |   339  |   602  |    -   |
|   Memory  |    1   |    -   |   16   |    2   |    0   |
|Multiplexer|    -   |    7   |    -   |   140  |    -   |
|  Register |    -   |    -   |   112  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   35   |   467  |   744  |    0   |
+-----------+--------+--------+--------+--------+--------+
