,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/zeroasiccorp/ebrick-demo.git,2024-03-19 06:37:20+00:00,Demo: how to create a custom EBRICK,0,zeroasiccorp/ebrick-demo,774216308,SystemVerilog,ebrick-demo,5095,10,2024-04-01 17:37:55+00:00,[],https://api.github.com/licenses/apache-2.0
1,https://github.com/cmu-snap/BBQ.git,2024-04-03 06:39:32+00:00,"Artifacts for the ""BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling"" paper that appears in NSDI '24.",1,cmu-snap/BBQ,781315728,SystemVerilog,BBQ,81,7,2024-04-11 20:13:34+00:00,[],https://api.github.com/licenses/bsd-3-clause-clear
2,https://github.com/junjie-meng/MCU-Design.git,2024-03-12 00:39:36+00:00,,0,junjie-meng/MCU-Design,770675098,SystemVerilog,MCU-Design,1128,5,2024-04-06 12:38:45+00:00,[],None
3,https://github.com/pulp-platform/dram_rtl_sim.git,2024-03-19 14:05:31+00:00,,1,pulp-platform/dram_rtl_sim,774413327,SystemVerilog,dram_rtl_sim,34,5,2024-04-07 09:51:13+00:00,[],
4,https://github.com/cp024s/APB-UVM.git,2024-03-21 14:02:39+00:00,APB verification based on Universal verification Method,0,cp024s/APB-UVM,775499561,SystemVerilog,APB-UVM,17,2,2024-03-30 17:02:47+00:00,"['apb', 'protocol', 'uvm-verification']",https://api.github.com/licenses/mit
5,https://github.com/dsheffie/wasmcore.git,2024-03-29 16:52:24+00:00,,0,dsheffie/wasmcore,779360558,SystemVerilog,wasmcore,5739,2,2024-04-02 19:47:24+00:00,[],None
6,https://github.com/RndMnkIII/Analogizer-Pocket-Alpha-Mission.git,2024-03-12 18:25:15+00:00,Added support for Analogizer adapter,0,RndMnkIII/Analogizer-Pocket-Alpha-Mission,771126922,SystemVerilog,Analogizer-Pocket-Alpha-Mission,14358,2,2024-03-13 22:59:18+00:00,[],https://api.github.com/licenses/gpl-3.0
7,https://github.com/DatNguyen97-VN/cellrv32.git,2024-03-07 01:24:40+00:00,":milky_way: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in SystemVerilog. Stage 1, the purpose is to learn how to design a risc-v processor with basic peripherals and the RISC-V instruction set architecture for amatuer.",0,DatNguyen97-VN/cellrv32,768383632,SystemVerilog,cellrv32,8114,2,2024-03-23 14:09:58+00:00,"['microcontroller', 'risc-v', 'soc', 'system-on-chip', 'systemverilog']",None
8,https://github.com/eman465/labs_sv.git,2024-03-11 17:45:22+00:00,,0,eman465/labs_sv,770525198,SystemVerilog,labs_sv,11,2,2024-03-18 17:07:57+00:00,[],None
9,https://github.com/nananapo/bluecore.git,2024-04-09 06:45:36+00:00,,0,nananapo/bluecore,784084441,SystemVerilog,bluecore,88,2,2024-04-13 00:13:40+00:00,[],None
10,https://github.com/henry27030/141L-Mips-Project.git,2024-03-17 04:07:34+00:00,,0,henry27030/141L-Mips-Project,773221689,SystemVerilog,141L-Mips-Project,19,1,2024-03-17 17:49:25+00:00,[],None
11,https://github.com/Shankeydev/AMBA_AXI_DV.git,2024-04-04 08:29:35+00:00,Hardware design and verification projects by me,0,Shankeydev/AMBA_AXI_DV,781888532,SystemVerilog,AMBA_AXI_DV,12,1,2024-04-04 10:08:15+00:00,[],None
12,https://github.com/intelligent-logics/hardware.git,2024-03-21 16:16:21+00:00,,0,intelligent-logics/hardware,775566005,SystemVerilog,hardware,211898,1,2024-04-09 23:29:18+00:00,[],None
13,https://github.com/adamwalker/fpga-hashmap.git,2024-03-29 09:37:51+00:00,An on-chip RAM based FPGA hashmap,0,adamwalker/fpga-hashmap,779208748,SystemVerilog,fpga-hashmap,41,1,2024-03-29 11:30:55+00:00,[],https://api.github.com/licenses/agpl-3.0
14,https://github.com/gmlarumbe/tree-sitter-systemverilog.git,2024-03-26 18:16:55+00:00,Rewrite of tree-sitter-verilog,0,gmlarumbe/tree-sitter-systemverilog,777907813,SystemVerilog,tree-sitter-systemverilog,18814,1,2024-04-01 03:24:33+00:00,[],None
15,https://github.com/robfinch/nPower.git,2024-03-13 19:04:54+00:00,Core similar to PowerPC 32,0,robfinch/nPower,771688838,SystemVerilog,nPower,887,1,2024-03-18 19:29:54+00:00,[],None
16,https://github.com/xiachunqiudong/Xia.git,2024-03-15 12:36:42+00:00,Xia is a out of order CPU.,0,xiachunqiudong/Xia,772558146,SystemVerilog,Xia,5,1,2024-03-19 10:17:40+00:00,[],None
17,https://github.com/kzz1031/Architect2024.git,2024-03-10 13:40:51+00:00,,0,kzz1031/Architect2024,769938272,SystemVerilog,Architect2024,36,1,2024-03-10 13:50:51+00:00,[],None
18,https://github.com/kons-9/collision_avoidance_hdl.git,2024-03-11 09:01:54+00:00,,0,kons-9/collision_avoidance_hdl,770269836,SystemVerilog,collision_avoidance_hdl,7,1,2024-03-21 05:48:11+00:00,[],None
19,https://github.com/Outfox001/APB.git,2024-03-08 08:58:31+00:00,Functional TB for APB Protocol,0,Outfox001/APB,769057842,SystemVerilog,APB,42,1,2024-03-08 09:10:07+00:00,[],None
20,https://github.com/lalitprasadperi/AXI_NOC.git,2024-03-23 02:12:48+00:00,Senior Project for [ECE5545]: AXI NOC with Embedded ECC and HARQ,0,lalitprasadperi/AXI_NOC,776253478,SystemVerilog,AXI_NOC,55,1,2024-03-31 03:20:10+00:00,[],None
21,https://github.com/Basavakirana/AHB2APB-Bridge-Verification.git,2024-03-10 13:42:12+00:00,Verification of AHB to APB Bridge using UVM,0,Basavakirana/AHB2APB-Bridge-Verification,769938680,SystemVerilog,AHB2APB-Bridge-Verification,2450,1,2024-03-12 13:17:46+00:00,[],None
22,https://github.com/quantiumv/core.git,2024-03-29 17:45:45+00:00,Core for QuantiumV - A RISC-V SoC collab work.,0,quantiumv/core,779379200,SystemVerilog,core,69,1,2024-03-29 17:50:12+00:00,[],https://api.github.com/licenses/mit
23,https://github.com/Kareem-Yahia/SPI_Full_UVM_With_2_Envs-Assertion_Based.git,2024-04-09 13:27:57+00:00,,0,Kareem-Yahia/SPI_Full_UVM_With_2_Envs-Assertion_Based,784246278,SystemVerilog,SPI_Full_UVM_With_2_Envs-Assertion_Based,6239,1,2024-04-09 18:35:08+00:00,[],None
24,https://github.com/Kareem-Yahia/UART_Tx-RTL-TB.git,2024-04-09 12:48:32+00:00,,0,Kareem-Yahia/UART_Tx-RTL-TB,784228756,SystemVerilog,UART_Tx-RTL-TB,778,1,2024-04-09 15:00:34+00:00,[],None
25,https://github.com/des-cei/cgra_gen.git,2024-03-13 09:31:20+00:00,Elastic Coarse-Grained Reconfigurable Architecture Generator,0,des-cei/cgra_gen,771428644,SystemVerilog,cgra_gen,22,1,2024-04-11 09:49:03+00:00,['reconfigurable-computing'],
26,https://github.com/pjclet/Superscalar-Out-of-Order-RISC-V-Execution.git,2024-03-21 22:46:06+00:00,,0,pjclet/Superscalar-Out-of-Order-RISC-V-Execution,775713978,SystemVerilog,Superscalar-Out-of-Order-RISC-V-Execution,1822,1,2024-03-21 23:00:49+00:00,[],None
27,https://github.com/ayaahmed20018414/System-Verilog-verification-Environment-for-ALU-Project.git,2024-03-19 19:32:58+00:00,,0,ayaahmed20018414/System-Verilog-verification-Environment-for-ALU-Project,774572036,SystemVerilog,System-Verilog-verification-Environment-for-ALU-Project,1191,1,2024-03-19 21:12:50+00:00,[],https://api.github.com/licenses/mit
28,https://github.com/Bluju/DigitalCombinationLock.git,2024-03-21 17:37:26+00:00,Digital Combination Lock for ECE 27001 Digital Systems Final Project.,0,Bluju/DigitalCombinationLock,775603652,SystemVerilog,DigitalCombinationLock,2,1,2024-03-21 21:56:21+00:00,[],None
29,https://github.com/Tony27stark022002/All_Verilog_projects.git,2024-03-08 13:06:35+00:00,You can find all the verilog related designs and code here.,0,Tony27stark022002/All_Verilog_projects,769154787,SystemVerilog,All_Verilog_projects,7,1,2024-03-10 06:08:57+00:00,[],https://api.github.com/licenses/unlicense
30,https://github.com/Jvlachos/SFIFO.git,2024-04-07 22:55:17+00:00,SFIFO in System Verilog ,0,Jvlachos/SFIFO,783451454,SystemVerilog,SFIFO,3,1,2024-04-11 08:13:01+00:00,[],None
31,https://github.com/out-of-order55/DCache.git,2024-04-11 05:55:36+00:00,,0,out-of-order55/DCache,785064600,SystemVerilog,DCache,4687,1,2024-04-11 05:57:12+00:00,[],None
32,https://github.com/sifferman/ternary_matmul.git,2024-04-11 20:24:21+00:00,,0,sifferman/ternary_matmul,785402227,SystemVerilog,ternary_matmul,6,1,2024-04-12 04:41:16+00:00,[],None
33,https://github.com/robfinch/rf80386.git,2024-03-18 03:53:28+00:00,8088 / 80386 similar cores,0,robfinch/rf80386,773603398,SystemVerilog,rf80386,91,1,2024-03-18 19:32:36+00:00,[],None
34,https://github.com/yuliou/IDC.git,2024-04-04 07:48:17+00:00,,0,yuliou/IDC,781872406,SystemVerilog,IDC,12,1,2024-04-04 08:34:41+00:00,[],None
35,https://github.com/hkzlab/supercar_larson_scanner.git,2024-03-20 07:48:53+00:00,A simple SMD Larson Scanner board made out of 74' logic,0,hkzlab/supercar_larson_scanner,774796583,SystemVerilog,supercar_larson_scanner,5041,1,2024-03-26 16:06:46+00:00,"['blinkenlights', 'kicad', 'kitt', 'knightrider', 'larsonscanner', 'pcb']",None
36,https://github.com/boboloiono/Digital-System-Design-Synthesis.git,2024-03-10 07:45:34+00:00,A ECE course where I've taken in UW-Madison. Introduction to the use of HDL and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse.,0,boboloiono/Digital-System-Design-Synthesis,769837745,SystemVerilog,Digital-System-Design-Synthesis,572592,1,2024-03-12 09:09:28+00:00,[],None
37,https://github.com/lcsaszar01/UAV_risc_V.git,2024-03-20 14:37:29+00:00,,0,lcsaszar01/UAV_risc_V,774973833,SystemVerilog,UAV_risc_V,27,1,2024-03-31 03:43:45+00:00,[],https://api.github.com/licenses/unlicense
38,https://github.com/FreitasFPGASolutions/aurora.git,2024-03-05 04:26:29+00:00,,0,FreitasFPGASolutions/aurora,767317765,SystemVerilog,aurora,16,1,2024-03-06 20:06:00+00:00,[],None
39,https://github.com/Kareem-Yahia/FIFO_RTL_SV-TB_Class-based-Low-level-Assertions.git,2024-04-09 12:14:46+00:00,,0,Kareem-Yahia/FIFO_RTL_SV-TB_Class-based-Low-level-Assertions,784214296,SystemVerilog,FIFO_RTL_SV-TB_Class-based-Low-level-Assertions,241,1,2024-04-09 14:59:56+00:00,[],None
40,https://github.com/ayaahmed20018414/UVM-Environment-for-ALU-Design-1.git,2024-03-18 22:40:19+00:00,,0,ayaahmed20018414/UVM-Environment-for-ALU-Design-1,774075338,SystemVerilog,UVM-Environment-for-ALU-Design-1,21,1,2024-03-19 04:20:28+00:00,[],None
41,https://github.com/RomanVernin/streebog.git,2024-03-29 07:25:25+00:00,streebog hash GOST 34.11-2012,0,RomanVernin/streebog,779165003,SystemVerilog,streebog,42,1,2024-04-02 15:31:59+00:00,[],None
42,https://github.com/TayybaShafiq/Lab2.git,2024-03-05 05:14:58+00:00,,0,TayybaShafiq/Lab2,767331818,SystemVerilog,Lab2,36,0,2024-03-05 05:15:39+00:00,[],None
43,https://github.com/rabbitrace/UART_IIC.git,2024-03-05 09:57:56+00:00,,0,rabbitrace/UART_IIC,767443968,SystemVerilog,UART_IIC,7,0,2024-03-05 10:00:29+00:00,[],None
44,https://github.com/danbaws/lab3.git,2024-03-06 07:57:49+00:00,,0,danbaws/lab3,767957326,SystemVerilog,lab3,4,0,2024-03-06 07:58:04+00:00,[],None
45,https://github.com/rohith2h2/Asynchronous-FIFO-design.git,2024-03-10 19:50:44+00:00,,0,rohith2h2/Asynchronous-FIFO-design,770056620,SystemVerilog,Asynchronous-FIFO-design,9,0,2024-03-10 19:51:30+00:00,[],None
46,https://github.com/Sukhithaaithal/uvm_example.git,2024-03-12 16:46:22+00:00,,0,Sukhithaaithal/uvm_example,771079834,SystemVerilog,uvm_example,5,0,2024-03-12 16:49:31+00:00,[],None
47,https://github.com/Susheelaaa/Systemverilog_oops.git,2024-03-05 12:09:01+00:00,,0,Susheelaaa/Systemverilog_oops,767501639,SystemVerilog,Systemverilog_oops,12,0,2024-03-05 15:34:53+00:00,[],None
48,https://github.com/sorukohi/uart-interface.git,2024-03-14 14:24:14+00:00,,0,sorukohi/uart-interface,772094346,SystemVerilog,uart-interface,7,0,2024-03-14 14:30:04+00:00,[],None
49,https://github.com/Akhilesh2709/Edge_Detector.git,2024-03-18 16:42:25+00:00,Edge Detector Design in verilog with complete system verilog tb architecture,0,Akhilesh2709/Edge_Detector,773931239,SystemVerilog,Edge_Detector,19,0,2024-03-18 16:46:19+00:00,[],None
50,https://github.com/saira-ijaz/lab_6.git,2024-03-19 04:08:08+00:00,,0,saira-ijaz/lab_6,774168916,SystemVerilog,lab_6,15746,0,2024-03-19 04:11:39+00:00,[],None
51,https://github.com/robfinch/rf6809.git,2024-03-20 01:56:25+00:00,6809 similar core 8/12 bits,0,robfinch/rf6809,774690093,SystemVerilog,rf6809,8425,0,2024-03-20 01:56:38+00:00,[],None
52,https://github.com/jays-01/FIR.git,2024-03-23 09:48:34+00:00,,0,jays-01/FIR,776363497,SystemVerilog,FIR,228,0,2024-03-23 10:07:09+00:00,[],None
53,https://github.com/DevPro13/RISC-V-Complete-Multicycle-Processor-Design.git,2024-03-15 14:13:44+00:00,,0,DevPro13/RISC-V-Complete-Multicycle-Processor-Design,772601004,SystemVerilog,RISC-V-Complete-Multicycle-Processor-Design,14491,0,2024-03-24 08:00:35+00:00,[],None
54,https://github.com/Arunvaishnav7435/mailbox.git,2024-03-25 05:47:31+00:00,,0,Arunvaishnav7435/mailbox,777062016,SystemVerilog,mailbox,3,0,2024-03-25 05:48:25+00:00,[],None
55,https://github.com/tamu-seth-lab-soc/llm_assertions.git,2024-03-22 03:43:02+00:00,,0,tamu-seth-lab-soc/llm_assertions,775793135,SystemVerilog,llm_assertions,11,0,2024-03-22 19:16:50+00:00,[],None
56,https://github.com/gunnchOS3k/eg3573_lab2_6443.git,2024-03-26 16:19:38+00:00,,0,gunnchOS3k/eg3573_lab2_6443,777855711,SystemVerilog,eg3573_lab2_6443,6494,0,2024-03-26 16:19:45+00:00,[],None
57,https://github.com/Rakesh5173/Finite-State-Machine.git,2024-03-31 04:09:28+00:00,,0,Rakesh5173/Finite-State-Machine,779889854,SystemVerilog,Finite-State-Machine,2,0,2024-03-31 04:12:20+00:00,[],None
58,https://github.com/marcelofaleiro/uvm_example.git,2024-04-07 13:00:47+00:00,,0,marcelofaleiro/uvm_example,783280127,SystemVerilog,uvm_example,0,0,2024-04-07 13:06:39+00:00,[],None
59,https://github.com/d4ma/ELEX7660-Snake_Game.git,2024-03-05 21:41:45+00:00,Snake game for the ELEX 7660 class,0,d4ma/ELEX7660-Snake_Game,767770071,SystemVerilog,ELEX7660-Snake_Game,108508,0,2024-03-05 21:53:54+00:00,[],None
60,https://github.com/PENGLAI-ZGC-TEE/TLROT.git,2024-03-07 01:49:03+00:00,,0,PENGLAI-ZGC-TEE/TLROT,768390213,SystemVerilog,TLROT,1123,0,2024-03-07 02:37:57+00:00,[],None
61,https://github.com/huynguyendinhhcmut/lab1_ex4.git,2024-03-23 13:19:47+00:00,,0,huynguyendinhhcmut/lab1_ex4,776423392,SystemVerilog,lab1_ex4,6,0,2024-03-23 13:20:36+00:00,[],None
62,https://github.com/fqw1727252209/sha-256.git,2024-04-07 02:01:04+00:00,ucsd ece111 project3,0,fqw1727252209/sha-256,783121181,SystemVerilog,sha-256,42,0,2024-04-09 13:07:23+00:00,[],None
63,https://github.com/nikosbrozos/computer_arch.git,2024-04-10 17:42:21+00:00,Computer architecture lab for uni,0,nikosbrozos/computer_arch,784858851,SystemVerilog,computer_arch,19,0,2024-04-10 18:07:55+00:00,[],None
64,https://github.com/mogahed22/examples_using_systemVerilog.git,2024-04-11 11:31:32+00:00,,0,mogahed22/examples_using_systemVerilog,785188443,SystemVerilog,examples_using_systemVerilog,4,0,2024-04-11 11:32:10+00:00,[],None
65,https://github.com/arhamhashmi01/rv32i-sv.git,2024-04-10 05:54:06+00:00,This repository contain the implementation of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on System Verilog,0,arhamhashmi01/rv32i-sv,784575429,SystemVerilog,rv32i-sv,5,0,2024-04-10 06:01:52+00:00,"['5-stage-pipeline', '5-stage-pipelined-processor', 'hardware-designs', 'microprocessor', 'systemverilog', 'systemverilog-hdl']",None
66,https://github.com/sumanthbs17/UVM_RAL_PROJECT_TEAM_3.git,2024-04-10 11:42:54+00:00,,0,sumanthbs17/UVM_RAL_PROJECT_TEAM_3,784703387,SystemVerilog,UVM_RAL_PROJECT_TEAM_3,12,0,2024-04-10 11:46:07+00:00,[],None
67,https://github.com/BGull00/dvs-camera-ravens-interface.git,2024-03-27 15:55:10+00:00,This repository is dedicated to the hardware design of an interface between iniVation AER DVS (event based) cameras and the RAVENS neuromorphic processor.,0,BGull00/dvs-camera-ravens-interface,778376700,SystemVerilog,dvs-camera-ravens-interface,11,0,2024-04-05 21:03:03+00:00,[],None
68,https://github.com/alkaev/Circuit_stack.git,2024-04-12 19:21:50+00:00,,0,alkaev/Circuit_stack,785858266,SystemVerilog,Circuit_stack,1357,0,2024-04-12 19:30:05+00:00,[],None
69,https://github.com/awongng/PE.git,2024-04-05 08:19:55+00:00,,0,awongng/PE,782400520,SystemVerilog,PE,179,0,2024-04-05 14:11:14+00:00,[],None
70,https://github.com/MasterPlayer/axi_memory_writer_intr.git,2024-04-06 13:44:46+00:00,Component for writing to DDR memory over AXI interface from AXI-Stream to AXI full with support interrupts,0,MasterPlayer/axi_memory_writer_intr,782943116,SystemVerilog,axi_memory_writer_intr,47,0,2024-04-07 16:12:07+00:00,[],https://api.github.com/licenses/mit
71,https://github.com/Gavino117/Lab3.git,2024-04-05 19:04:48+00:00,lab 3,0,Gavino117/Lab3,782666522,SystemVerilog,Lab3,23,0,2024-04-05 19:07:25+00:00,[],None
72,https://github.com/minhdok20/MITO-CNN-Accelerator.git,2024-03-07 13:57:13+00:00,,0,minhdok20/MITO-CNN-Accelerator,768660907,SystemVerilog,MITO-CNN-Accelerator,358,0,2024-03-07 15:02:57+00:00,[],None
73,https://github.com/parvathy10/oops-sv.git,2024-03-06 12:04:27+00:00,,0,parvathy10/oops-sv,768064599,SystemVerilog,oops-sv,2,0,2024-03-06 12:05:54+00:00,[],None
74,https://github.com/Navneet-Singh20/MUX_2x1_SV.git,2024-03-10 14:20:28+00:00,I have designed 2x1 Mux and verified with SV also added coverage and assertions. ,0,Navneet-Singh20/MUX_2x1_SV,769951359,SystemVerilog,MUX_2x1_SV,165,0,2024-03-10 14:27:11+00:00,[],None
75,https://github.com/Arunvaishnav7435/associative_array_methods.git,2024-03-09 17:35:56+00:00,,0,Arunvaishnav7435/associative_array_methods,769658224,SystemVerilog,associative_array_methods,3,0,2024-03-09 17:37:40+00:00,[],None
76,https://github.com/Josse-classroom-test/combinatorial.git,2024-03-06 13:02:42+00:00,,0,Josse-classroom-test/combinatorial,768090840,SystemVerilog,combinatorial,389,0,2024-03-11 13:47:28+00:00,[],None
77,https://github.com/Hammad1341/DSD-Lab-6.git,2024-03-18 18:50:54+00:00,,0,Hammad1341/DSD-Lab-6,773991612,SystemVerilog,DSD-Lab-6,319,0,2024-03-18 18:52:49+00:00,[],None
78,https://github.com/cvsr2002/8088-bus-functional-model.git,2024-03-10 03:55:58+00:00,"Synthesizable bus functional model of 8088 using FSM modeling, interfaces and System Verilog IP",2,cvsr2002/8088-bus-functional-model,769788137,SystemVerilog,8088-bus-functional-model,35,0,2024-03-10 08:20:44+00:00,[],None
79,https://github.com/tobiasrxfx/single-cycle-riscv.git,2024-03-21 14:02:24+00:00,This repository contains the project of a single cycle risc-v processor. The RTL design is done using SystemVerilog.,0,tobiasrxfx/single-cycle-riscv,775499452,SystemVerilog,single-cycle-riscv,8125,0,2024-03-21 14:47:48+00:00,[],None
80,https://github.com/GanniAkash/riscv-core.git,2024-03-17 19:55:51+00:00,,0,GanniAkash/riscv-core,773490816,SystemVerilog,riscv-core,22,0,2024-03-17 20:12:13+00:00,[],None
81,https://github.com/DatNguyen97-VN/github-beginer.git,2024-03-06 08:32:07+00:00,,0,DatNguyen97-VN/github-beginer,767971287,SystemVerilog,github-beginer,3976,0,2024-03-06 14:43:41+00:00,[],None
82,https://github.com/Alerodcas/Tarea2_TallerDigital.git,2024-03-21 18:13:11+00:00,,0,Alerodcas/Tarea2_TallerDigital,775618676,SystemVerilog,Tarea2_TallerDigital,59523,0,2024-03-22 19:59:30+00:00,[],None
83,https://github.com/JPflat/vga_controller.git,2024-03-25 14:48:40+00:00,,0,JPflat/vga_controller,777277529,SystemVerilog,vga_controller,12,0,2024-03-25 14:51:50+00:00,[],None
84,https://github.com/JiangShitong/axi_master.git,2024-03-27 18:07:52+00:00,,0,JiangShitong/axi_master,778435684,SystemVerilog,axi_master,16,0,2024-03-27 18:08:34+00:00,[],None
85,https://github.com/manxoh/uvm_book_examples.git,2024-03-13 21:40:50+00:00,A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition Book examples,0,manxoh/uvm_book_examples,771743172,SystemVerilog,uvm_book_examples,192,0,2024-03-13 21:45:17+00:00,[],None
86,https://github.com/huynguyendinhhcmut/lab2_ex1.git,2024-03-29 06:30:50+00:00,,0,huynguyendinhhcmut/lab2_ex1,779148187,SystemVerilog,lab2_ex1,4,0,2024-03-29 06:31:20+00:00,[],None
87,https://github.com/Hunder21/source.git,2024-03-28 16:45:10+00:00,,0,Hunder21/source,778910555,SystemVerilog,source,2,0,2024-03-29 07:09:06+00:00,[],None
88,https://github.com/eugenecc1/FPGA-SystemVerilog.git,2024-03-30 21:48:29+00:00,,0,eugenecc1/FPGA-SystemVerilog,779821540,SystemVerilog,FPGA-SystemVerilog,114,0,2024-03-30 21:51:16+00:00,[],None
89,https://github.com/MaZirui2001/cache-sim.git,2024-04-02 02:34:27+00:00,A simulation for cache design,0,MaZirui2001/cache-sim,780710992,SystemVerilog,cache-sim,4,0,2024-04-02 06:26:13+00:00,[],None
90,https://github.com/MrHeatcliff/Bound-Flasher.git,2024-03-14 23:37:46+00:00,This repo is a Bound Flasher module in VLSI laboratory course in HCMUT,0,MrHeatcliff/Bound-Flasher,772304968,SystemVerilog,Bound-Flasher,18,0,2024-03-17 06:42:32+00:00,[],None
91,https://github.com/TayybaShafiq/Lab8.git,2024-04-01 19:18:22+00:00,,0,TayybaShafiq/Lab8,780582143,SystemVerilog,Lab8,320,0,2024-04-01 19:19:33+00:00,[],None
92,https://github.com/hausdinge/raym-fpga.git,2024-03-29 18:27:05+00:00,,0,hausdinge/raym-fpga,779393822,SystemVerilog,raym-fpga,127,0,2024-03-29 18:49:04+00:00,[],None
93,https://github.com/TUBTUB34/DIGIProject.git,2024-04-02 15:19:19+00:00,LED matrix with FPGA,0,TUBTUB34/DIGIProject,781006996,SystemVerilog,DIGIProject,21790,0,2024-04-02 15:24:04+00:00,[],None
94,https://github.com/David-Zaragoza/Simplified_Microprocessor.git,2024-03-30 01:27:18+00:00,,0,David-Zaragoza/Simplified_Microprocessor,779497762,SystemVerilog,Simplified_Microprocessor,13,0,2024-04-04 23:49:24+00:00,[],None
95,https://github.com/a-zinoch/eth_mac_10-100-1GB.git,2024-04-04 22:35:34+00:00,,0,a-zinoch/eth_mac_10-100-1GB,782235799,SystemVerilog,eth_mac_10-100-1GB,103,0,2024-04-04 22:38:51+00:00,[],None
96,https://github.com/Dvir1992/100daysofRTL.git,2024-03-21 18:26:18+00:00,highly practical RTL design project which helps developing a strong understanding of RTL design concepts and techniques ,0,Dvir1992/100daysofRTL,775624289,SystemVerilog,100daysofRTL,182,0,2024-03-21 18:34:18+00:00,[],None
97,https://github.com/SkywallkerYL/UvmVeriTemplate.git,2024-04-07 12:04:35+00:00,不知道从哪找来的模板，改了一下，先放这里了,0,SkywallkerYL/UvmVeriTemplate,783264208,SystemVerilog,UvmVeriTemplate,20,0,2024-04-07 12:12:04+00:00,[],None
98,https://github.com/atfox272/BoundFlasher.git,2024-03-31 16:42:15+00:00,Implement a 16-bits LEDs system,0,atfox272/BoundFlasher,780080347,SystemVerilog,BoundFlasher,1120,0,2024-04-01 08:06:45+00:00,[],None
99,https://github.com/2024-Spring-SoC/lab1.git,2024-03-15 06:39:51+00:00,Lab1. Environment Setup,0,2024-Spring-SoC/lab1,772418880,SystemVerilog,lab1,2,0,2024-04-09 04:25:50+00:00,[],None
100,https://github.com/tanishshah07/system-Verilog-basics.git,2024-03-29 06:50:33+00:00,,0,tanishshah07/system-Verilog-basics,779154171,SystemVerilog,system-Verilog-basics,669,0,2024-03-29 06:55:42+00:00,[],None
101,https://github.com/Mark-Chen0220/DCS.git,2024-03-09 09:19:43+00:00,For DCS Labs & HWs,0,Mark-Chen0220/DCS,769507096,SystemVerilog,DCS,18,0,2024-03-09 09:22:05+00:00,[],None
102,https://github.com/anniexiang01/FinalDAV.git,2024-04-03 23:23:47+00:00,,0,anniexiang01/FinalDAV,781726712,SystemVerilog,FinalDAV,14,0,2024-04-03 23:27:50+00:00,[],None
103,https://github.com/4teven/VLSI-design.git,2024-04-10 18:09:43+00:00,,0,4teven/VLSI-design,784869617,SystemVerilog,VLSI-design,834,0,2024-04-10 18:12:01+00:00,[],None
104,https://github.com/itsubaidrehman/D_FF.git,2024-04-11 13:17:00+00:00,Design & Verification of D flip flop,0,itsubaidrehman/D_FF,785230376,SystemVerilog,D_FF,3,0,2024-04-11 13:22:02+00:00,[],None
105,https://github.com/kiaraaguilera/ECE366-Project-C.git,2024-04-10 00:41:02+00:00,,0,kiaraaguilera/ECE366-Project-C,784494383,SystemVerilog,ECE366-Project-C,20,0,2024-04-10 00:51:32+00:00,[],None
106,https://github.com/Ramsensei/RISKVunicycle.git,2024-03-30 00:39:51+00:00,,0,Ramsensei/RISKVunicycle,779489183,SystemVerilog,RISKVunicycle,365,0,2024-04-04 22:56:46+00:00,[],None
107,https://github.com/MohitRawat123/100-_days_of_rtl.git,2024-03-14 17:21:27+00:00,,0,MohitRawat123/100-_days_of_rtl,772177742,SystemVerilog,100-_days_of_rtl,53,0,2024-03-14 17:24:24+00:00,[],None
108,https://github.com/rowannaguib/UVM_ALU.git,2024-04-05 21:23:14+00:00,,0,rowannaguib/UVM_ALU,782710218,SystemVerilog,UVM_ALU,525,0,2024-04-05 21:29:05+00:00,[],None
109,https://github.com/Susheelaaa/Inter_process_communication.git,2024-03-05 16:47:39+00:00,,0,Susheelaaa/Inter_process_communication,767639469,SystemVerilog,Inter_process_communication,5,0,2024-03-05 17:28:02+00:00,[],None
110,https://github.com/anikate-kaw/jelly_bean_basic.git,2024-03-05 20:43:28+00:00,,0,anikate-kaw/jelly_bean_basic,767749713,SystemVerilog,jelly_bean_basic,13,0,2024-03-05 20:44:26+00:00,[],None
111,https://github.com/MKamranManzoor/PROJECT4.1.git,2024-03-05 05:37:11+00:00,,0,MKamranManzoor/PROJECT4.1,767338965,SystemVerilog,PROJECT4.1,630,0,2024-03-05 05:39:19+00:00,[],None
112,https://github.com/MKamranManzoor/PROJECT5.1.git,2024-03-05 05:39:52+00:00,,0,MKamranManzoor/PROJECT5.1,767339756,SystemVerilog,PROJECT5.1,1117,0,2024-03-05 05:41:58+00:00,[],None
113,https://github.com/sanskar0708/git_with_utkarsh.git,2024-03-08 17:06:19+00:00,utkarsh loda merko git sikhayega,0,sanskar0708/git_with_utkarsh,769257762,SystemVerilog,git_with_utkarsh,9,0,2024-03-08 18:12:41+00:00,[],None
114,https://github.com/fergus-xu/Drum-Machine.git,2024-03-08 02:12:57+00:00,System Verilog Code for a Drum Machine using the DE1_SoC,0,fergus-xu/Drum-Machine,768935298,SystemVerilog,Drum-Machine,2140,0,2024-03-08 02:23:38+00:00,[],https://api.github.com/licenses/mit
115,https://github.com/KevinLi0506/Digital-Cirtuit-and-Systems.git,2024-03-07 10:11:58+00:00,,0,KevinLi0506/Digital-Cirtuit-and-Systems,768563200,SystemVerilog,Digital-Cirtuit-and-Systems,550,0,2024-03-08 01:14:58+00:00,[],None
116,https://github.com/rakshitharnayak/SOLVESUDOKU.git,2024-03-17 05:51:30+00:00,SOLVE SUDOKU IN SYSTEM VERILOG,0,rakshitharnayak/SOLVESUDOKU,773242474,SystemVerilog,SOLVESUDOKU,3,0,2024-03-17 06:02:01+00:00,[],None
117,https://github.com/Chelsea97198/Digital-Circuits-and-Systems.git,2024-03-18 09:14:35+00:00,Course assignment and project of Digital Circuits and Systems,0,Chelsea97198/Digital-Circuits-and-Systems,773715142,SystemVerilog,Digital-Circuits-and-Systems,29,0,2024-03-18 09:25:01+00:00,[],None
118,https://github.com/cpt-harlock/axi_stream_packet_testbench.git,2024-03-20 09:42:31+00:00,Testbench to test a DUT with an AXI Stream interface taking as input packets from a PCAP trace,0,cpt-harlock/axi_stream_packet_testbench,774842107,SystemVerilog,axi_stream_packet_testbench,23,0,2024-03-20 09:46:22+00:00,[],https://api.github.com/licenses/gpl-3.0
119,https://github.com/saitejagali/SV_project.git,2024-03-12 07:21:07+00:00,,0,saitejagali/SV_project,770799120,SystemVerilog,SV_project,2360,0,2024-03-12 07:47:06+00:00,[],None
120,https://github.com/KKDManohar/System-Verilog-Project-Team8.git,2024-03-05 09:36:56+00:00,,0,KKDManohar/System-Verilog-Project-Team8,767434319,SystemVerilog,System-Verilog-Project-Team8,1626,0,2024-03-05 09:44:09+00:00,[],None
121,https://github.com/crusader2000/PCIE-Transaction-Layer-Verification.git,2024-03-26 13:15:37+00:00,PCIe System Verilog Verification Environment developed for PCIe course,0,crusader2000/PCIE-Transaction-Layer-Verification,777763032,SystemVerilog,PCIE-Transaction-Layer-Verification,40,0,2024-03-26 13:24:19+00:00,[],None
122,https://github.com/Lovekumar2/FIFO-MEMORY-BY-USING-System-Verilog.git,2024-03-27 06:57:04+00:00,,0,Lovekumar2/FIFO-MEMORY-BY-USING-System-Verilog,778145677,SystemVerilog,FIFO-MEMORY-BY-USING-System-Verilog,32,0,2024-03-27 07:03:04+00:00,[],None
123,https://github.com/JuniorBrice/4MULT-VERIFICATION.git,2024-03-23 15:49:02+00:00,,0,JuniorBrice/4MULT-VERIFICATION,776470779,SystemVerilog,4MULT-VERIFICATION,9,0,2024-03-29 06:21:29+00:00,[],None
124,https://github.com/adamwalker/systemverilog-utils.git,2024-03-25 23:55:29+00:00,A collection of reusable SystemVerilog utilities,0,adamwalker/systemverilog-utils,777485572,SystemVerilog,systemverilog-utils,12,0,2024-03-25 23:56:18+00:00,[],https://api.github.com/licenses/bsd-3-clause
125,https://github.com/ming1157/ysyx.git,2024-03-29 19:31:59+00:00,ysyx practice,0,ming1157/ysyx,779413671,SystemVerilog,ysyx,472,0,2024-04-01 02:55:52+00:00,[],None
126,https://github.com/lmadem/1X1-Router-.git,2024-04-06 06:39:00+00:00,Verification of 1X1 router in System Verilog Verification Environment with test cases,0,lmadem/1X1-Router-,782829728,SystemVerilog,1X1-Router-,64,0,2024-04-06 19:45:31+00:00,[],https://api.github.com/licenses/apache-2.0
127,https://github.com/MohabAmged/ALU_verification__environment_using_UVM.git,2024-03-28 12:26:36+00:00,,0,MohabAmged/ALU_verification__environment_using_UVM,778796665,SystemVerilog,ALU_verification__environment_using_UVM,23,0,2024-04-09 02:32:03+00:00,[],None
128,https://github.com/Abuf0/CA.git,2024-04-07 02:09:31+00:00,,0,Abuf0/CA,783122725,SystemVerilog,CA,76,0,2024-04-09 02:02:09+00:00,[],None
129,https://github.com/aradshapira/Advacned_Logic_Design.git,2024-04-09 06:57:55+00:00,This repository includes Advanced Logic Design course (@ HUJI) Labs,0,aradshapira/Advacned_Logic_Design,784088867,SystemVerilog,Advacned_Logic_Design,3118,0,2024-04-09 07:08:31+00:00,[],None
130,https://github.com/aklamba01/verichip_verification.git,2024-04-09 21:57:03+00:00,,0,aklamba01/verichip_verification,784449326,SystemVerilog,verichip_verification,7,0,2024-04-09 22:00:59+00:00,[],None
131,https://github.com/meiniKi/tt06-FazyRV-ExoTiny.git,2024-03-27 16:22:34+00:00,,0,meiniKi/tt06-FazyRV-ExoTiny,778390259,SystemVerilog,tt06-FazyRV-ExoTiny,2644,0,2024-04-10 13:26:43+00:00,[],https://api.github.com/licenses/apache-2.0
132,https://github.com/MVS-Abhiram/Mod--12-Counter-Verification.git,2024-04-11 03:45:53+00:00,This project deals with the verification of MOD 12 Counter,0,MVS-Abhiram/Mod--12-Counter-Verification,785032257,SystemVerilog,Mod--12-Counter-Verification,5,0,2024-04-11 03:46:43+00:00,[],None
133,https://github.com/theodouk1/COMP_ARCH.git,2024-04-10 18:45:51+00:00,,0,theodouk1/COMP_ARCH,784883625,SystemVerilog,COMP_ARCH,17,0,2024-04-12 17:46:59+00:00,[],None
134,https://github.com/VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification.git,2024-04-12 09:38:45+00:00,Verification of bridge between high speed AMBA AHB(Advanced High Performance bus) and low-power AMBA APB (Advanced Peripheral Bus) in UVM.,0,VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification,785633380,SystemVerilog,AHB-to-APB-Bridge-Verification,126,0,2024-04-13 06:57:08+00:00,[],None
135,https://github.com/haseeb-hassan/lab-4.git,2024-03-05 05:11:54+00:00,rgb leds,0,haseeb-hassan/lab-4,767330874,SystemVerilog,lab-4,1995,0,2024-03-05 05:15:32+00:00,[],None
136,https://github.com/YKengo1224/jpeg-encoder-RTL.git,2024-03-07 04:27:31+00:00,,0,YKengo1224/jpeg-encoder-RTL,768433780,SystemVerilog,jpeg-encoder-RTL,96,0,2024-03-07 04:27:48+00:00,[],None
137,https://github.com/Navneet-Singh20/Constraint_Practice.git,2024-03-08 07:30:45+00:00,I have solved 50+ Constraints. EDAPlayground Link : https://www.edaplayground.com/x/PmFM,0,Navneet-Singh20/Constraint_Practice,769025792,SystemVerilog,Constraint_Practice,819,0,2024-03-08 07:33:11+00:00,[],None
138,https://github.com/Basavakirana/mod15_counter-Verification.git,2024-03-10 16:04:50+00:00,Verification of Mod15 counter using SV,0,Basavakirana/mod15_counter-Verification,769987229,SystemVerilog,mod15_counter-Verification,21,0,2024-03-10 16:19:15+00:00,[],None
139,https://github.com/dcmid/d_flip_flop.git,2024-03-12 08:16:06+00:00,,0,dcmid/d_flip_flop,770821268,SystemVerilog,d_flip_flop,1,0,2024-03-12 08:16:35+00:00,[],None
140,https://github.com/emmanuel2882/ALU.git,2024-03-12 21:58:53+00:00,,0,emmanuel2882/ALU,771204761,SystemVerilog,ALU,1,0,2024-03-12 21:59:21+00:00,[],None
141,https://github.com/limccart7/CPE333-lab3.git,2024-03-12 16:11:54+00:00,Pipeline lab,0,limccart7/CPE333-lab3,771062488,SystemVerilog,CPE333-lab3,10,0,2024-03-13 21:05:49+00:00,[],None
142,https://github.com/Shiba0228/4-bit-ALU.git,2024-03-15 06:39:01+00:00,,0,Shiba0228/4-bit-ALU,772418520,SystemVerilog,4-bit-ALU,5,0,2024-03-15 06:42:11+00:00,[],None
143,https://github.com/hanamcvicker/CSE469.git,2024-03-16 00:24:15+00:00,CSE469 - Computer Architecture,0,hanamcvicker/CSE469,772809555,SystemVerilog,CSE469,32,0,2024-03-16 00:38:52+00:00,[],None
144,https://github.com/Dvir1992/mv-peakd.git,2024-03-16 14:47:07+00:00,A design which get a noisy signal and output a clean signal and its peak data. ,0,Dvir1992/mv-peakd,773028319,SystemVerilog,mv-peakd,518,0,2024-03-17 15:07:05+00:00,[],None
145,https://github.com/phuvg/jtag.git,2024-03-08 06:18:15+00:00,,0,phuvg/jtag,769001480,SystemVerilog,jtag,6900,0,2024-03-08 13:05:53+00:00,[],None
146,https://github.com/gnedi-m/ECE571_Final_Project.git,2024-03-19 14:14:07+00:00,,0,gnedi-m/ECE571_Final_Project,774417696,SystemVerilog,ECE571_Final_Project,514,0,2024-03-19 23:50:10+00:00,[],None
147,https://github.com/Gorruy/demux.git,2024-03-14 14:17:59+00:00,,0,Gorruy/demux,772091399,SystemVerilog,demux,27,0,2024-03-15 21:18:31+00:00,[],None
148,https://github.com/DivyasriAyluri/Team13_SVProject.git,2024-03-21 06:31:27+00:00,,0,DivyasriAyluri/Team13_SVProject,775310992,SystemVerilog,Team13_SVProject,4721,0,2024-03-21 06:35:18+00:00,[],None
149,https://github.com/dhylan01/ECE111_proj.git,2024-03-11 17:57:04+00:00,Project for ECE 111 in Verilog,0,dhylan01/ECE111_proj,770531085,SystemVerilog,ECE111_proj,25707,0,2024-03-12 00:10:06+00:00,[],None
150,https://github.com/Arunvaishnav7435/Disable-fork.git,2024-03-23 18:20:07+00:00,,0,Arunvaishnav7435/Disable-fork,776518183,SystemVerilog,Disable-fork,3,0,2024-03-23 18:20:51+00:00,[],None
151,https://github.com/Arunvaishnav7435/wait-fork.git,2024-03-24 09:31:56+00:00,,0,Arunvaishnav7435/wait-fork,776715406,SystemVerilog,wait-fork,4,0,2024-03-24 09:32:32+00:00,[],None
152,https://github.com/Massering/primitive-stack.git,2024-03-28 19:30:57+00:00,"Стек на логических элементах, описание на Verilog и схема в программе Logisim Circuit",0,Massering/primitive-stack,778975162,SystemVerilog,primitive-stack,2103,0,2024-03-28 19:33:35+00:00,[],None
153,https://github.com/PhamTuann/Test.git,2024-03-29 07:15:15+00:00,,0,PhamTuann/Test,779161845,SystemVerilog,Test,2,0,2024-03-29 07:16:03+00:00,[],None
154,https://github.com/NAQI-UL-HASSAN/Lab8.git,2024-03-31 13:03:12+00:00,,0,NAQI-UL-HASSAN/Lab8,780014201,SystemVerilog,Lab8,5135,0,2024-03-31 13:04:42+00:00,[],None
155,https://github.com/krishnaachyuth/L1-Spilt-Cache.git,2024-03-31 03:19:14+00:00,L1 Spilt Cache,0,krishnaachyuth/L1-Spilt-Cache,779880350,SystemVerilog,L1-Spilt-Cache,10,0,2024-03-31 03:49:57+00:00,[],None
156,https://github.com/Balaji-Pabbathi/AHBtoAPB-bridge.git,2024-04-05 04:03:48+00:00,,0,Balaji-Pabbathi/AHBtoAPB-bridge,782317033,SystemVerilog,AHBtoAPB-bridge,10,0,2024-04-05 04:11:41+00:00,[],None
157,https://github.com/HRida/SystemVerilog.git,2024-03-10 18:43:03+00:00,Example code about verilog patterns and uvm,0,HRida/SystemVerilog,770037929,SystemVerilog,SystemVerilog,9234,0,2024-04-03 10:49:41+00:00,[],None
158,https://github.com/ghz-ws/fpga_dsm.git,2024-04-06 09:01:44+00:00,Delta-Sigma ADC&DAC by FPGA,0,ghz-ws/fpga_dsm,782865146,SystemVerilog,fpga_dsm,92,0,2024-04-06 09:05:37+00:00,[],https://api.github.com/licenses/mit
159,https://github.com/nithin2911/APB_Bridge.git,2024-04-09 05:54:14+00:00,UVM and PD of APB Bridge,0,nithin2911/APB_Bridge,784066567,SystemVerilog,APB_Bridge,7680,0,2024-04-09 05:56:36+00:00,[],https://api.github.com/licenses/mit
160,https://github.com/At0mat0/Final_lab.git,2024-04-03 20:33:10+00:00,,0,At0mat0/Final_lab,781673616,SystemVerilog,Final_lab,7332,0,2024-04-03 20:33:16+00:00,[],None
161,https://github.com/Ariel424/4-bit-Multiplier.git,2024-04-10 13:59:18+00:00,Design and Verification of Combinational Circuit: 4-bit Multiplier,0,Ariel424/4-bit-Multiplier,784760675,SystemVerilog,4-bit-Multiplier,257,0,2024-04-10 14:37:43+00:00,[],None
162,https://github.com/Ichatzos/erg_comp_arch.git,2024-04-11 08:28:35+00:00,,0,Ichatzos/erg_comp_arch,785118710,SystemVerilog,erg_comp_arch,14,0,2024-04-11 09:18:57+00:00,[],None
163,https://github.com/george-toka/Uni---CompArch.git,2024-04-06 09:15:28+00:00,,0,george-toka/Uni---CompArch,782868863,SystemVerilog,Uni---CompArch,21,0,2024-04-06 09:23:14+00:00,[],None
164,https://github.com/jfarresg/allau.git,2024-04-10 03:56:57+00:00,,0,jfarresg/allau,784544229,SystemVerilog,allau,10,0,2024-04-10 22:29:12+00:00,[],https://api.github.com/licenses/mit
165,https://github.com/bilonio/HardwareLabProject2.git,2024-04-11 21:22:12+00:00,Lab exercises for HW2 course of ECE AUTH,0,bilonio/HardwareLabProject2,785421313,SystemVerilog,HardwareLabProject2,2,0,2024-04-12 09:28:18+00:00,[],None
166,https://github.com/nhchung11/Verification-for-I2C-APB-interface.git,2024-04-13 09:29:32+00:00,,0,nhchung11/Verification-for-I2C-APB-interface,786052900,SystemVerilog,Verification-for-I2C-APB-interface,20,0,2024-04-13 09:31:31+00:00,[],None
167,https://github.com/expologtechno/WB_SPI_master.git,2024-03-09 07:39:36+00:00,SPI master RTL with Wishbone interface to configure registers,0,expologtechno/WB_SPI_master,769481323,SystemVerilog,WB_SPI_master,795,0,2024-03-09 08:35:11+00:00,[],None
168,https://github.com/SuperCompUCSD/sdsc-fpga-project.git,2024-03-08 18:16:51+00:00,,0,SuperCompUCSD/sdsc-fpga-project,769284941,SystemVerilog,sdsc-fpga-project,13,0,2024-03-08 18:38:25+00:00,[],None
169,https://github.com/GaalElbaz/JKflop2Dflop.git,2024-03-06 17:02:08+00:00,Explore JK to D Flip-Flop conversion in SystemVerilog. Understand sequential logic design efficiently.,0,GaalElbaz/JKflop2Dflop,768207937,SystemVerilog,JKflop2Dflop,2,0,2024-03-06 17:13:51+00:00,[],None
170,https://github.com/bogimaneeshkumar/ALU_Verification_using_UVM.git,2024-03-12 13:24:15+00:00,,0,bogimaneeshkumar/ALU_Verification_using_UVM,770975782,SystemVerilog,ALU_Verification_using_UVM,11,0,2024-03-12 13:26:12+00:00,[],None
171,https://github.com/G-gagnon3/Advanced-VLSI-Design.git,2024-03-13 15:02:37+00:00,,0,G-gagnon3/Advanced-VLSI-Design,771581131,SystemVerilog,Advanced-VLSI-Design,944,0,2024-03-15 01:29:51+00:00,[],None
172,https://github.com/SumaiyaTariqueLabiba/SV-Verification.git,2024-03-08 11:04:39+00:00,"Coverage, Assertions, Randomizations, Mailbox, Semaphores, DPI and OOP: Inheritance, Polymorphism, Virtual methods ",0,SumaiyaTariqueLabiba/SV-Verification,769106671,SystemVerilog,SV-Verification,82,0,2024-03-16 07:16:30+00:00,"['systemverilog', 'verification-code']",None
173,https://github.com/davidz1234567890/hw6.git,2024-03-13 14:46:19+00:00,,0,davidz1234567890/hw6,771572765,SystemVerilog,hw6,27,0,2024-03-13 14:49:13+00:00,[],None
174,https://github.com/Kunjanvyas/L1-Split-cache.git,2024-03-14 17:23:27+00:00,The design and simulation of a split L1 cache for a new 32- bit processor which can be used with up to three other processors in a shared memory configuration. The system employs a MESI protocol to ensure cache coherence.,0,Kunjanvyas/L1-Split-cache,772178583,SystemVerilog,L1-Split-cache,14,0,2024-03-14 18:01:52+00:00,[],None
175,https://github.com/Sukhithaaithal/examples.git,2024-03-18 10:46:01+00:00,,0,Sukhithaaithal/examples,773756047,SystemVerilog,examples,3,0,2024-03-18 10:50:21+00:00,[],None
176,https://github.com/NikitaAgeev/AlfonsoHW.git,2024-03-21 08:33:41+00:00,for alfonso HW,0,NikitaAgeev/AlfonsoHW,775355745,SystemVerilog,AlfonsoHW,13,0,2024-03-21 08:35:40+00:00,[],None
177,https://github.com/twdrane/ascon-test-spi.git,2024-03-19 18:38:56+00:00,,0,twdrane/ascon-test-spi,774550331,SystemVerilog,ascon-test-spi,343,0,2024-03-19 19:21:59+00:00,[],https://api.github.com/licenses/cc0-1.0
178,https://github.com/Rakesh5173/APB_UVM.git,2024-03-06 19:46:47+00:00,UVM testbench for APB protocol,0,Rakesh5173/APB_UVM,768279020,SystemVerilog,APB_UVM,29,0,2024-03-06 19:49:31+00:00,[],None
179,https://github.com/andrei-ioan-epure/AM2940.git,2024-03-22 19:42:46+00:00,Implementation of AM2940 in Verilog,0,andrei-ioan-epure/AM2940,776154427,SystemVerilog,AM2940,3,0,2024-03-22 19:45:32+00:00,[],None
180,https://github.com/mohit-verma-mv/default-sequence.git,2024-03-19 11:54:12+00:00,,0,mohit-verma-mv/default-sequence,774350207,SystemVerilog,default-sequence,5,0,2024-03-19 12:04:16+00:00,[],None
181,https://github.com/gk2000/CSCE-714-Lab3.git,2024-03-16 20:03:55+00:00,,0,gk2000/CSCE-714-Lab3,773121158,SystemVerilog,CSCE-714-Lab3,206,0,2024-03-16 20:07:23+00:00,[],None
182,https://github.com/wfhcv/UVM-sequential-adder.git,2024-03-20 06:28:53+00:00,UVM for sequential adder,0,wfhcv/UVM-sequential-adder,774767318,SystemVerilog,UVM-sequential-adder,4,0,2024-03-20 06:29:48+00:00,[],None
183,https://github.com/cam-br0wn/fpga-projects.git,2024-03-20 04:02:23+00:00,Source for FPGA projects. Mostly Basys 3. Using Vivado.,0,cam-br0wn/fpga-projects,774723919,SystemVerilog,fpga-projects,0,0,2024-03-20 04:03:08+00:00,[],None
184,https://github.com/Aqib-Wazir101/mylab6.git,2024-03-18 20:15:45+00:00,,0,Aqib-Wazir101/mylab6,774026493,SystemVerilog,mylab6,997,0,2024-03-18 20:17:08+00:00,[],None
185,https://github.com/mkovac/Emulator.git,2024-03-19 08:10:31+00:00,,2,mkovac/Emulator,774252806,SystemVerilog,Emulator,222,0,2024-03-19 08:30:26+00:00,[],None
186,https://github.com/tyxiumud/Xidian_lusang_calssn_otes.git,2024-03-20 12:40:40+00:00,,0,tyxiumud/Xidian_lusang_calssn_otes,774917148,SystemVerilog,Xidian_lusang_calssn_otes,10923,0,2024-03-20 12:44:46+00:00,[],None
187,https://github.com/KINGFIOX/SystemVerilog.git,2024-03-24 09:00:28+00:00,,0,KINGFIOX/SystemVerilog,776707293,SystemVerilog,SystemVerilog,129,0,2024-03-24 09:00:34+00:00,[],None
188,https://github.com/lmadem/DPRAM.git,2024-03-23 05:17:36+00:00,Design and Verification of Dual-Port RAM in System Verilog environment,0,lmadem/DPRAM,776292924,SystemVerilog,DPRAM,45,0,2024-03-23 22:58:44+00:00,[],None
189,https://github.com/Dashauto/Computer-Hardware-Design.git,2024-03-29 18:10:23+00:00,,0,Dashauto/Computer-Hardware-Design,779388288,SystemVerilog,Computer-Hardware-Design,69345,0,2024-03-29 18:15:19+00:00,[],None
190,https://github.com/YayueHou/ECSE6680-VLSI-Spring2024.git,2024-04-01 15:37:06+00:00,This is a repo for RPI ECSE 6680 course projects,0,YayueHou/ECSE6680-VLSI-Spring2024,780489984,SystemVerilog,ECSE6680-VLSI-Spring2024,516,0,2024-04-01 23:39:16+00:00,[],None
191,https://github.com/hnagiset/verilog3-mode.git,2024-04-04 05:35:26+00:00,Emacs major mode for SystemVerilog,0,hnagiset/verilog3-mode,781825191,SystemVerilog,verilog3-mode,173,0,2024-04-04 12:30:16+00:00,[],https://api.github.com/licenses/gpl-3.0
192,https://github.com/Dileon44/Actuator-Control-Electronics.git,2024-03-16 19:10:53+00:00,,0,Dileon44/Actuator-Control-Electronics,773107799,SystemVerilog,Actuator-Control-Electronics,114,0,2024-03-29 13:54:24+00:00,[],None
193,https://github.com/cherij2/COMPENG-3DQ5-JPEG-Image-Decompressor-Project.git,2024-04-06 23:01:16+00:00,,0,cherij2/COMPENG-3DQ5-JPEG-Image-Decompressor-Project,783089667,SystemVerilog,COMPENG-3DQ5-JPEG-Image-Decompressor-Project,2146,0,2024-04-06 23:02:25+00:00,[],None
194,https://github.com/poojaudupa25/System-Verilog.git,2024-04-08 17:14:02+00:00,,0,poojaudupa25/System-Verilog,783840138,SystemVerilog,System-Verilog,6,0,2024-04-08 17:16:48+00:00,[],None
195,https://github.com/JSLucena/Dally-Router.git,2024-03-11 13:52:56+00:00,Project for 02204 - Design of Asynchronous Circuits,0,JSLucena/Dally-Router,770405686,SystemVerilog,Dally-Router,4,0,2024-04-07 21:56:15+00:00,[],None
196,https://github.com/Monthlyaway/Mips-Single-Cycle-Processor.git,2024-03-27 02:49:48+00:00,Implement mips single cycle processor in SystemVerilog. Based on Digital Design and Computer Architecture (2nd Ed),0,Monthlyaway/Mips-Single-Cycle-Processor,778073831,SystemVerilog,Mips-Single-Cycle-Processor,82,0,2024-03-27 02:53:26+00:00,[],https://api.github.com/licenses/mit
197,https://github.com/amlynczak/Jezyk-Opisu-Sprzetu.git,2024-03-20 21:47:14+00:00,lab ,0,amlynczak/Jezyk-Opisu-Sprzetu,775161409,SystemVerilog,Jezyk-Opisu-Sprzetu,5977,0,2024-03-20 21:47:20+00:00,[],None
198,https://github.com/huynguyendinhhcmut/lab2_ex4_anhThinh.git,2024-04-10 17:32:43+00:00,,0,huynguyendinhhcmut/lab2_ex4_anhThinh,784855015,SystemVerilog,lab2_ex4_anhThinh,2,0,2024-04-10 17:33:36+00:00,[],None
199,https://github.com/parvathy10/interprocess-communication.git,2024-04-04 02:35:30+00:00,,0,parvathy10/interprocess-communication,781777030,SystemVerilog,interprocess-communication,3,0,2024-04-04 02:36:39+00:00,[],None
200,https://github.com/haseeb-hassan/lab-5.git,2024-03-05 05:16:36+00:00,7 segment displays,0,haseeb-hassan/lab-5,767332302,SystemVerilog,lab-5,295,0,2024-03-05 05:24:55+00:00,[],None
201,https://github.com/justinsim02/UVM-Examples.git,2024-03-05 06:30:40+00:00,SystemVerilog for Verification Spear 2016,0,justinsim02/UVM-Examples,767356625,SystemVerilog,UVM-Examples,10,0,2024-03-05 06:32:23+00:00,[],None
202,https://github.com/MehmetAliOner22/SimpleALUDesign.git,2024-03-06 08:37:25+00:00,"An ALU design with 32 bits. A simple ALU with 4 operations (AND, OR, ADD, SUBTRACT), 4 flags (Overflow, Carry, Negative, Zero)",0,MehmetAliOner22/SimpleALUDesign,767973539,SystemVerilog,SimpleALUDesign,26,0,2024-03-06 08:40:30+00:00,[],None
203,https://github.com/SouKangC-school/ECE111_final_project.git,2024-03-07 23:42:56+00:00,,0,SouKangC-school/ECE111_final_project,768895837,SystemVerilog,ECE111_final_project,34,0,2024-03-07 23:45:29+00:00,[],None
204,https://github.com/Naderatef10/System-verilog-practice.git,2024-03-05 23:47:36+00:00,Solving a group of assignments and projects to improve my SV verification skills,0,Naderatef10/System-verilog-practice,767809647,SystemVerilog,System-verilog-practice,8,0,2024-03-05 23:48:13+00:00,[],None
205,https://github.com/mahmoudhalim/axi4-lite.git,2024-03-07 16:45:38+00:00,A subset of AXI that has a simpler interface than the full AXI4 interface,0,mahmoudhalim/axi4-lite,768742711,SystemVerilog,axi4-lite,4,0,2024-03-09 14:47:35+00:00,[],None
206,https://github.com/geet2392/gp_proj_1.git,2024-03-09 18:32:51+00:00,,0,geet2392/gp_proj_1,769675269,SystemVerilog,gp_proj_1,3,0,2024-03-09 18:56:58+00:00,[],None
207,https://github.com/dpks2003/UART_IP.git,2024-03-10 18:09:39+00:00,High Speed UART IP with maximum speed capability upto 1.8 MBps ,0,dpks2003/UART_IP,770027808,SystemVerilog,UART_IP,10,0,2024-03-10 18:12:55+00:00,[],None
208,https://github.com/soohyuncha/rtl_modules.git,2024-03-11 03:40:41+00:00,,0,soohyuncha/rtl_modules,770164538,SystemVerilog,rtl_modules,4,0,2024-03-11 03:42:34+00:00,[],None
209,https://github.com/MicroTransactionsMatterToo/FPGA_CCD.git,2024-03-12 04:30:08+00:00,,0,MicroTransactionsMatterToo/FPGA_CCD,770741040,SystemVerilog,FPGA_CCD,51,0,2024-03-12 04:33:28+00:00,[],None
210,https://github.com/cuongdp2k2/AXI_BUS_VIP.git,2024-03-12 09:49:20+00:00,,0,cuongdp2k2/AXI_BUS_VIP,770864450,SystemVerilog,AXI_BUS_VIP,113,0,2024-03-12 09:51:39+00:00,[],None
211,https://github.com/Gorruy/converter.git,2024-03-06 17:05:40+00:00,,0,Gorruy/converter,768209636,SystemVerilog,converter,39,0,2024-03-10 21:48:13+00:00,[],None
212,https://github.com/kelbor-khal/MIPS_Harris.git,2024-03-19 15:41:08+00:00,The repository contains 3 variants of the MIPS architecture processor,0,kelbor-khal/MIPS_Harris,774464232,SystemVerilog,MIPS_Harris,5728,0,2024-03-19 16:18:36+00:00,[],None
213,https://github.com/Mahjabeen632/lab_6.git,2024-03-18 19:14:06+00:00,,0,Mahjabeen632/lab_6,774001452,SystemVerilog,lab_6,116,0,2024-03-19 01:42:34+00:00,[],None
214,https://github.com/Arunvaishnav7435/fork-join.git,2024-03-19 08:09:55+00:00,,0,Arunvaishnav7435/fork-join,774252539,SystemVerilog,fork-join,3,0,2024-03-19 08:10:28+00:00,[],None
215,https://github.com/DanielMontoyaR/Tareas.git,2024-03-15 02:06:12+00:00,,0,DanielMontoyaR/Tareas,772340833,SystemVerilog,Tareas,18176,0,2024-03-15 02:07:03+00:00,[],None
216,https://github.com/Bugian/Verilog.git,2024-03-22 20:56:48+00:00,Different Component and Processor,0,Bugian/Verilog,776178544,SystemVerilog,Verilog,312,0,2024-03-25 15:44:46+00:00,[],None
217,https://github.com/kelvinshi04/RISC-V-OTTER_wHazardProtect.git,2024-03-07 01:39:07+00:00,,0,kelvinshi04/RISC-V-OTTER_wHazardProtect,768387428,SystemVerilog,RISC-V-OTTER_wHazardProtect,60,0,2024-03-07 01:58:01+00:00,[],None
218,https://github.com/kelvinshi04/otterMCUpipInstrCache.git,2024-03-26 22:43:34+00:00,,0,kelvinshi04/otterMCUpipInstrCache,778004835,SystemVerilog,otterMCUpipInstrCache,43,0,2024-03-26 22:44:26+00:00,[],None
219,https://github.com/AlaaTaha32/Memory-RTL-Design-and-Verification.git,2024-03-31 12:49:52+00:00,RTL of a RAM block is designed using Verilog. Testing it by developing two verification environments: class-based and UVM-based in SystemVerilog.,0,AlaaTaha32/Memory-RTL-Design-and-Verification,780010559,SystemVerilog,Memory-RTL-Design-and-Verification,38,0,2024-03-31 13:04:26+00:00,[],None
220,https://github.com/Stork1323/Risc-V-CA.git,2024-03-07 07:09:07+00:00,,0,Stork1323/Risc-V-CA,768486570,SystemVerilog,Risc-V-CA,68163,0,2024-04-01 02:09:06+00:00,[],None
221,https://github.com/weiber2002/DClab_2024.git,2024-04-02 15:06:43+00:00,,0,weiber2002/DClab_2024,781000981,SystemVerilog,DClab_2024,7,0,2024-04-02 15:19:17+00:00,[],None
222,https://github.com/huynguyendinhhcmut/prelab3_FloatingPoint.git,2024-04-03 15:59:15+00:00,,0,huynguyendinhhcmut/prelab3_FloatingPoint,781558627,SystemVerilog,prelab3_FloatingPoint,19,0,2024-04-03 16:00:04+00:00,[],None
223,https://github.com/samed12pqr/bitirme24.git,2024-04-04 11:58:21+00:00,Salih Yıldız 200207014 Bitirme Tezi Projesi,0,samed12pqr/bitirme24,781975369,SystemVerilog,bitirme24,136,0,2024-04-07 12:44:05+00:00,[],None
224,https://github.com/nekrasov-d/digital-filters.git,2024-03-31 14:28:54+00:00,RTL (Verilog) digital filter library based on Python scipy library output,0,nekrasov-d/digital-filters,780039638,SystemVerilog,digital-filters,52,0,2024-04-07 17:09:07+00:00,[],https://api.github.com/licenses/mit
225,https://github.com/victorhug97/nes_xcellium_quartus.git,2024-04-12 11:02:30+00:00,,0,victorhug97/nes_xcellium_quartus,785662933,SystemVerilog,nes_xcellium_quartus,153384,0,2024-04-12 11:04:33+00:00,[],None
226,https://github.com/Abinash200200/System-Verilog.git,2024-04-13 04:25:57+00:00,,0,Abinash200200/System-Verilog,785981474,SystemVerilog,System-Verilog,3,0,2024-04-13 04:38:14+00:00,[],None
227,https://github.com/AlexCrownshaw/madgwick_rvfpga.git,2024-04-13 13:25:31+00:00,The aim of this project is to develop a digital implementation of the Madgwick filter that could be used on a modern inertial measurement IC providing DMP functionality.,0,AlexCrownshaw/madgwick_rvfpga,786113872,SystemVerilog,madgwick_rvfpga,3339,0,2024-04-13 13:30:47+00:00,[],None
228,https://github.com/AhmedibnaNaveed/task4.git,2024-03-05 06:11:06+00:00,,0,AhmedibnaNaveed/task4,767349892,SystemVerilog,task4,95,0,2024-03-05 06:20:02+00:00,[],None
229,https://github.com/belenosb/Memory-Controller-Verification.git,2024-03-05 05:53:35+00:00,"Developed and implemented a shared memory module controller in SystemVerilog, followed by the creation of a comprehensive test plan",0,belenosb/Memory-Controller-Verification,767344058,SystemVerilog,Memory-Controller-Verification,55,0,2024-03-05 05:54:07+00:00,[],None
230,https://github.com/Blinerator/SystemVerilog-ECE324.git,2024-03-06 00:40:16+00:00,,0,Blinerator/SystemVerilog-ECE324,767824299,SystemVerilog,SystemVerilog-ECE324,11,0,2024-03-06 00:48:22+00:00,[],None
231,https://github.com/sumanthbs17/AXI_FIFO_BFM_S.git,2024-03-07 08:56:17+00:00,,0,sumanthbs17/AXI_FIFO_BFM_S,768529674,SystemVerilog,AXI_FIFO_BFM_S,26881,0,2024-03-07 10:22:17+00:00,[],None
232,https://github.com/chenpeijun256/riscv-5s.git,2024-03-08 03:01:30+00:00,RISC-V core with 5 stage pipeline,0,chenpeijun256/riscv-5s,768948030,SystemVerilog,riscv-5s,200,0,2024-03-08 03:15:36+00:00,[],https://api.github.com/licenses/gpl-2.0
233,https://github.com/Navneet-Singh20/UART_SV.git,2024-03-08 05:21:08+00:00,I have designed and Verified UART Protocol by using SV Environment,0,Navneet-Singh20/UART_SV,768984540,SystemVerilog,UART_SV,145,0,2024-03-08 06:01:00+00:00,[],None
234,https://github.com/vanngo411/MultiCycle_CPU_RISCV.git,2024-03-13 01:34:44+00:00,,0,vanngo411/MultiCycle_CPU_RISCV,771268038,SystemVerilog,MultiCycle_CPU_RISCV,247,0,2024-03-13 01:40:22+00:00,[],None
235,https://github.com/Mohsannaeem/ahb_uvc.git,2024-03-15 21:26:05+00:00,,0,Mohsannaeem/ahb_uvc,772768228,SystemVerilog,ahb_uvc,323,0,2024-03-15 21:29:50+00:00,[],None
236,https://github.com/Arunvaishnav7435/Blocking-assignment.git,2024-03-16 06:11:24+00:00,,0,Arunvaishnav7435/Blocking-assignment,772881984,SystemVerilog,Blocking-assignment,3,0,2024-03-16 06:12:56+00:00,[],None
237,https://github.com/InternalCakeEngine/fpga_textmode.git,2024-03-16 17:38:01+00:00,SystemVerilog implementation of a simple 80x30 text mode.,0,InternalCakeEngine/fpga_textmode,773081668,SystemVerilog,fpga_textmode,10,0,2024-03-16 17:57:47+00:00,[],None
238,https://github.com/MrinalKDN1/ALU_Final.git,2024-03-14 16:21:30+00:00,,0,MrinalKDN1/ALU_Final,772150401,SystemVerilog,ALU_Final,5,0,2024-03-14 16:24:06+00:00,[],None
239,https://github.com/wfhcv/uvm-uart-clock-generator.git,2024-03-20 04:07:56+00:00,Clock Generator of Uart,0,wfhcv/uvm-uart-clock-generator,774725426,SystemVerilog,uvm-uart-clock-generator,6,0,2024-03-20 04:08:58+00:00,[],None
240,https://github.com/Euchupi/Mossbauer.git,2024-03-06 23:42:10+00:00,,0,Euchupi/Mossbauer,768355749,SystemVerilog,Mossbauer,8,0,2024-03-21 18:29:22+00:00,[],None
241,https://github.com/JPflat/de10lite.git,2024-03-25 15:14:43+00:00,,0,JPflat/de10lite,777290282,SystemVerilog,de10lite,39,0,2024-03-25 15:25:37+00:00,[],None
242,https://github.com/gunnchOS3k/ece6443-asap-simv-cmds.git,2024-03-26 16:22:48+00:00,,0,gunnchOS3k/ece6443-asap-simv-cmds,777857103,SystemVerilog,ece6443-asap-simv-cmds,0,0,2024-03-26 16:22:53+00:00,[],None
243,https://github.com/Deepak-1159/DFF_VERIFICATION.git,2024-03-27 01:47:30+00:00,,0,Deepak-1159/DFF_VERIFICATION,778056167,SystemVerilog,DFF_VERIFICATION,6,0,2024-03-27 01:51:54+00:00,[],None
244,https://github.com/solderneer/ELEC0028.git,2024-04-01 06:03:25+00:00,,0,solderneer/ELEC0028,780278522,SystemVerilog,ELEC0028,8,0,2024-04-01 06:17:51+00:00,[],None
245,https://github.com/robmarano/computer_design_template.git,2024-04-02 19:27:51+00:00,Template Repo for ECE 251 Final project,0,robmarano/computer_design_template,781117548,SystemVerilog,computer_design_template,187,0,2024-04-02 19:36:13+00:00,[],https://api.github.com/licenses/mit
246,https://github.com/ConnerCrowl/DLD_FinalProject.git,2024-04-01 16:58:36+00:00,,0,ConnerCrowl/DLD_FinalProject,780524681,SystemVerilog,DLD_FinalProject,7230,0,2024-04-01 16:58:44+00:00,[],None
247,https://github.com/Shankeydev/SPI_MEMORY_DV.git,2024-04-04 09:38:12+00:00,,0,Shankeydev/SPI_MEMORY_DV,781916861,SystemVerilog,SPI_MEMORY_DV,7,0,2024-04-04 09:43:17+00:00,[],None
248,https://github.com/AjinkyaMore07/System_Verilog.git,2024-04-04 09:21:30+00:00,,0,AjinkyaMore07/System_Verilog,781910000,SystemVerilog,System_Verilog,4,0,2024-04-04 09:31:50+00:00,[],None
249,https://github.com/amrkhalid-star902/zypo-ethernet-core.git,2024-03-21 18:20:04+00:00,An implementation of UDP-IP based ethernet stack on zypo z7 board,0,amrkhalid-star902/zypo-ethernet-core,775621709,SystemVerilog,zypo-ethernet-core,60,0,2024-03-21 18:29:37+00:00,[],None
250,https://github.com/All0Mi/ALU-in-U2---SystemVerilog.git,2024-04-07 21:14:53+00:00,Implemented Arithmetic Logic Unit (ALU) performing on integers encoded in U2 code. The implementation includes logical synthesis and tesbenches to each modules. Project documentation only in Polish.,0,All0Mi/ALU-in-U2---SystemVerilog,783429109,SystemVerilog,ALU-in-U2---SystemVerilog,899,0,2024-04-07 21:26:53+00:00,[],None
251,https://github.com/lmadem/4X4-Router.git,2024-04-06 06:41:12+00:00,Verification of 4X4 router in System Verilog Verification Environment with test cases,0,lmadem/4X4-Router,782830244,SystemVerilog,4X4-Router,68,0,2024-04-06 20:01:12+00:00,[],https://api.github.com/licenses/apache-2.0
252,https://github.com/Astarojth/ECE385_UIUC.git,2024-04-03 08:36:44+00:00,,0,Astarojth/ECE385_UIUC,781363168,SystemVerilog,ECE385_UIUC,17789,0,2024-04-07 15:22:20+00:00,[],https://api.github.com/licenses/gpl-3.0
253,https://github.com/kxtieb/Final-Lab.git,2024-04-01 16:43:27+00:00,,0,kxtieb/Final-Lab,780517947,SystemVerilog,Final-Lab,7233,0,2024-04-01 16:43:34+00:00,[],None
254,https://github.com/yash-patne/ALU_verification_with_UVM.git,2024-04-10 17:47:29+00:00,This repo contains UVM testbench for simple ALU,0,yash-patne/ALU_verification_with_UVM,784860781,SystemVerilog,ALU_verification_with_UVM,23,0,2024-04-10 17:52:22+00:00,[],None
255,https://github.com/isa-gr9/verification.git,2024-03-05 20:57:07+00:00,,0,isa-gr9/verification,767754590,SystemVerilog,verification,1773,0,2024-03-05 20:58:11+00:00,[],None
256,https://github.com/jchen147/140Group.git,2024-03-28 15:12:34+00:00,,0,jchen147/140Group,778869153,SystemVerilog,140Group,11,0,2024-03-28 17:00:03+00:00,[],None
257,https://github.com/vladislavaSS/new_one.git,2024-04-08 04:17:47+00:00,,0,vladislavaSS/new_one,783525769,SystemVerilog,new_one,8,0,2024-04-10 06:06:47+00:00,[],None
258,https://github.com/Shapirogilad/100DaysOfRTL.git,2024-04-10 07:53:30+00:00,The final product is amazing - a small and simple RISC-V processor that I implemented myself.  The assignments are gradual and each stage makes use of the tools I have acquired so far.,0,Shapirogilad/100DaysOfRTL,784616704,SystemVerilog,100DaysOfRTL,12,0,2024-04-12 13:10:10+00:00,"['hardware-designs', 'systemverilog']",None
259,https://github.com/Tbthanh/Digital_Equalization.git,2024-04-03 08:25:54+00:00,8th band Digital Equalization using SystemVerilog and tested with Python,1,Tbthanh/Digital_Equalization,781358531,SystemVerilog,Digital_Equalization,54238,0,2024-04-12 20:44:02+00:00,[],https://api.github.com/licenses/mit
260,https://github.com/Mohan-KGM/ALU_Design.git,2024-04-13 05:53:13+00:00,"""Verilog implementation of a versatile Arithmetic Logic Unit (ALU) capable of performing various arithmetic and logic operations. Includes a comprehensive testbench for verification.""",0,Mohan-KGM/ALU_Design,785999647,SystemVerilog,ALU_Design,269,0,2024-04-13 05:54:20+00:00,[],None
261,https://github.com/Arunvaishnav7435/max_value_in_dynamic_array.git,2024-03-06 05:59:32+00:00,,0,Arunvaishnav7435/max_value_in_dynamic_array,767914346,SystemVerilog,max_value_in_dynamic_array,3,0,2024-03-06 06:00:30+00:00,[],None
262,https://github.com/AhmedibnaNaveed/task5.git,2024-03-05 06:23:27+00:00,,0,AhmedibnaNaveed/task5,767354104,SystemVerilog,task5,275,0,2024-03-05 06:26:12+00:00,[],None
263,https://github.com/Arunvaishnav7435/reversing-unpacked-array.git,2024-03-08 05:58:00+00:00,,0,Arunvaishnav7435/reversing-unpacked-array,768995149,SystemVerilog,reversing-unpacked-array,3,0,2024-03-08 05:58:47+00:00,[],None
264,https://github.com/sorukohi/simple-riscv-cpu.git,2024-03-14 11:49:11+00:00,,0,sorukohi/simple-riscv-cpu,772024665,SystemVerilog,simple-riscv-cpu,223,0,2024-03-14 13:06:38+00:00,[],None
265,https://github.com/Arunvaishnav7435/sv-event.git,2024-03-15 18:07:26+00:00,,0,Arunvaishnav7435/sv-event,772703439,SystemVerilog,sv-event,3,0,2024-03-15 18:10:02+00:00,[],None
266,https://github.com/max-kudinov/sv_practice.git,2024-03-15 21:06:49+00:00,My small SystemVerilog exercises,0,max-kudinov/sv_practice,772763115,SystemVerilog,sv_practice,9,0,2024-03-15 21:09:14+00:00,[],None
267,https://github.com/CanvCan/SystemVerilog.git,2024-03-18 16:38:58+00:00,,0,CanvCan/SystemVerilog,773929607,SystemVerilog,SystemVerilog,7,0,2024-03-18 16:53:47+00:00,[],None
268,https://github.com/felloryz/add_sub_ialu_testbench.git,2024-03-24 14:59:42+00:00,,0,felloryz/add_sub_ialu_testbench,776826365,SystemVerilog,add_sub_ialu_testbench,2097,0,2024-03-24 15:10:08+00:00,[],None
269,https://github.com/Henrywwg/video.git,2024-03-22 14:58:36+00:00,some vga fpga stuffs,0,Henrywwg/video,776039439,SystemVerilog,video,1,0,2024-03-22 19:21:12+00:00,[],None
270,https://github.com/alex39998/FPGA-2-Player-Tetris.git,2024-03-22 16:53:29+00:00,,0,alex39998/FPGA-2-Player-Tetris,776088300,SystemVerilog,FPGA-2-Player-Tetris,249,0,2024-03-22 17:32:31+00:00,[],None
271,https://github.com/SaiAnurag18/Finalproject1asic.git,2024-03-22 22:07:10+00:00,Asic 1 final project,0,SaiAnurag18/Finalproject1asic,776198993,SystemVerilog,Finalproject1asic,17628,0,2024-03-22 22:28:09+00:00,[],None
272,https://github.com/ShahidShann/RAL_APB.git,2024-03-23 06:41:42+00:00,,0,ShahidShann/RAL_APB,776313283,SystemVerilog,RAL_APB,6513,0,2024-03-23 06:46:31+00:00,[],None
273,https://github.com/ayumiohno/cpuex_core_public.git,2024-03-26 05:05:39+00:00,CPU実験2023 6班コア,0,ayumiohno/cpuex_core_public,777568022,SystemVerilog,cpuex_core_public,29,0,2024-03-26 05:27:19+00:00,[],None
274,https://github.com/RohithRajesh/memory.git,2024-03-25 19:18:44+00:00,"Basic single port memory along with simple testbench, simulated using verilator",0,RohithRajesh/memory,777396215,SystemVerilog,memory,4,0,2024-03-25 19:25:52+00:00,[],None
275,https://github.com/asinghani/ulx3s-vga-example.git,2024-03-24 04:10:37+00:00,Example project for using ULX3S with VGA PMOD,0,asinghani/ulx3s-vga-example,776643097,SystemVerilog,ulx3s-vga-example,4641,0,2024-03-24 05:00:55+00:00,[],https://api.github.com/licenses/mit
276,https://github.com/ErmolaevDmitrii/prob_tasks.git,2024-03-19 12:52:56+00:00,,0,ErmolaevDmitrii/prob_tasks,774376925,SystemVerilog,prob_tasks,46,0,2024-03-25 16:41:52+00:00,[],None
277,https://github.com/sohilaakram/ALU_SV_Verification.git,2024-03-09 21:33:52+00:00,Design and Verification of ALU with SystemVerilog Environment ,0,sohilaakram/ALU_SV_Verification,769720498,SystemVerilog,ALU_SV_Verification,19,0,2024-03-10 10:03:13+00:00,[],None
278,https://github.com/YanbingXiao/YanbingXiao.git,2024-03-15 04:48:37+00:00,Config files for my GitHub profile.,0,YanbingXiao/YanbingXiao,772384698,SystemVerilog,YanbingXiao,1322,0,2024-03-15 06:10:22+00:00,"['config', 'github-config']",None
279,https://github.com/ZayaV/DE1-SoC.git,2024-03-29 14:33:00+00:00,,0,ZayaV/DE1-SoC,779309403,SystemVerilog,DE1-SoC,20,0,2024-03-29 14:34:06+00:00,[],None
280,https://github.com/a-zinoch/CRC.git,2024-04-02 17:05:52+00:00,,0,a-zinoch/CRC,781056873,SystemVerilog,CRC,4,0,2024-04-02 17:07:36+00:00,[],None
281,https://github.com/Yacann/verilog-logisim-stack.git,2024-04-03 18:39:47+00:00,,0,Yacann/verilog-logisim-stack,781629798,SystemVerilog,verilog-logisim-stack,55,0,2024-04-03 19:15:03+00:00,[],None
282,https://github.com/manojlopekovic/generic_flash_bus_VIP.git,2024-03-18 14:25:14+00:00,,0,manojlopekovic/generic_flash_bus_VIP,773860485,SystemVerilog,generic_flash_bus_VIP,383,0,2024-03-18 14:56:42+00:00,[],None
283,https://github.com/memory-of-star/avmm_memory_sim_module.git,2024-04-01 12:15:56+00:00,"a simple simulator for memory with avmm interface, in system verilog",0,memory-of-star/avmm_memory_sim_module,780406276,SystemVerilog,avmm_memory_sim_module,4,0,2024-04-01 13:17:33+00:00,[],None
284,https://github.com/HassanKhaled11/SFR_UVM_RAL.git,2024-04-06 06:04:19+00:00,Special function register full UVM environement with practicing Register Abstraction Level ,0,HassanKhaled11/SFR_UVM_RAL,782821247,SystemVerilog,SFR_UVM_RAL,643,0,2024-04-06 06:05:54+00:00,[],None
285,https://github.com/Zelmoghazy/SystemVerilog.git,2024-03-22 01:30:18+00:00,,0,Zelmoghazy/SystemVerilog,775756054,SystemVerilog,SystemVerilog,44,0,2024-03-25 14:39:02+00:00,[],None
286,https://github.com/mcquerol/direct-digital-frequency-synthesis-systemverilog.git,2024-03-16 18:33:53+00:00,,0,mcquerol/direct-digital-frequency-synthesis-systemverilog,773097952,SystemVerilog,direct-digital-frequency-synthesis-systemverilog,619,0,2024-03-16 19:00:53+00:00,[],None
287,https://github.com/Ken0221/DCS.git,2024-03-14 11:34:59+00:00,"⚡Digital Circuit and System , 🎓 NYCU ECE [2023 fall]",0,Ken0221/DCS,772019150,SystemVerilog,DCS,11746,0,2024-03-29 06:02:35+00:00,[],None
288,https://github.com/zidhartha/Quartus.git,2024-03-29 10:48:45+00:00,,1,zidhartha/Quartus,779232799,SystemVerilog,Quartus,24,0,2024-03-29 11:09:28+00:00,[],None
289,https://github.com/Nalla118827/Mod_12_counter.git,2024-04-09 06:31:10+00:00,"The MOD 12 Loadable UP/DOWN Counter is a vital component in digital electronics, particularly in applications requiring precise counting and timing functionalities. ",0,Nalla118827/Mod_12_counter,784079076,SystemVerilog,Mod_12_counter,1021,0,2024-04-10 06:56:48+00:00,[],https://api.github.com/licenses/mit
290,https://github.com/grahampfeifer1/Project-pt.-2.git,2024-04-11 18:01:57+00:00,,0,grahampfeifer1/Project-pt.-2,785351173,SystemVerilog,Project-pt.-2,1,0,2024-04-11 18:11:12+00:00,[],None
291,https://github.com/drgarbi/async_fifo.git,2024-03-27 23:56:45+00:00,Asynchronous FIFO implementation in Verilog,0,drgarbi/async_fifo,778554697,SystemVerilog,async_fifo,30,0,2024-04-11 21:30:57+00:00,[],https://api.github.com/licenses/gpl-3.0
292,https://github.com/KhoaPham12092002/SYSTEMVERILOG.git,2024-04-09 16:06:52+00:00,,0,KhoaPham12092002/SYSTEMVERILOG,784319863,SystemVerilog,SYSTEMVERILOG,7,0,2024-04-09 16:12:30+00:00,[],None
293,https://github.com/nithin2911/DDR4MemoryController.git,2024-04-09 04:53:55+00:00,,0,nithin2911/DDR4MemoryController,784049792,SystemVerilog,DDR4MemoryController,2356,0,2024-04-09 05:34:51+00:00,[],https://api.github.com/licenses/mit
294,https://github.com/florianhirner/dsd_ku_example.git,2024-03-13 16:46:06+00:00,,0,florianhirner/dsd_ku_example,771628808,SystemVerilog,dsd_ku_example,534,0,2024-03-13 16:53:42+00:00,[],None
295,https://github.com/tornupnegatives/alu4.git,2024-03-28 17:34:12+00:00,Logical Design & Layout of 4-Bit ALU,0,tornupnegatives/alu4,778931806,SystemVerilog,alu4,3590,0,2024-04-12 17:28:09+00:00,[],None
296,https://github.com/geanjrii/Contador_esteira.git,2024-04-13 03:13:04+00:00,,0,geanjrii/Contador_esteira,785966762,SystemVerilog,Contador_esteira,8071,0,2024-04-13 03:20:56+00:00,[],None
297,https://github.com/Pennylandia12/FInal-Project.git,2024-04-12 16:46:19+00:00,,0,Pennylandia12/FInal-Project,785800361,SystemVerilog,FInal-Project,7230,0,2024-04-12 16:46:25+00:00,[],None
298,https://github.com/Rerecich/CPEN211-CPU.git,2024-03-08 00:54:42+00:00,Central processing unit (CPU) design in Verilog,0,Rerecich/CPEN211-CPU,768914289,SystemVerilog,CPEN211-CPU,18,0,2024-03-08 01:12:52+00:00,[],None
299,https://github.com/Navneet-Singh20/APB_Protocol_UVM.git,2024-03-07 05:55:53+00:00,I have verified APB Protocol by using UVM Methodology,0,Navneet-Singh20/APB_Protocol_UVM,768460620,SystemVerilog,APB_Protocol_UVM,3695,0,2024-03-07 06:29:31+00:00,[],None
300,https://github.com/Navneet-Singh20/Assertions_Practice.git,2024-03-08 07:37:46+00:00,I have solved 30+ Assertions. EDAPlayground Link : https://www.edaplayground.com/x/PmGQ ,0,Navneet-Singh20/Assertions_Practice,769028104,SystemVerilog,Assertions_Practice,34,0,2024-03-08 07:39:16+00:00,[],None
301,https://github.com/rohith2h2/Syncrhonous_FIFO.git,2024-03-07 00:09:01+00:00,,0,rohith2h2/Syncrhonous_FIFO,768363426,SystemVerilog,Syncrhonous_FIFO,4,0,2024-03-07 00:18:09+00:00,[],None
302,https://github.com/tsengs0/UART_RTL_UVM.git,2024-03-11 02:10:46+00:00,This is a simple exercise of UART transceiver's RTL design along with UVM-based verification,0,tsengs0/UART_RTL_UVM,770142330,SystemVerilog,UART_RTL_UVM,13,0,2024-03-11 02:29:30+00:00,[],None
303,https://github.com/Priyanjana95/Neuromorphic.git,2024-03-12 12:01:29+00:00,,0,Priyanjana95/Neuromorphic,770926118,SystemVerilog,Neuromorphic,29133,0,2024-03-12 12:06:54+00:00,[],None
304,https://github.com/GaalElbaz/3-bitcounter.git,2024-03-14 13:33:25+00:00,"This repository contains SystemVerilog implementations of 3-bit counters. The counters are designed using both asynchronous and synchronous methodologies, utilizing D flip-flops and T flip-flops.",0,GaalElbaz/3-bitcounter,772070273,SystemVerilog,3-bitcounter,78,0,2024-03-14 13:38:39+00:00,[],None
305,https://github.com/gekapakos/Kapakos_Georgios_03165_XTEA.git,2024-03-12 20:13:55+00:00,"XTEA(eXteanded TEA), using systemverilog",0,gekapakos/Kapakos_Georgios_03165_XTEA,771169627,SystemVerilog,Kapakos_Georgios_03165_XTEA,5494,0,2024-03-12 20:23:18+00:00,[],None
306,https://github.com/Arunvaishnav7435/sv-forever.git,2024-03-14 04:52:37+00:00,,0,Arunvaishnav7435/sv-forever,771862288,SystemVerilog,sv-forever,3,0,2024-03-14 04:54:57+00:00,[],None
307,https://github.com/NoNounknow/ddr3_native_connect.git,2024-03-17 08:30:11+00:00,,0,NoNounknow/ddr3_native_connect,773280891,SystemVerilog,ddr3_native_connect,79,0,2024-03-17 10:52:40+00:00,[],None
308,https://github.com/sajieleza/router_verification.git,2024-03-17 12:00:43+00:00,,0,sajieleza/router_verification,773338886,SystemVerilog,router_verification,134,0,2024-03-17 12:03:51+00:00,[],None
309,https://github.com/Pranaybhavsar/VENDSENIOR.git,2024-03-23 06:20:12+00:00,,0,Pranaybhavsar/VENDSENIOR,776308038,SystemVerilog,VENDSENIOR,106,0,2024-03-23 06:31:52+00:00,[],None
310,https://github.com/smitp221/8088-Bus.git,2024-03-10 00:05:13+00:00,Creating and simulating BUS protocol for 8088 memory ,1,smitp221/8088-Bus,769748913,SystemVerilog,8088-Bus,43,0,2024-03-20 21:37:28+00:00,[],None
311,https://github.com/DHUSHYANTHDHARMAVARAPU/SV-PROJECT.git,2024-03-11 04:59:58+00:00,System verilog project ,0,DHUSHYANTHDHARMAVARAPU/SV-PROJECT,770184343,SystemVerilog,SV-PROJECT,16090,0,2024-03-21 07:11:41+00:00,[],None
312,https://github.com/mnasirEE/3_stage_pipelined_processor_RISC-V.git,2024-03-22 18:29:31+00:00,,0,mnasirEE/3_stage_pipelined_processor_RISC-V,776128105,SystemVerilog,3_stage_pipelined_processor_RISC-V,11,0,2024-03-22 18:36:19+00:00,[],None
313,https://github.com/huynguyendinhhcmut/lab2_ex2.git,2024-03-27 12:35:09+00:00,,0,huynguyendinhhcmut/lab2_ex2,778282105,SystemVerilog,lab2_ex2,3,0,2024-03-27 12:47:26+00:00,[],None
314,https://github.com/abhigna97/Design-and-Formal-Verification-of-a-Sequence-Detector-FSM-for-Enhanced-Security-Applications.git,2024-03-28 18:23:16+00:00,,0,abhigna97/Design-and-Formal-Verification-of-a-Sequence-Detector-FSM-for-Enhanced-Security-Applications,778950764,SystemVerilog,Design-and-Formal-Verification-of-a-Sequence-Detector-FSM-for-Enhanced-Security-Applications,18,0,2024-03-28 18:24:33+00:00,[],None
315,https://github.com/Dukeelian/Universal-Shift-Register.git,2024-03-30 15:45:25+00:00,,0,Dukeelian/Universal-Shift-Register,779722534,SystemVerilog,Universal-Shift-Register,1,0,2024-03-30 15:50:34+00:00,[],None
316,https://github.com/OYounis/RI5CY.git,2024-04-01 19:58:05+00:00,,0,OYounis/RI5CY,780596647,SystemVerilog,RI5CY,5575,0,2024-04-01 20:00:03+00:00,[],None
317,https://github.com/joaquinlemusm/Implementation-of-a-mux-8-to-1-with-any-output.git,2024-04-05 20:26:35+00:00,,0,joaquinlemusm/Implementation-of-a-mux-8-to-1-with-any-output,782693908,SystemVerilog,Implementation-of-a-mux-8-to-1-with-any-output,5,0,2024-04-05 20:28:53+00:00,[],https://api.github.com/licenses/mit
318,https://github.com/cp024s/Counter-Verification-SV.git,2024-04-04 10:48:46+00:00,Mod 12 Counter Verification in SV testbench,0,cp024s/Counter-Verification-SV,781947013,SystemVerilog,Counter-Verification-SV,19,0,2024-04-04 10:57:05+00:00,[],None
319,https://github.com/Arunvaishnav7435/polymorphism.git,2024-04-04 05:38:19+00:00,,0,Arunvaishnav7435/polymorphism,781826086,SystemVerilog,polymorphism,4,0,2024-04-04 05:38:45+00:00,[],None
320,https://github.com/Harshitwin/System_verilog_snip.git,2024-04-03 18:27:45+00:00,,0,Harshitwin/System_verilog_snip,781624533,SystemVerilog,System_verilog_snip,8,0,2024-04-03 18:28:28+00:00,[],https://api.github.com/licenses/mit
321,https://github.com/All0Mi/ALU-communication-via-APB-bus---SystemVerilog.git,2024-04-07 21:37:20+00:00,"The connection of ALU modules via APB bus - team project, documentation only in Polish.",0,All0Mi/ALU-communication-via-APB-bus---SystemVerilog,783434676,SystemVerilog,ALU-communication-via-APB-bus---SystemVerilog,1728,0,2024-04-07 21:44:01+00:00,[],None
322,https://github.com/oluseye-akomolede/fp_multiplier_module_main.git,2024-04-08 09:17:45+00:00,main repository for the floating point multiplier and associated testbench,0,oluseye-akomolede/fp_multiplier_module_main,783633628,SystemVerilog,fp_multiplier_module_main,6,0,2024-04-08 09:17:50+00:00,[],None
323,https://github.com/hcxxxxxx/Arch-2024Spring.git,2024-04-10 01:06:52+00:00,,0,hcxxxxxx/Arch-2024Spring,784500857,SystemVerilog,Arch-2024Spring,1386,0,2024-04-10 01:11:39+00:00,[],None
324,https://github.com/sorykkk/ALU-structural.git,2024-04-11 11:53:40+00:00,,0,sorykkk/ALU-structural,785196548,SystemVerilog,ALU-structural,7,0,2024-04-11 12:05:21+00:00,[],None
325,https://github.com/Pallaviguptha/I2C-UVM.git,2024-04-02 13:38:02+00:00,,0,Pallaviguptha/I2C-UVM,780958068,SystemVerilog,I2C-UVM,12,0,2024-04-02 13:55:12+00:00,[],None
326,https://github.com/sarimaleem/fpga-neural-net.git,2024-03-25 16:16:57+00:00,,0,sarimaleem/fpga-neural-net,777319291,SystemVerilog,fpga-neural-net,902,0,2024-03-25 17:54:17+00:00,[],None
327,https://github.com/Lin-Yu-Ming/Canny-Edge-Detection-CED.git,2024-04-11 12:48:57+00:00,,0,Lin-Yu-Ming/Canny-Edge-Detection-CED,785218573,SystemVerilog,Canny-Edge-Detection-CED,23,0,2024-04-11 13:10:10+00:00,[],None
328,https://github.com/gaozheng2001/three_digit_decimal_counter.git,2024-04-12 08:50:55+00:00,,0,gaozheng2001/three_digit_decimal_counter,785615483,SystemVerilog,three_digit_decimal_counter,3663,0,2024-04-12 08:51:08+00:00,[],None
329,https://github.com/Mohan-KGM/parking_lot.git,2024-04-13 05:38:20+00:00,"Design a Verilog-based parking lot system with gates, sensors, and spot management FSMs, then verify its functionality through extensive test benching covering normal and failure scenarios.",0,Mohan-KGM/parking_lot,785996350,SystemVerilog,parking_lot,6,0,2024-04-13 05:44:01+00:00,[],None
330,https://github.com/geanjrii/Semaforo.git,2024-04-13 03:13:51+00:00,,0,geanjrii/Semaforo,785966929,SystemVerilog,Semaforo,8005,0,2024-04-13 03:21:54+00:00,[],None
331,https://github.com/calonso88/tt06-rsa.git,2024-03-20 19:06:42+00:00,,0,calonso88/tt06-rsa,775102807,SystemVerilog,tt06-rsa,381,0,2024-04-03 20:22:37+00:00,[],https://api.github.com/licenses/apache-2.0
332,https://github.com/KushalKumarJujare/PacoReinaCampo-SoC-DV.git,2024-03-14 16:15:14+00:00,,0,KushalKumarJujare/PacoReinaCampo-SoC-DV,772147701,SystemVerilog,PacoReinaCampo-SoC-DV,24173,0,2024-03-14 16:16:28+00:00,[],https://api.github.com/licenses/mit
333,https://github.com/Shiba0228/PLL-circuit-implementation.git,2024-03-15 06:58:27+00:00,simple PLL circuit,0,Shiba0228/PLL-circuit-implementation,772425423,SystemVerilog,PLL-circuit-implementation,1,0,2024-03-15 06:59:52+00:00,[],None
334,https://github.com/atfox272/nios_test.git,2024-03-14 18:55:41+00:00,,0,atfox272/nios_test,772216746,SystemVerilog,nios_test,566,0,2024-03-14 18:58:43+00:00,[],None
335,https://github.com/alimahani/Crypto_cores.git,2024-03-14 14:52:54+00:00,,0,alimahani/Crypto_cores,772108573,SystemVerilog,Crypto_cores,16,0,2024-03-14 19:10:51+00:00,[],None
336,https://github.com/ariz207/Verilog-Alarm-Clock.git,2024-03-16 19:50:04+00:00,,0,ariz207/Verilog-Alarm-Clock,773117679,SystemVerilog,Verilog-Alarm-Clock,683,0,2024-03-16 19:55:26+00:00,[],None
337,https://github.com/floAfentaki/Fault-Analysis-of-Digital-Printed-MLPs.git,2024-03-11 14:42:49+00:00,"Fault Sensitivity Analysis of Printed Bespoke Multilayer Perceptron Classifiers Pal, P.; Afentaki, F.; Zhao, H.; Saglam, G.; Hefenbrock, M.; Zervakis, G.; Beigl, M.; Tahoori, M. B. 2024 IEEE European Test Symposium (ETS), IEEE, 2024",0,floAfentaki/Fault-Analysis-of-Digital-Printed-MLPs,770432438,SystemVerilog,Fault-Analysis-of-Digital-Printed-MLPs,23741,0,2024-03-11 20:59:09+00:00,[],None
338,https://github.com/sumanthmortha/module-4.git,2024-03-18 09:55:36+00:00,,0,sumanthmortha/module-4,773733795,SystemVerilog,module-4,8,0,2024-03-18 09:58:39+00:00,[],None
339,https://github.com/HoesenG/fm_radio.git,2024-03-05 00:16:45+00:00,,0,HoesenG/fm_radio,767244652,SystemVerilog,fm_radio,27946,0,2024-03-05 00:51:07+00:00,[],None
340,https://github.com/Skiiippp/OtterPipeline.git,2024-03-13 21:19:58+00:00,swaos,0,Skiiippp/OtterPipeline,771736813,SystemVerilog,OtterPipeline,54,0,2024-03-14 17:34:41+00:00,[],None
341,https://github.com/HakeemOS/VerificationDemo.git,2024-03-07 14:26:14+00:00,,0,HakeemOS/VerificationDemo,768675495,SystemVerilog,VerificationDemo,6566,0,2024-03-07 14:33:33+00:00,[],None
342,https://github.com/GlennWilliam/FroggerFPGA.git,2024-03-21 08:53:42+00:00,,0,GlennWilliam/FroggerFPGA,775364085,SystemVerilog,FroggerFPGA,1606,0,2024-03-21 08:55:35+00:00,[],None
343,https://github.com/jays-01/FIR_Pipelined.git,2024-03-23 10:13:20+00:00,,0,jays-01/FIR_Pipelined,776370238,SystemVerilog,FIR_Pipelined,402,0,2024-03-23 10:16:24+00:00,[],None
344,https://github.com/MameMame777/SVIP.git,2024-03-17 09:28:29+00:00,,0,MameMame777/SVIP,773296024,SystemVerilog,SVIP,10,0,2024-03-17 09:29:00+00:00,[],None
345,https://github.com/sarpyvz/FPGA.git,2024-03-07 18:25:31+00:00,Using Verilog to design circuits and programme FPGA ,0,sarpyvz/FPGA,768788601,SystemVerilog,FPGA,8,0,2024-03-07 18:27:04+00:00,[],None
346,https://github.com/wyatt-tack/CPE233.git,2024-03-12 07:01:13+00:00,Final Project for CPE-233 at Cal Poly. Uses Risc-V ISA on a 32 bit MCU designed for Basys-3 Artix-7 FPGA breakout. MCU specifically used for I2C read/write and stepper motor control,0,wyatt-tack/CPE233,770791579,SystemVerilog,CPE233,125709,0,2024-03-24 00:45:41+00:00,[],None
347,https://github.com/mohit-verma-mv/VirtualSequence_VirtualSequencer.git,2024-03-19 11:59:32+00:00,,0,mohit-verma-mv/VirtualSequence_VirtualSequencer,774352475,SystemVerilog,VirtualSequence_VirtualSequencer,11,0,2024-03-19 12:07:08+00:00,[],None
348,https://github.com/touhid314/Digital-Electronics-Verilog.git,2024-03-25 18:35:34+00:00,Verilog and SystemVerilog codes done as part of EEE303 Digital Electronics course,0,touhid314/Digital-Electronics-Verilog,777379218,SystemVerilog,Digital-Electronics-Verilog,374,0,2024-03-25 19:08:31+00:00,[],None
349,https://github.com/saba-ja/systemverilog-for-verification-examples.git,2024-03-26 18:51:12+00:00,,0,saba-ja/systemverilog-for-verification-examples,777922128,SystemVerilog,systemverilog-for-verification-examples,68,0,2024-03-26 18:51:32+00:00,[],None
350,https://github.com/adarmaori/verilog-mersene.git,2024-03-25 21:11:55+00:00,An FPGA circuit to expedite the primality checking of mersene prime candidates,0,adarmaori/verilog-mersene,777438103,SystemVerilog,verilog-mersene,16,0,2024-03-25 21:22:40+00:00,[],None
351,https://github.com/PankajNair/5-Stage-Pipelined-RISC-V-Processor.git,2024-03-30 11:31:18+00:00,My implementation of a pipelined RISC-V processor,0,PankajNair/5-Stage-Pipelined-RISC-V-Processor,779637935,SystemVerilog,5-Stage-Pipelined-RISC-V-Processor,428,0,2024-03-30 19:26:21+00:00,[],None
352,https://github.com/Sukhithaaithal/RAL_registers.git,2024-04-01 04:46:31+00:00,,0,Sukhithaaithal/RAL_registers,780257436,SystemVerilog,RAL_registers,148,0,2024-04-01 04:47:36+00:00,[],None
353,https://github.com/ic35hao/AHB-RAM.git,2024-04-01 13:27:18+00:00,,0,ic35hao/AHB-RAM,780433914,SystemVerilog,AHB-RAM,51,0,2024-04-01 13:30:56+00:00,[],None
354,https://github.com/stargazer77077/ViterbiDecoder.git,2024-04-01 18:23:28+00:00,,0,stargazer77077/ViterbiDecoder,780560927,SystemVerilog,ViterbiDecoder,5,0,2024-04-01 18:34:30+00:00,[],None
355,https://github.com/saira-ijaz/lab_8.git,2024-04-01 18:25:59+00:00,,0,saira-ijaz/lab_8,780561899,SystemVerilog,lab_8,1263,0,2024-04-01 18:29:28+00:00,[],None
356,https://github.com/turri21/LED_Test-neptuno.git,2024-03-21 18:24:43+00:00,,0,turri21/LED_Test-neptuno,775623618,SystemVerilog,LED_Test-neptuno,135,0,2024-03-31 23:47:44+00:00,[],None
357,https://github.com/AstroPix/compair-fw.git,2024-03-14 19:02:53+00:00,ComPair Firmware Repository,0,AstroPix/compair-fw,772219420,SystemVerilog,compair-fw,179,0,2024-04-03 14:00:17+00:00,[],https://api.github.com/licenses/gpl-3.0
358,https://github.com/Shankeydev/UART_DV.git,2024-04-04 10:08:58+00:00,,0,Shankeydev/UART_DV,781930116,SystemVerilog,UART_DV,11,0,2024-04-04 10:19:14+00:00,[],None
359,https://github.com/MasterPlayer/mp_irq_retryer.git,2024-04-07 15:40:47+00:00,interrupt retry engine for regenerate interrupts signal,0,MasterPlayer/mp_irq_retryer,783331111,SystemVerilog,mp_irq_retryer,1,0,2024-04-07 16:11:24+00:00,[],https://api.github.com/licenses/mit
360,https://github.com/Stork1323/Single_Cycle_Processor_RISC_V_32I.git,2024-03-26 15:51:16+00:00,,0,Stork1323/Single_Cycle_Processor_RISC_V_32I,777842688,SystemVerilog,Single_Cycle_Processor_RISC_V_32I,3973,0,2024-03-26 17:05:25+00:00,[],None
361,https://github.com/karthik5102001/System_Verilog_Verification.git,2024-03-30 21:55:00+00:00,,0,karthik5102001/System_Verilog_Verification,779822785,SystemVerilog,System_Verilog_Verification,647,0,2024-03-30 22:42:41+00:00,[],None
362,https://github.com/ATME-VLSI-Incubation/Test_Repo_No_BackUp.git,2024-04-10 14:47:05+00:00,,0,ATME-VLSI-Incubation/Test_Repo_No_BackUp,784782343,SystemVerilog,Test_Repo_No_BackUp,0,0,2024-04-10 16:08:35+00:00,[],None
363,https://github.com/Sharos21/computer-architecture.git,2024-04-09 22:39:56+00:00,educational purpose ,0,Sharos21/computer-architecture,784462207,SystemVerilog,computer-architecture,21,0,2024-04-10 21:07:56+00:00,[],None
364,https://github.com/arhamhashmi01/sv-practice.git,2024-03-28 10:28:55+00:00,"This repository contains an extensive learning journey of SystemVerilog, exercises and projects to enhance the understanding and proficiency in the hardware description language",0,arhamhashmi01/sv-practice,778750810,SystemVerilog,sv-practice,7,0,2024-04-06 19:07:43+00:00,"['gtkwave', 'hardware-designs', 'rtl', 'systemverilog', 'vivado']",None
365,https://github.com/parvathy10/verification-environment-for-adder.git,2024-04-11 05:07:48+00:00,,0,parvathy10/verification-environment-for-adder,785051806,SystemVerilog,verification-environment-for-adder,1,0,2024-04-11 05:08:41+00:00,[],None
366,https://github.com/AnaFallas/Digitales.git,2024-03-05 22:23:28+00:00,,0,AnaFallas/Digitales,767783560,SystemVerilog,Digitales,70,0,2024-03-26 20:36:35+00:00,[],None
367,https://github.com/MarizSabry/FIFO-SystemVerilog.git,2024-04-11 19:35:02+00:00,,0,MarizSabry/FIFO-SystemVerilog,785385485,SystemVerilog,FIFO-SystemVerilog,3,0,2024-04-11 19:39:09+00:00,[],None
368,https://github.com/ghotrs4/Hardware-Implementation-of-Image-Decompressor.git,2024-04-11 22:12:13+00:00,,0,ghotrs4/Hardware-Implementation-of-Image-Decompressor,785439780,SystemVerilog,Hardware-Implementation-of-Image-Decompressor,2002,0,2024-04-11 22:17:23+00:00,[],None
369,https://github.com/lanSall/finalReport.git,2024-04-01 16:34:33+00:00,,0,lanSall/finalReport,780514195,SystemVerilog,finalReport,8643,0,2024-04-01 16:34:39+00:00,[],None
370,https://github.com/DianaNatali/tt06_grayscale_sobel.git,2024-04-06 23:38:11+00:00,,0,DianaNatali/tt06_grayscale_sobel,783095922,SystemVerilog,tt06_grayscale_sobel,76,0,2024-04-06 23:46:15+00:00,[],https://api.github.com/licenses/apache-2.0
371,https://github.com/geanjrii/Display-7-segmentos.git,2024-04-13 03:23:56+00:00,,0,geanjrii/Display-7-segmentos,785969049,SystemVerilog,Display-7-segmentos,8184,0,2024-04-13 03:24:05+00:00,[],None
372,https://github.com/gabogh123/Arqui2_Proyecto1.git,2024-03-05 23:21:39+00:00,Primer Proyecto del curso de Arquitectura de Computadores ,0,gabogh123/Arqui2_Proyecto1,767801878,SystemVerilog,Arqui2_Proyecto1,9577,0,2024-04-10 18:50:43+00:00,[],None
373,https://github.com/Midos3d/Aes.git,2024-04-13 11:07:37+00:00,,0,Midos3d/Aes,786078211,SystemVerilog,Aes,6,0,2024-04-13 11:08:29+00:00,[],None
374,https://github.com/riktaco/Simple-RISC-Machine.git,2024-03-06 16:48:49+00:00,,0,riktaco/Simple-RISC-Machine,768201467,SystemVerilog,Simple-RISC-Machine,18,0,2024-03-06 16:57:08+00:00,[],None
375,https://github.com/Navneet-Singh20/AHBLite_to_APB_Bridge.git,2024-03-07 06:54:36+00:00,I have verified AHBLite to APB birdge. In which AHBLite will act as a Slave and APB act as Master,0,Navneet-Singh20/AHBLite_to_APB_Bridge,768481121,SystemVerilog,AHBLite_to_APB_Bridge,5059,0,2024-03-07 07:13:18+00:00,[],None
376,https://github.com/Basavakirana/Router-1-3-Verification.git,2024-03-10 14:39:18+00:00,Verification of Router1*3 using UVM,0,Basavakirana/Router-1-3-Verification,769957926,SystemVerilog,Router-1-3-Verification,42,0,2024-03-10 15:07:12+00:00,[],None
377,https://github.com/NataliaBoncea/FPGA-Mouse-communication.git,2024-03-10 17:43:41+00:00,,0,NataliaBoncea/FPGA-Mouse-communication,770019683,SystemVerilog,FPGA-Mouse-communication,7326,0,2024-03-10 17:52:30+00:00,[],None
378,https://github.com/rohith2h2/Odd-frequency-divider.git,2024-03-10 20:10:17+00:00,Odd frequency Divider with and without 50% duty cycle,0,rohith2h2/Odd-frequency-divider,770062109,SystemVerilog,Odd-frequency-divider,2,0,2024-03-10 20:13:00+00:00,[],None
379,https://github.com/jayasinghedr/Single-Cycle-RISC-V-Processor.git,2024-03-09 18:09:53+00:00,A single cycle processor based on RISC-V 32 bit architecture,0,jayasinghedr/Single-Cycle-RISC-V-Processor,769668409,SystemVerilog,Single-Cycle-RISC-V-Processor,1133,0,2024-03-09 18:47:11+00:00,[],None
380,https://github.com/pic88/VLSI-RISC-V--PIC16F1826.git,2024-03-13 09:39:43+00:00,verilog design RISC-V mcu ,0,pic88/VLSI-RISC-V--PIC16F1826,771432530,SystemVerilog,VLSI-RISC-V--PIC16F1826,3,0,2024-03-13 09:47:58+00:00,[],None
381,https://github.com/joselcuevam/gituvm.git,2024-03-12 09:21:35+00:00,test git commands with miscellaneous and uvm files ,0,joselcuevam/gituvm,770851327,SystemVerilog,gituvm,3,0,2024-03-12 09:59:58+00:00,[],None
382,https://github.com/Chasee/CPE233_FINAL_HW.git,2024-03-13 16:51:39+00:00,,0,Chasee/CPE233_FINAL_HW,771631622,SystemVerilog,CPE233_FINAL_HW,7,0,2024-03-13 16:56:45+00:00,[],None
383,https://github.com/Arunvaishnav7435/SV-NBA.git,2024-03-17 17:06:56+00:00,,0,Arunvaishnav7435/SV-NBA,773440453,SystemVerilog,SV-NBA,3,0,2024-03-17 17:08:17+00:00,[],None
384,https://github.com/dcmid/async_fifo.git,2024-03-12 08:15:17+00:00,,0,dcmid/async_fifo,770820908,SystemVerilog,async_fifo,3,0,2024-03-12 08:15:40+00:00,[],None
385,https://github.com/GaalElbaz/four_buttons_riddle.git,2024-03-20 11:23:29+00:00," The ""Four Buttons Riddle"" is a logic puzzle where you aim to toggle four buttons around a central light to achieve a uniform state (all on or all off). Each button press rotates the table, complicating the task. Strategize your moves to solve the puzzle efficiently.",0,GaalElbaz/four_buttons_riddle,774884631,SystemVerilog,four_buttons_riddle,124,0,2024-03-20 11:27:26+00:00,[],None
386,https://github.com/salunkead/SVCodingExcercises.git,2024-03-11 05:19:00+00:00,,0,salunkead/SVCodingExcercises,770189705,SystemVerilog,SVCodingExcercises,114,0,2024-03-11 05:27:57+00:00,[],None
387,https://github.com/BNiVeDiTa29/SV_Project11.git,2024-03-05 19:20:31+00:00,,0,BNiVeDiTa29/SV_Project11,767717994,SystemVerilog,SV_Project11,2670,0,2024-03-11 06:01:11+00:00,[],None
388,https://github.com/chenpeijun256/riscv-1s.git,2024-03-25 00:14:09+00:00,RISC-V core with no pipeline,0,chenpeijun256/riscv-1s,776978983,SystemVerilog,riscv-1s,24,0,2024-03-25 01:48:25+00:00,[],https://api.github.com/licenses/gpl-2.0
389,https://github.com/2024-Spring-SoC/lab2.git,2024-03-25 09:03:58+00:00,Lab2. APB Configuration ,0,2024-Spring-SoC/lab2,777130426,SystemVerilog,lab2,6,0,2024-03-25 09:07:05+00:00,[],None
390,https://github.com/NAQI-UL-HASSAN/LAB_7.git,2024-03-25 21:46:53+00:00,,0,NAQI-UL-HASSAN/LAB_7,777449207,SystemVerilog,LAB_7,4854,0,2024-03-25 21:49:05+00:00,[],None
391,https://github.com/satyaprakashakula/Cell-SPU-Lite-Multimedia-Processor.git,2024-03-26 23:04:52+00:00,,0,satyaprakashakula/Cell-SPU-Lite-Multimedia-Processor,778011343,SystemVerilog,Cell-SPU-Lite-Multimedia-Processor,20,0,2024-03-26 23:07:14+00:00,[],None
392,https://github.com/Alexis505/riscv_segmentado.git,2024-03-25 18:06:09+00:00,This repo contains a segmented processor able to run some riscv instructions. Look at readme file for more details,0,Alexis505/riscv_segmentado,777366706,SystemVerilog,riscv_segmentado,28,0,2024-03-27 18:07:43+00:00,[],https://api.github.com/licenses/gpl-3.0
393,https://github.com/jethtxiao/cmac_100g.git,2024-03-29 07:13:39+00:00,cmac 100g eth on xcvu3p-ffvc1517-2-i,0,jethtxiao/cmac_100g,779161366,SystemVerilog,cmac_100g,11137,0,2024-03-29 07:20:43+00:00,[],None
394,https://github.com/DianaNatali/grayscale_sobel_cac.git,2024-04-01 02:20:53+00:00,,0,DianaNatali/grayscale_sobel_cac,780221171,SystemVerilog,grayscale_sobel_cac,49,0,2024-04-01 03:07:34+00:00,[],None
395,https://github.com/BHKGITT/SV_TB.git,2024-04-02 04:40:32+00:00,,0,BHKGITT/SV_TB,780745390,SystemVerilog,SV_TB,3,0,2024-04-02 04:42:02+00:00,[],None
396,https://github.com/perlindgren/muldiv.git,2024-04-02 21:08:18+00:00,Muldiv experiments on ARTY,0,perlindgren/muldiv,781154983,SystemVerilog,muldiv,3,0,2024-04-02 21:18:11+00:00,[],None
397,https://github.com/Emkot87/AnnSV.git,2024-04-02 08:51:19+00:00,,0,Emkot87/AnnSV,780835893,SystemVerilog,AnnSV,7,0,2024-04-02 08:53:21+00:00,[],None
398,https://github.com/expologtechno/AHB_memory_001.git,2024-03-09 12:31:26+00:00,AHB slave RTL with memory ,0,expologtechno/AHB_memory_001,769561119,SystemVerilog,AHB_memory_001,402,0,2024-03-09 12:55:46+00:00,[],None
399,https://github.com/MiniVoitz/AES128_SV.git,2024-03-22 08:32:19+00:00,,0,MiniVoitz/AES128_SV,775883286,SystemVerilog,AES128_SV,211,0,2024-03-22 08:36:12+00:00,[],None
400,https://github.com/VeresDenisa/unit-addr-decoder-4-sw-sv-sva.git,2024-03-08 09:56:21+00:00,,0,VeresDenisa/unit-addr-decoder-4-sw-sv-sva,769080370,SystemVerilog,unit-addr-decoder-4-sw-sv-sva,1239,0,2024-03-22 12:34:26+00:00,[],None
401,https://github.com/alex2kameboss/Matrix-multiplier.git,2024-03-05 15:07:00+00:00,,0,alex2kameboss/Matrix-multiplier,767588108,SystemVerilog,Matrix-multiplier,55,0,2024-03-05 15:41:49+00:00,[],https://api.github.com/licenses/gpl-3.0
402,https://github.com/bhavyareddygandeti/MtE-Design.git,2024-03-05 01:16:37+00:00,,0,bhavyareddygandeti/MtE-Design,767262213,SystemVerilog,MtE-Design,169,0,2024-04-10 06:32:27+00:00,[],None
403,https://github.com/T4gg12/DLD-Final_Project.git,2024-04-10 21:20:10+00:00,,0,T4gg12/DLD-Final_Project,784934203,SystemVerilog,DLD-Final_Project,7230,0,2024-04-10 21:20:17+00:00,[],None
404,https://github.com/sarenap/GitHub-Pages-.git,2024-04-03 06:24:49+00:00,cse110,0,sarenap/GitHub-Pages-,781310499,SystemVerilog,GitHub-Pages-,3496,0,2024-04-13 05:19:37+00:00,[],None
405,https://github.com/sali-n/RISCV-Processor.git,2024-03-26 04:41:41+00:00,RISCV processor done in both single cycle and pipeline (with CSR support) form.,0,sali-n/RISCV-Processor,777561569,SystemVerilog,RISCV-Processor,17,0,2024-03-28 04:37:42+00:00,[],None
406,https://github.com/rowannaguib/ALU.git,2024-03-12 17:31:00+00:00,"built a Verification Environment for ALU, in2cluding verification plan ",0,rowannaguib/ALU,771101255,SystemVerilog,ALU,177,0,2024-03-15 16:44:39+00:00,[],None
407,https://github.com/Mahjabeen632/lab_4.git,2024-03-18 15:27:26+00:00,,0,Mahjabeen632/lab_4,773892828,SystemVerilog,lab_4,22,0,2024-03-18 15:28:39+00:00,[],None
408,https://github.com/PrintedElectronics/Fault_Sensitivity_Analysis.git,2024-03-12 13:12:29+00:00,,0,PrintedElectronics/Fault_Sensitivity_Analysis,770970099,SystemVerilog,Fault_Sensitivity_Analysis,26792,0,2024-03-12 13:13:33+00:00,[],None
409,https://github.com/asimahsan1990/Cadence-Exersice.git,2024-03-13 14:06:51+00:00,,0,asimahsan1990/Cadence-Exersice,771552619,SystemVerilog,Cadence-Exersice,10,0,2024-03-13 14:33:28+00:00,[],None
410,https://github.com/VijayKotagiri08/Fifo_mem.git,2024-03-12 21:03:26+00:00,Design and Verification of Asynchronous FIFO using SV and UVM environment,0,VijayKotagiri08/Fifo_mem,771187134,SystemVerilog,Fifo_mem,13554,0,2024-03-12 21:08:11+00:00,[],None
411,https://github.com/SamehM20/RISC-V.git,2024-03-05 14:56:36+00:00,,0,SamehM20/RISC-V,767582945,SystemVerilog,RISC-V,11,0,2024-03-05 15:20:08+00:00,[],None
412,https://github.com/malikshanaah1999/AXI_Project.git,2024-03-05 21:24:23+00:00,,0,malikshanaah1999/AXI_Project,767764187,SystemVerilog,AXI_Project,12,0,2024-03-05 21:25:04+00:00,[],None
413,https://github.com/aaayann/lab4.git,2024-03-05 07:09:21+00:00,combinational circuits using K-maps,0,aaayann/lab4,767370815,SystemVerilog,lab4,287,0,2024-03-05 07:16:35+00:00,[],None
414,https://github.com/mohit-verma-mv/Configurable-Testbench-Topology-UVM.git,2024-03-09 09:58:13+00:00,,0,mohit-verma-mv/Configurable-Testbench-Topology-UVM,769517454,SystemVerilog,Configurable-Testbench-Topology-UVM,7,0,2024-03-09 10:00:45+00:00,[],None
415,https://github.com/Arunvaishnav7435/fifo_queue.git,2024-03-10 18:06:45+00:00,,0,Arunvaishnav7435/fifo_queue,770026950,SystemVerilog,fifo_queue,3,0,2024-03-10 18:07:31+00:00,[],None
416,https://github.com/MameMame777/verilator_test.git,2024-03-09 13:54:07+00:00,,0,MameMame777/verilator_test,769586383,SystemVerilog,verilator_test,21,0,2024-03-10 02:02:25+00:00,[],None
417,https://github.com/Vinod971/My-UVM.git,2024-03-25 20:18:54+00:00,,0,Vinod971/My-UVM,777418936,SystemVerilog,My-UVM,26,0,2024-03-25 20:21:47+00:00,[],None
418,https://github.com/VishnuMadupoju/Ooops_Based_Dual_Tb.git,2024-03-25 16:20:58+00:00,,0,VishnuMadupoju/Ooops_Based_Dual_Tb,777321174,SystemVerilog,Ooops_Based_Dual_Tb,5,0,2024-03-25 16:26:37+00:00,[],None
419,https://github.com/gunnchOS3k/eg3573_lab3_6443.git,2024-03-26 16:23:13+00:00,,0,gunnchOS3k/eg3573_lab3_6443,777857301,SystemVerilog,eg3573_lab3_6443,3,0,2024-03-26 16:23:18+00:00,[],None
420,https://github.com/LakshmiRajkumarM/Half-Adder-Verification.git,2024-03-31 05:15:43+00:00,,0,LakshmiRajkumarM/Half-Adder-Verification,779902608,SystemVerilog,Half-Adder-Verification,3,0,2024-03-31 05:19:05+00:00,[],None
421,https://github.com/MurchanaSaikia/APB.git,2024-03-30 18:25:52+00:00,,0,MurchanaSaikia/APB,779769099,SystemVerilog,APB,310,0,2024-03-30 18:29:30+00:00,[],None
422,https://github.com/mikhailkhokhlov/elastic-buffers.git,2024-04-01 17:18:38+00:00,,0,mikhailkhokhlov/elastic-buffers,780533657,SystemVerilog,elastic-buffers,2,0,2024-04-01 18:59:32+00:00,[],None
423,https://github.com/nandish-jha/xswitch-verification.git,2024-04-02 04:30:38+00:00,,0,nandish-jha/xswitch-verification,780742739,SystemVerilog,xswitch-verification,14,0,2024-04-02 04:31:19+00:00,[],None
424,https://github.com/cooper-union-ece-251-marano/final-project-ece-251-spring-2024-computer_design_template.git,2024-04-02 19:36:33+00:00,final-project-ece-251-spring-2024-computer_design_template created by GitHub Classroom,6,cooper-union-ece-251-marano/final-project-ece-251-spring-2024-computer_design_template,781120595,SystemVerilog,final-project-ece-251-spring-2024-computer_design_template,22,0,2024-04-02 19:36:40+00:00,[],https://api.github.com/licenses/mit
425,https://github.com/foziD123/Scalable-Hardware-Accelerator-for-Personalized-Stress-Detection.git,2024-04-03 13:36:30+00:00,"VLSI accelerator for personalized stress detection developed at Technion University's VLSI Lab. Utilizes innovative techniques in hardware acceleration, including SVM and KNN cores, clock synchronization, and regfile management.",0,foziD123/Scalable-Hardware-Accelerator-for-Personalized-Stress-Detection,781490323,SystemVerilog,Scalable-Hardware-Accelerator-for-Personalized-Stress-Detection,4594,0,2024-04-03 13:42:32+00:00,[],None
426,https://github.com/andey-robins/dcu-verification.git,2024-03-21 17:14:07+00:00,UVM Based verification of an open-source dual compute unit manufactured for Tiny Tapeout Shuttle 5.,0,andey-robins/dcu-verification,775593228,SystemVerilog,dcu-verification,30,0,2024-04-04 16:19:58+00:00,[],https://api.github.com/licenses/mit
427,https://github.com/MatveyVisotsky/MIPS-1-core.git,2024-04-03 18:41:31+00:00,,0,MatveyVisotsky/MIPS-1-core,781630468,SystemVerilog,MIPS-1-core,2,0,2024-04-04 22:16:49+00:00,[],None
428,https://github.com/begumfilizoz/UARTDesign.git,2024-04-06 12:01:46+00:00,This is an UART designed in SystemVerilog.,0,begumfilizoz/UARTDesign,782913687,SystemVerilog,UARTDesign,90,0,2024-04-06 12:04:12+00:00,[],None
429,https://github.com/saran-r21/VLSI.git,2024-04-09 21:37:30+00:00,VLSI Design and Automation Projects,0,saran-r21/VLSI,784443881,SystemVerilog,VLSI,226,0,2024-04-09 22:21:27+00:00,[],None
430,https://github.com/romanirofaeil/ALU_UVM.git,2024-04-06 05:04:02+00:00,,0,romanirofaeil/ALU_UVM,782808084,SystemVerilog,ALU_UVM,31,0,2024-04-06 05:34:48+00:00,[],None
431,https://github.com/2024-Spring-SoC/lab4.git,2024-03-29 08:01:54+00:00,Lab4. Bursty DMA,0,2024-Spring-SoC/lab4,779176162,SystemVerilog,lab4,10,0,2024-04-09 04:30:18+00:00,[],None
432,https://github.com/jelenar-vtool/CRC_engin_env.git,2024-04-04 07:57:19+00:00,,0,jelenar-vtool/CRC_engin_env,781875819,SystemVerilog,CRC_engin_env,15768,0,2024-04-04 08:02:06+00:00,[],None
433,https://github.com/mcalmidi/CSE469.git,2024-03-27 02:06:37+00:00,,0,mcalmidi/CSE469,778061741,SystemVerilog,CSE469,463,0,2024-04-05 03:40:44+00:00,[],None
434,https://github.com/Danpythonman/fpga-super-mario.git,2024-03-17 21:56:32+00:00,,0,Danpythonman/fpga-super-mario,773521399,SystemVerilog,fpga-super-mario,175,0,2024-03-18 01:48:22+00:00,[],None
435,https://github.com/volsax/async_fifo_uvm.git,2024-04-10 05:18:55+00:00,,0,volsax/async_fifo_uvm,784565425,SystemVerilog,async_fifo_uvm,55,0,2024-04-10 05:23:20+00:00,[],None
436,https://github.com/rdroid-27/System-Verilog.git,2024-04-03 01:37:53+00:00,,0,rdroid-27/System-Verilog,781228976,SystemVerilog,System-Verilog,86,0,2024-04-03 02:28:46+00:00,[],None
437,https://github.com/SalamatinVV/Vivado.git,2024-04-07 16:14:09+00:00,vivado project,0,SalamatinVV/Vivado,783341073,SystemVerilog,Vivado,31,0,2024-04-07 16:47:20+00:00,[],None
438,https://github.com/JiteshNayak2004/JFPU.git,2024-03-22 16:58:19+00:00,floating point unit following the IEEE 754 standard,0,JiteshNayak2004/JFPU,776090262,SystemVerilog,JFPU,127,0,2024-04-10 18:07:17+00:00,[],None
439,https://github.com/Ariel424/UVM-Verification-of-D-FF.git,2024-04-12 10:46:05+00:00,Dealy Flip-Flop Test Code,0,Ariel424/UVM-Verification-of-D-FF,785657126,SystemVerilog,UVM-Verification-of-D-FF,1,0,2024-04-12 10:57:45+00:00,[],None
440,https://github.com/geanjrii/Cafeteira.git,2024-04-13 03:11:21+00:00,,0,geanjrii/Cafeteira,785966406,SystemVerilog,Cafeteira,8438,0,2024-04-13 03:20:00+00:00,[],None
441,https://github.com/OscarM2023/Digitales_Ronny2024.git,2024-03-05 22:30:00+00:00,Implementación de subset de instrucciones de RISCV32i en microarquitectura monociclo.,0,OscarM2023/Digitales_Ronny2024,767785570,SystemVerilog,Digitales_Ronny2024,181,0,2024-04-10 23:24:44+00:00,[],None
442,https://github.com/Lenin8880/AHB2APB.git,2024-04-13 06:35:37+00:00,"The AHB-APB Bridge Verification Project serves as an exhaustive verification suite, ensuring the bridge design's functionality and performance align with industry standards and best practices.",0,Lenin8880/AHB2APB,786009826,SystemVerilog,AHB2APB,169,0,2024-04-13 06:42:05+00:00,[],https://api.github.com/licenses/cc0-1.0
443,https://github.com/sorukohi/i2c-interface.git,2024-03-14 13:58:29+00:00,,0,sorukohi/i2c-interface,772082159,SystemVerilog,i2c-interface,3,0,2024-03-14 14:23:55+00:00,[],None
444,https://github.com/dhanush-kumar-invo/SingleCycle_riscV.git,2024-03-17 14:22:21+00:00,,0,dhanush-kumar-invo/SingleCycle_riscV,773385093,SystemVerilog,SingleCycle_riscV,18,0,2024-03-17 14:38:41+00:00,[],None
445,https://github.com/NAQI-UL-HASSAN/Lab6.git,2024-03-18 18:42:29+00:00,,0,NAQI-UL-HASSAN/Lab6,773988227,SystemVerilog,Lab6,3219,0,2024-03-18 18:44:48+00:00,[],None
446,https://github.com/dmitrodem/axi_udp.git,2024-03-15 14:13:55+00:00,,0,dmitrodem/axi_udp,772601088,SystemVerilog,axi_udp,21,0,2024-03-15 14:29:45+00:00,[],None
447,https://github.com/Stork1323/Vending-Machine.git,2024-03-13 07:27:11+00:00,,0,Stork1323/Vending-Machine,771376168,SystemVerilog,Vending-Machine,73,0,2024-03-13 07:29:13+00:00,[],None
448,https://github.com/Arunvaishnav7435/fork_joinany.git,2024-03-21 05:56:46+00:00,,0,Arunvaishnav7435/fork_joinany,775299150,SystemVerilog,fork_joinany,3,0,2024-03-21 05:57:21+00:00,[],None
449,https://github.com/kelbor-khal/100days_RTL_challenge.git,2024-03-19 11:43:21+00:00,This is my attempt to complete the 100 days RTL challenge from @Ummidichandrika,0,kelbor-khal/100days_RTL_challenge,774345503,SystemVerilog,100days_RTL_challenge,59,0,2024-03-20 16:56:34+00:00,[],None
450,https://github.com/Shiba0228/Frequency-Divider.git,2024-03-25 06:54:00+00:00,,0,Shiba0228/Frequency-Divider,777082566,SystemVerilog,Frequency-Divider,1,0,2024-03-25 06:56:42+00:00,[],None
451,https://github.com/RafHL/tb_example_2024-03-05.git,2024-03-05 23:24:32+00:00,Example for my UF team to see a basic SV test bench with file IO and a driver task,0,RafHL/tb_example_2024-03-05,767802699,SystemVerilog,tb_example_2024-03-05,1,0,2024-03-05 23:26:59+00:00,[],None
452,https://github.com/Susheelaaa/Systemverilog_basics.git,2024-03-05 10:32:36+00:00,,0,Susheelaaa/Systemverilog_basics,767459434,SystemVerilog,Systemverilog_basics,11,0,2024-03-05 12:07:13+00:00,[],None
453,https://github.com/gskip17/uart-sha-tinytapeout.git,2024-03-07 13:09:11+00:00,Tiny Tapeout submission repo.,1,gskip17/uart-sha-tinytapeout,768638608,SystemVerilog,uart-sha-tinytapeout,161,0,2024-03-07 15:23:44+00:00,[],https://api.github.com/licenses/apache-2.0
454,https://github.com/Ludini1/max-finder-system-verilog.git,2024-03-07 08:39:38+00:00,A System Verilog module for finding the largest value from a set of inputs. It is completely combinational and parameterizable to your needs.,0,Ludini1/max-finder-system-verilog,768522531,SystemVerilog,max-finder-system-verilog,7,0,2024-03-07 08:40:45+00:00,[],None
455,https://github.com/Arunvaishnav7435/Packed_Array.git,2024-03-07 06:06:10+00:00,,0,Arunvaishnav7435/Packed_Array,768463903,SystemVerilog,Packed_Array,2,0,2024-03-07 06:08:05+00:00,[],None
456,https://github.com/Navneet-Singh20/APB_Protocol_SV.git,2024-03-07 06:33:05+00:00,,0,Navneet-Singh20/APB_Protocol_SV,768473237,SystemVerilog,APB_Protocol_SV,131,0,2024-03-07 06:47:35+00:00,[],None
457,https://github.com/Pal-A-Patel/-VerificationOfDUT.git,2024-03-12 04:22:05+00:00,,0,Pal-A-Patel/-VerificationOfDUT,770738749,SystemVerilog,-VerificationOfDUT,65,0,2024-03-12 04:26:01+00:00,[],None
458,https://github.com/dcmid/pulse_cdc.git,2024-03-12 10:58:26+00:00,,0,dcmid/pulse_cdc,770896702,SystemVerilog,pulse_cdc,1,0,2024-03-12 10:58:59+00:00,[],None
459,https://github.com/tlianidis/EEK23_Present_Cipher_Encryption_Core_Lianidis.git,2024-03-10 17:12:59+00:00,This repository is created for the project in Testing and Verification of Digital Circuits course.,0,tlianidis/EEK23_Present_Cipher_Encryption_Core_Lianidis,770009822,SystemVerilog,EEK23_Present_Cipher_Encryption_Core_Lianidis,1081,0,2024-03-10 17:28:51+00:00,[],None
460,https://github.com/DeadImage/SystemVerilogMisc.git,2024-03-05 16:36:07+00:00,A bunch of different Verilog and SystemVerilog modules that I made along the way.,0,DeadImage/SystemVerilogMisc,767632222,SystemVerilog,SystemVerilogMisc,869,0,2024-03-13 08:21:56+00:00,[],https://api.github.com/licenses/apache-2.0
461,https://github.com/Srivathsa2304/4KB_BOUNDARY_AXI.git,2024-03-28 03:52:34+00:00,,0,Srivathsa2304/4KB_BOUNDARY_AXI,778615472,SystemVerilog,4KB_BOUNDARY_AXI,5,0,2024-03-28 03:53:09+00:00,[],None
462,https://github.com/huynguyendinhhcmut/lab2_ex3.git,2024-03-28 09:13:06+00:00,,0,huynguyendinhhcmut/lab2_ex3,778720002,SystemVerilog,lab2_ex3,3,0,2024-03-28 09:13:33+00:00,[],None
463,https://github.com/huynguyendinhhcmut/lab1_ex1.git,2024-03-23 13:15:17+00:00,,0,huynguyendinhhcmut/lab1_ex1,776421991,SystemVerilog,lab1_ex1,8,0,2024-03-23 13:17:07+00:00,[],None
464,https://github.com/Dedorou/bash-hash.git,2024-03-05 18:36:23+00:00,,0,Dedorou/bash-hash,767699036,SystemVerilog,bash-hash,7,0,2024-03-05 18:39:07+00:00,[],None
465,https://github.com/mohamedhossam184/TX.git,2024-03-31 17:31:20+00:00,,0,mohamedhossam184/TX,780099477,SystemVerilog,TX,139,0,2024-03-31 17:33:07+00:00,[],None
466,https://github.com/FordMiki/hardware-artificial-neuron.git,2024-03-30 14:40:22+00:00,UNIVERISTY PROJECT: Implemented artificial neuron for deepl learning hardware accelerator.,0,FordMiki/hardware-artificial-neuron,779692579,SystemVerilog,hardware-artificial-neuron,443,0,2024-04-01 11:19:08+00:00,[],None
467,https://github.com/argval/Car-Headlight-Simulator.git,2024-04-04 11:37:16+00:00,,0,argval/Car-Headlight-Simulator,781966619,SystemVerilog,Car-Headlight-Simulator,7,0,2024-04-04 15:01:12+00:00,[],https://api.github.com/licenses/apache-2.0
468,https://github.com/Rahma-Aly/APB.git,2024-04-04 19:25:06+00:00,"A simple implementation of the APB behavior , that's verified using a simple UVM environment ",0,Rahma-Aly/APB,782173483,SystemVerilog,APB,7,0,2024-04-04 19:56:48+00:00,[],None
469,https://github.com/KULeuven-MICAS/mem_def.git,2024-03-13 12:54:05+00:00,,0,KULeuven-MICAS/mem_def,771517849,SystemVerilog,mem_def,10,0,2024-04-05 17:07:40+00:00,[],None
470,https://github.com/huynguyendinhhcmut/lab3-Structural.git,2024-04-10 17:16:28+00:00,,0,huynguyendinhhcmut/lab3-Structural,784848688,SystemVerilog,lab3-Structural,8,0,2024-04-10 17:18:27+00:00,[],None
471,https://github.com/cleverever/sequential-adder.git,2024-04-06 02:07:16+00:00,A simple sequential adder to practice UVM,0,cleverever/sequential-adder,782772997,SystemVerilog,sequential-adder,5,0,2024-04-10 04:14:33+00:00,[],None
472,https://github.com/slmnemo/verilator_hierarchical_testing.git,2024-04-10 23:26:15+00:00,Test Repository to show that Verilator hierarchical referencing with parameters seems to be very buggy.,0,slmnemo/verilator_hierarchical_testing,784968005,SystemVerilog,verilator_hierarchical_testing,1,0,2024-04-10 23:26:40+00:00,[],None
473,https://github.com/24x7fpga/MIPsSingleCycle.git,2024-04-08 15:08:39+00:00,Repository containing verilog code implementing of MIPS single cycle architecture.,0,24x7fpga/MIPsSingleCycle,783785582,SystemVerilog,MIPsSingleCycle,14,0,2024-04-08 15:27:04+00:00,[],None
474,https://github.com/ismartsid/Design_and_Verification.git,2024-04-07 04:31:58+00:00,This repositary contain different designs and their testbenches,0,ismartsid/Design_and_Verification,783151429,SystemVerilog,Design_and_Verification,13,0,2024-04-08 17:41:41+00:00,[],None
475,https://github.com/ndstung/273_project.git,2024-04-09 18:22:38+00:00,,0,ndstung/273_project,784379039,SystemVerilog,273_project,14,0,2024-04-09 23:13:46+00:00,[],None
476,https://github.com/andytu101/Viterbi-Algorithm.git,2024-04-11 03:44:20+00:00,,0,andytu101/Viterbi-Algorithm,785031866,SystemVerilog,Viterbi-Algorithm,2869,0,2024-04-11 03:51:46+00:00,[],None
477,https://github.com/elisavetpaltidou/test.git,2024-04-10 17:50:14+00:00,,0,elisavetpaltidou/test,784861769,SystemVerilog,test,18,0,2024-04-10 19:45:19+00:00,[],None
478,https://github.com/deb366/SVbasics.git,2024-04-10 14:50:05+00:00,,0,deb366/SVbasics,784783736,SystemVerilog,SVbasics,38,0,2024-04-10 14:55:08+00:00,[],None
479,https://github.com/expologtechno/APB_timer.git,2024-03-18 07:04:13+00:00,,0,expologtechno/APB_timer,773662139,SystemVerilog,APB_timer,1493,0,2024-03-21 11:05:17+00:00,[],None
480,https://github.com/mleiwe/TransposonDetection.git,2024-03-22 08:06:53+00:00,Test Repository for detecting transposons from FastQ files,0,mleiwe/TransposonDetection,775873672,SystemVerilog,TransposonDetection,17404,0,2024-04-12 09:11:49+00:00,[],None
481,https://github.com/aGhandhii/EE-470.git,2024-04-11 17:47:50+00:00,Comp Arch II Project,0,aGhandhii/EE-470,785345777,SystemVerilog,EE-470,26,0,2024-04-11 17:50:22+00:00,[],None
482,https://github.com/karthik5102001/SPI_Protocol--SV.git,2024-04-09 11:11:05+00:00,System_Verilog based Design and Verification Environment,0,karthik5102001/SPI_Protocol--SV,784188613,SystemVerilog,SPI_Protocol--SV,331,0,2024-04-09 11:16:05+00:00,[],None
483,https://github.com/yangmichaely/VerilogPractice.git,2024-04-05 23:42:45+00:00,,0,yangmichaely/VerilogPractice,782744811,SystemVerilog,VerilogPractice,81,0,2024-04-05 23:44:19+00:00,[],None
484,https://github.com/karnatiraviteja/comb_ckt_mul.git,2024-04-13 11:48:34+00:00,Combinational Circuit - 4 bit multiplier,0,karnatiraviteja/comb_ckt_mul,786088601,SystemVerilog,comb_ckt_mul,15,0,2024-04-13 12:12:36+00:00,[],None
485,https://github.com/Arunvaishnav7435/static_array_sorting.git,2024-03-05 05:58:37+00:00,,0,Arunvaishnav7435/static_array_sorting,767345681,SystemVerilog,static_array_sorting,2,0,2024-03-05 06:24:42+00:00,[],None
486,https://github.com/AW5178/riscv-implementations.git,2024-03-06 01:32:14+00:00,A repository where I explore various implementations of the RISC-V ISA  in SystemVerilog.,0,AW5178/riscv-implementations,767838574,SystemVerilog,riscv-implementations,5,0,2024-03-06 03:53:38+00:00,[],None
487,https://github.com/andreywhccc/ENV.git,2024-03-10 15:59:46+00:00,,0,andreywhccc/ENV,769985599,SystemVerilog,ENV,1,0,2024-03-10 16:01:16+00:00,[],None
488,https://github.com/madepalliSriVenkataKrishnaPraveen/Router1x3-Test-bench.git,2024-03-14 22:13:10+00:00,It is the test bench for the router1x3 code,0,madepalliSriVenkataKrishnaPraveen/Router1x3-Test-bench,772282395,SystemVerilog,Router1x3-Test-bench,37,0,2024-03-14 22:19:40+00:00,[],None
489,https://github.com/Benjayson1218/CPEN-211.git,2024-03-15 03:01:36+00:00,Labs for the creation of a simple RISC machine,0,Benjayson1218/CPEN-211,772356016,SystemVerilog,CPEN-211,793,0,2024-03-15 03:08:46+00:00,[],None
490,https://github.com/TayybaShafiq/Lab6.git,2024-03-18 19:46:32+00:00,,0,TayybaShafiq/Lab6,774014416,SystemVerilog,Lab6,37,0,2024-03-18 19:47:59+00:00,[],None
491,https://github.com/wfhcv/uvm-adder-without-scoreboard.git,2024-03-20 04:04:06+00:00,simple-uvm-testbench,0,wfhcv/uvm-adder-without-scoreboard,774724346,SystemVerilog,uvm-adder-without-scoreboard,4,0,2024-03-20 04:05:38+00:00,[],None
492,https://github.com/PNatarajan123/SLC3_Computer.git,2024-03-19 22:03:25+00:00,SLC3 Computer Built using System Verilog,0,PNatarajan123/SLC3_Computer,774626186,SystemVerilog,SLC3_Computer,195,0,2024-03-19 22:08:02+00:00,[],None
493,https://github.com/FenixVu442/MIPS-Single-Cycle-CPU-SystemVerilog.git,2024-03-20 20:32:33+00:00,"In this project, I built a simplified MIPS single-cycle processor using SystemVerilog. I will then load a test program and confirm that the system works ",0,FenixVu442/MIPS-Single-Cycle-CPU-SystemVerilog,775135836,SystemVerilog,MIPS-Single-Cycle-CPU-SystemVerilog,4391,0,2024-03-20 20:38:36+00:00,[],None
494,https://github.com/Arunvaishnav7435/Clock-division.git,2024-03-20 12:58:14+00:00,,0,Arunvaishnav7435/Clock-division,774924866,SystemVerilog,Clock-division,3,0,2024-03-20 17:43:31+00:00,[],None
495,https://github.com/sooyounga/usb.git,2024-03-21 22:37:15+00:00,based on 18-341 cmu course lab,0,sooyounga/usb,775711447,SystemVerilog,usb,764,0,2024-03-21 22:37:21+00:00,[],None
496,https://github.com/Arunvaishnav7435/fork_joinnone.git,2024-03-22 17:52:19+00:00,,0,Arunvaishnav7435/fork_joinnone,776112721,SystemVerilog,fork_joinnone,3,0,2024-03-22 17:54:33+00:00,[],None
497,https://github.com/xieyudi/sv-4-verif.git,2024-03-22 22:39:04+00:00,This repo includes code snippets during my study of SystemVerilog For Verification,0,xieyudi/sv-4-verif,776207517,SystemVerilog,sv-4-verif,7,0,2024-03-22 22:39:48+00:00,[],None
498,https://github.com/karaca-i/UART_Communication_Hardware.git,2024-03-22 20:38:49+00:00,,0,karaca-i/UART_Communication_Hardware,776173264,SystemVerilog,UART_Communication_Hardware,274,0,2024-03-22 20:52:39+00:00,[],None
499,https://github.com/JPflat/ps2_keyboard_controller.git,2024-03-23 07:25:59+00:00,,0,JPflat/ps2_keyboard_controller,776324333,SystemVerilog,ps2_keyboard_controller,14,0,2024-03-23 08:25:12+00:00,[],None
500,https://github.com/BNiVeDiTa29/Formal-Verification-Project.git,2024-03-11 21:52:10+00:00,Design and Formal Verification of a Sequence Detector FSM for Enhanced Security Applications,0,BNiVeDiTa29/Formal-Verification-Project,770627967,SystemVerilog,Formal-Verification-Project,19,0,2024-03-27 03:57:06+00:00,[],None
501,https://github.com/gunnchOS3k/lab1_eg3573_ece_6443.git,2024-03-27 21:58:03+00:00,,0,gunnchOS3k/lab1_eg3573_ece_6443,778523272,SystemVerilog,lab1_eg3573_ece_6443,2397,0,2024-03-27 21:58:09+00:00,[],None
502,https://github.com/vincentzhang6130/My-First-UVM-Verification.git,2024-03-28 16:06:46+00:00,,0,vincentzhang6130/My-First-UVM-Verification,778894067,SystemVerilog,My-First-UVM-Verification,6,0,2024-03-28 16:07:28+00:00,[],None
503,https://github.com/damar-marin/fpga-expendedora.git,2024-03-29 03:31:22+00:00,Este proyecto utiliza una Finite State Machine (FSM) dentro de Verilog para diseñar una máquina expendedora hipotética con productos de 30 pesos. Solamente acepta monedas de 10 pesos y billetes de 20.,0,damar-marin/fpga-expendedora,779102472,SystemVerilog,fpga-expendedora,158,0,2024-03-29 03:35:27+00:00,[],None
504,https://github.com/JuniorBrice/PARAMETERIZED-ASYNC-FIFO.git,2024-03-28 18:01:28+00:00,"A fully parameterized Asynchronous FIFO with a corresponding testbench, written in Verilog.",0,JuniorBrice/PARAMETERIZED-ASYNC-FIFO,778942541,SystemVerilog,PARAMETERIZED-ASYNC-FIFO,33,0,2024-03-28 18:06:00+00:00,[],None
505,https://github.com/Shakil06/EEE458_VLSICircuitsDesignIILab_Project.git,2024-03-30 22:40:28+00:00,,0,Shakil06/EEE458_VLSICircuitsDesignIILab_Project,779831463,SystemVerilog,EEE458_VLSICircuitsDesignIILab_Project,1393,0,2024-03-30 23:25:34+00:00,[],None
506,https://github.com/sriram1106/edxpython.git,2024-04-01 16:48:18+00:00,,0,sriram1106/edxpython,780519968,SystemVerilog,edxpython,1154,0,2024-04-01 17:13:33+00:00,[],None
507,https://github.com/krasnoteh/Floyds-algoritm-on-verilog.git,2024-04-02 21:09:23+00:00,,0,krasnoteh/Floyds-algoritm-on-verilog,781155372,SystemVerilog,Floyds-algoritm-on-verilog,3,0,2024-04-02 21:11:57+00:00,[],None
508,https://github.com/ChinmayBhide154/FPGA-Motor-Controller.git,2024-03-27 22:48:57+00:00,,0,ChinmayBhide154/FPGA-Motor-Controller,778537682,SystemVerilog,FPGA-Motor-Controller,106,0,2024-03-31 23:55:27+00:00,[],None
509,https://github.com/turri21/KEY_Test-neptuno.git,2024-04-01 00:06:36+00:00,,0,turri21/KEY_Test-neptuno,780191150,SystemVerilog,KEY_Test-neptuno,241,0,2024-04-01 00:15:08+00:00,[],None
510,https://github.com/noahelec/RISC-Machine-CPU-Project.git,2024-04-06 04:24:46+00:00,CPEN 211: Introduction to Microcomputers 2023W1 with Prof. Aamodt,0,noahelec/RISC-Machine-CPU-Project,782800136,SystemVerilog,RISC-Machine-CPU-Project,40,0,2024-04-06 04:27:48+00:00,[],None
511,https://github.com/EvgenyCeed/gf_muls.git,2024-03-23 10:06:03+00:00,,0,EvgenyCeed/gf_muls,776368229,SystemVerilog,gf_muls,7,0,2024-03-23 10:25:20+00:00,[],None
512,https://github.com/2024-Spring-SoC/lab3.git,2024-03-29 07:51:50+00:00,Lab3. DMA,0,2024-Spring-SoC/lab3,779173035,SystemVerilog,lab3,9,0,2024-04-09 04:29:50+00:00,[],None
513,https://github.com/leave753951963/master_project1.git,2024-03-28 19:52:36+00:00,systolic array,0,leave753951963/master_project1,778982305,SystemVerilog,master_project1,35,0,2024-03-28 19:54:14+00:00,[],None
514,https://github.com/fpga2fun/hdl_mod.git,2024-04-09 09:04:30+00:00,,0,fpga2fun/hdl_mod,784138707,SystemVerilog,hdl_mod,214267,0,2024-04-09 09:22:24+00:00,[],None
515,https://github.com/Matthew-Bowlby/ECE551-Proj.git,2024-04-09 19:40:52+00:00,,0,Matthew-Bowlby/ECE551-Proj,784407452,SystemVerilog,ECE551-Proj,1,0,2024-04-09 23:33:21+00:00,[],None
516,https://github.com/Yashaswini-19/Synchronous_FIFO_.git,2024-03-26 17:09:03+00:00,"This repo has complete testbench architecture for Synchronous FIFO(First in First Out ) basically a queue, tested using EDA playground",0,Yashaswini-19/Synchronous_FIFO_,777878090,SystemVerilog,Synchronous_FIFO_,15,0,2024-03-30 15:26:47+00:00,[],None
517,https://github.com/MrMunoz/aes_ofdm_baseband.git,2024-04-01 18:22:16+00:00,,0,MrMunoz/aes_ofdm_baseband,780560508,SystemVerilog,aes_ofdm_baseband,45,0,2024-04-01 18:27:49+00:00,[],None
518,https://github.com/ananya343B/b_float_mac.git,2024-04-05 10:09:06+00:00,,0,ananya343B/b_float_mac,782444191,SystemVerilog,b_float_mac,5,0,2024-04-11 09:54:57+00:00,[],None
519,https://github.com/geanjrii/Contador.git,2024-04-13 03:12:35+00:00,,0,geanjrii/Contador,785966662,SystemVerilog,Contador,7928,0,2024-04-13 03:20:25+00:00,[],None
520,https://github.com/Susheelaaa/Verilog_codes.git,2024-03-05 17:32:02+00:00,,0,Susheelaaa/Verilog_codes,767665580,SystemVerilog,Verilog_codes,1,0,2024-03-05 17:50:48+00:00,[],None
521,https://github.com/parvathy10/verification-of-4-bit-multiplier.git,2024-03-09 00:20:26+00:00,,0,parvathy10/verification-of-4-bit-multiplier,769389372,SystemVerilog,verification-of-4-bit-multiplier,1,0,2024-03-09 00:32:44+00:00,[],None
522,https://github.com/MahmouodMagdi/64-bit-Single-Cycle-RISC-V-Core.git,2024-03-10 23:31:34+00:00,Digital Design and ASIC Implementation of a 64-bit Single Cycle RISC-V Core that supports RV32I ISA,0,MahmouodMagdi/64-bit-Single-Cycle-RISC-V-Core,770108805,SystemVerilog,64-bit-Single-Cycle-RISC-V-Core,21,0,2024-03-10 23:37:10+00:00,[],https://api.github.com/licenses/mit
523,https://github.com/Arunvaishnav7435/while_loop.git,2024-03-11 06:03:59+00:00,,0,Arunvaishnav7435/while_loop,770203079,SystemVerilog,while_loop,3,0,2024-03-11 06:04:20+00:00,[],None
524,https://github.com/dvdsosa/DPUCZDX8G-IP.git,2024-03-18 15:45:06+00:00,,0,dvdsosa/DPUCZDX8G-IP,773902248,SystemVerilog,DPUCZDX8G-IP,80694,0,2024-03-18 15:47:39+00:00,[],None
525,https://github.com/mohit-verma-mv/starting_test_by_start_method.git,2024-03-19 12:10:47+00:00,,0,mohit-verma-mv/starting_test_by_start_method,774357606,SystemVerilog,starting_test_by_start_method,5,0,2024-03-19 12:20:18+00:00,[],None
526,https://github.com/hafizmuhammadahmad01/lab_6.git,2024-03-19 07:24:39+00:00,,0,hafizmuhammadahmad01/lab_6,774234389,SystemVerilog,lab_6,1,0,2024-03-19 07:28:01+00:00,[],None
527,https://github.com/gjconwell/ECSE_6680.git,2024-03-13 02:50:16+00:00,Projects for ECSE 6680 - Advanced VSLI Design,0,gjconwell/ECSE_6680,771290064,SystemVerilog,ECSE_6680,17,0,2024-03-17 05:23:20+00:00,[],None
528,https://github.com/Rahma-Aly/Elevator-Controller.git,2024-03-18 18:04:40+00:00,Design of a controller for a system that consists of 2 elevators ,0,Rahma-Aly/Elevator-Controller,773970848,SystemVerilog,Elevator-Controller,16,0,2024-03-18 18:07:00+00:00,[],None
529,https://github.com/plexlad/digital-circuits-verilog-3.git,2024-03-20 19:40:42+00:00,,0,plexlad/digital-circuits-verilog-3,775116092,SystemVerilog,digital-circuits-verilog-3,10,0,2024-03-23 00:37:47+00:00,[],None
530,https://github.com/saira-ijaz/lab_7.git,2024-03-25 16:42:57+00:00,,0,saira-ijaz/lab_7,777330704,SystemVerilog,lab_7,2175,0,2024-03-25 16:44:05+00:00,[],None
531,https://github.com/eve-wils/lab3.git,2024-03-25 15:47:42+00:00,Computer Architecture Lab 3 Code,0,eve-wils/lab3,777305681,SystemVerilog,lab3,6,0,2024-03-25 21:29:10+00:00,[],None
532,https://github.com/huynguyendinhhcmut/lab1_ex2.git,2024-03-23 13:17:44+00:00,,0,huynguyendinhhcmut/lab1_ex2,776422770,SystemVerilog,lab1_ex2,4,0,2024-03-23 13:18:21+00:00,[],None
533,https://github.com/SeanMarotta/DPUCZDX8G_VAI_v3.0.git,2024-03-28 06:45:29+00:00,,0,SeanMarotta/DPUCZDX8G_VAI_v3.0,778665400,SystemVerilog,DPUCZDX8G_VAI_v3.0,80695,0,2024-03-28 06:48:29+00:00,[],None
534,https://github.com/parvathy10/adder-verification.git,2024-03-27 11:43:38+00:00,,0,parvathy10/adder-verification,778260443,SystemVerilog,adder-verification,4,0,2024-03-27 11:44:27+00:00,[],None
535,https://github.com/Spencillian/PianoTilesChip18224.git,2024-04-02 01:34:45+00:00,,0,Spencillian/PianoTilesChip18224,780694753,SystemVerilog,PianoTilesChip18224,6,0,2024-04-04 02:29:37+00:00,[],None
536,https://github.com/DmitryZlobec/hdmi.git,2024-04-04 17:01:37+00:00,,0,DmitryZlobec/hdmi,782114477,SystemVerilog,hdmi,109,0,2024-04-04 17:04:26+00:00,[],None
537,https://github.com/estebandenombre/RISC-V.git,2024-04-04 12:42:58+00:00,Design and programming of a RISC microcontroller on FPGA using VHDL,0,estebandenombre/RISC-V,781994859,SystemVerilog,RISC-V,154,0,2024-04-04 13:38:32+00:00,[],None
538,https://github.com/Vadoseg/TESTING.git,2024-04-06 17:47:46+00:00,Test for VIVADO,0,Vadoseg/TESTING,783015825,SystemVerilog,TESTING,2,0,2024-04-06 17:52:55+00:00,[],None
539,https://github.com/orzohar1409/sim3.git,2024-04-04 07:54:03+00:00,,0,orzohar1409/sim3,781874662,SystemVerilog,sim3,366,0,2024-04-04 07:57:32+00:00,[],None
540,https://github.com/notkuroneko/decade_clock_verilog.git,2024-03-25 14:44:44+00:00,,1,notkuroneko/decade_clock_verilog,777275681,SystemVerilog,decade_clock_verilog,115,0,2024-03-26 03:35:10+00:00,[],None
541,https://github.com/OlegPM/i2c_uart.git,2024-03-28 19:23:26+00:00,,0,OlegPM/i2c_uart,778972622,SystemVerilog,i2c_uart,16,0,2024-03-28 19:24:46+00:00,[],None
542,https://github.com/chenpeijun256/multi_core_riscv.git,2024-03-28 06:12:21+00:00,"RISC-V core , simulator, verilog, rust, c",0,chenpeijun256/multi_core_riscv,778654450,SystemVerilog,multi_core_riscv,66,0,2024-03-28 06:27:37+00:00,[],https://api.github.com/licenses/mit
543,https://github.com/huynguyendinhhcmut/lab1_ex3.git,2024-03-23 13:18:49+00:00,,0,huynguyendinhhcmut/lab1_ex3,776423118,SystemVerilog,lab1_ex3,8,0,2024-03-23 13:19:27+00:00,[],None
544,https://github.com/hexmaster111/TinyMcu_TestingAround.git,2024-03-31 17:28:20+00:00,,0,hexmaster111/TinyMcu_TestingAround,780098632,SystemVerilog,TinyMcu_TestingAround,3,0,2024-03-31 17:28:26+00:00,[],None
545,https://github.com/FordMiki/hardware-multi-layer-perceptron.git,2024-03-30 14:32:23+00:00,UNIVERISTY PROJECT: Used artificial neuron structure to implement a deep learning model on hardware.,0,FordMiki/hardware-multi-layer-perceptron,779690099,SystemVerilog,hardware-multi-layer-perceptron,369,0,2024-04-01 11:18:30+00:00,[],None
546,https://github.com/MasterPlayer/mp_irq_generator.git,2024-04-07 15:39:53+00:00,IRQ generator with configurable duration,0,MasterPlayer/mp_irq_generator,783330833,SystemVerilog,mp_irq_generator,1,0,2024-04-07 16:11:04+00:00,[],https://api.github.com/licenses/mit
547,https://github.com/expologtechno/AHB_memory_002.git,2024-03-11 06:46:12+00:00,,0,expologtechno/AHB_memory_002,770217195,SystemVerilog,AHB_memory_002,759,0,2024-03-12 10:15:08+00:00,[],None
548,https://github.com/aakash-n-gupta/SynthCraft.git,2024-04-07 07:12:54+00:00," Simple modules in systemverilog along with testbenches, built using makefiles.",0,aakash-n-gupta/SynthCraft,783187529,SystemVerilog,SynthCraft,19,0,2024-04-07 07:15:09+00:00,[],None
549,https://github.com/SparshJohri/DAV_Capstone.git,2024-04-02 21:13:11+00:00,"""Mix of DAV and DDAV. PvZ-type of game""",0,SparshJohri/DAV_Capstone,781156828,SystemVerilog,DAV_Capstone,185,0,2024-04-02 21:13:31+00:00,[],None
550,https://github.com/bhavyareddygandeti/I2C-Based-Memory-Substem.git,2024-03-05 02:23:14+00:00,,0,bhavyareddygandeti/I2C-Based-Memory-Substem,767282400,SystemVerilog,I2C-Based-Memory-Substem,7,0,2024-04-10 06:31:57+00:00,[],None
551,https://github.com/bhavyareddygandeti/ASYNCHRONOUS-FIFO.git,2024-03-05 01:07:17+00:00,,0,bhavyareddygandeti/ASYNCHRONOUS-FIFO,767259452,SystemVerilog,ASYNCHRONOUS-FIFO,14,0,2024-04-10 06:31:23+00:00,[],None
552,https://github.com/qingjie1908/Verilog_Learning.git,2024-03-22 09:02:31+00:00,Verilog Learning,0,qingjie1908/Verilog_Learning,775895015,SystemVerilog,Verilog_Learning,142,0,2024-04-07 10:02:32+00:00,[],None
553,https://github.com/RehanQasim-dev/FYP.git,2024-03-06 08:19:32+00:00,,0,RehanQasim-dev/FYP,767965975,SystemVerilog,FYP,8781,0,2024-03-06 08:24:20+00:00,[],None
554,https://github.com/Alirezabln/Galaga.git,2024-04-06 21:44:42+00:00,Making a Galaga clone for my final FPGA project,0,Alirezabln/Galaga,783074202,SystemVerilog,Galaga,394,0,2024-04-06 21:44:51+00:00,[],https://api.github.com/licenses/mit
555,https://github.com/ayandeephazra/QCScheduler.git,2024-03-20 13:14:36+00:00,,0,ayandeephazra/QCScheduler,774932353,SystemVerilog,QCScheduler,47,0,2024-03-20 13:17:02+00:00,[],https://api.github.com/licenses/mit
556,https://github.com/NaveenktThummala/SV_Project.git,2024-03-12 19:15:15+00:00,Study,0,NaveenktThummala/SV_Project,771147302,SystemVerilog,SV_Project,1820,0,2024-03-21 04:58:43+00:00,[],None
557,https://github.com/Mahjabeen632/lab_5.git,2024-03-18 15:29:31+00:00,,0,Mahjabeen632/lab_5,773893910,SystemVerilog,lab_5,2,0,2024-03-18 15:30:25+00:00,[],None
558,https://github.com/parvathy10/uart-verification.git,2024-03-20 13:35:48+00:00,,0,parvathy10/uart-verification,774942391,SystemVerilog,uart-verification,2,0,2024-03-20 13:36:31+00:00,[],None
559,https://github.com/andreemedeiros/Adder-UVM.git,2024-03-24 05:20:39+00:00,Adder UVM Verification.,0,andreemedeiros/Adder-UVM,776656815,SystemVerilog,Adder-UVM,86,0,2024-03-24 05:41:50+00:00,[],https://api.github.com/licenses/mit
560,https://github.com/Arunvaishnav7435/deep_shallow_copy.git,2024-03-26 13:30:10+00:00,,0,Arunvaishnav7435/deep_shallow_copy,777769849,SystemVerilog,deep_shallow_copy,5,0,2024-03-26 13:31:00+00:00,[],None
561,https://github.com/TayybaShafiq/Lab7.git,2024-03-26 16:47:36+00:00,,0,TayybaShafiq/Lab7,777868600,SystemVerilog,Lab7,45,0,2024-03-26 16:49:48+00:00,[],None
562,https://github.com/leave753951963/master_project.git,2024-03-28 19:40:09+00:00,systolic array,0,leave753951963/master_project,778978182,SystemVerilog,master_project,7,0,2024-03-28 19:42:36+00:00,[],None
563,https://github.com/grahampfeifer1/EE-3954-Project-1.git,2024-03-25 02:01:59+00:00,,0,grahampfeifer1/EE-3954-Project-1,777003600,SystemVerilog,EE-3954-Project-1,2,0,2024-03-26 17:13:03+00:00,[],None
564,https://github.com/egeipekci/CS223.git,2024-03-28 22:58:14+00:00,Digital Design Labs,0,egeipekci/CS223,779037302,SystemVerilog,CS223,2512,0,2024-03-28 23:14:37+00:00,[],None
565,https://github.com/davidz1234567890/lab44.git,2024-03-24 17:58:07+00:00,,0,davidz1234567890/lab44,776884755,SystemVerilog,lab44,97,0,2024-03-24 17:58:22+00:00,[],None
566,https://github.com/curtis-mccormick/FinalProject.git,2024-04-01 17:24:45+00:00,,0,curtis-mccormick/FinalProject,780536398,SystemVerilog,FinalProject,7230,0,2024-04-01 17:24:53+00:00,[],None
567,https://github.com/LakshmiRajkumarM/Decoder-3_8-Verification.git,2024-03-31 05:29:25+00:00,,0,LakshmiRajkumarM/Decoder-3_8-Verification,779905290,SystemVerilog,Decoder-3_8-Verification,7,0,2024-04-01 04:50:53+00:00,[],None
568,https://github.com/theo-wolff/pcsn.git,2024-04-01 12:40:35+00:00,,0,theo-wolff/pcsn,780415767,SystemVerilog,pcsn,170,0,2024-04-01 12:59:23+00:00,[],None
569,https://github.com/CitronSeason/hdmi_tx_test.git,2024-03-29 16:36:10+00:00,,0,CitronSeason/hdmi_tx_test,779354982,SystemVerilog,hdmi_tx_test,11,0,2024-03-29 16:36:18+00:00,[],None
570,https://github.com/aaroncpascua/464_Project.git,2024-04-02 02:23:47+00:00,ECE 564 Final Project - Quantum Computer,0,aaroncpascua/464_Project,780707971,SystemVerilog,464_Project,751,0,2024-04-02 02:23:52+00:00,[],None
571,https://github.com/Abdullah-61/Pipeline.git,2024-04-02 07:05:22+00:00,,0,Abdullah-61/Pipeline,780793028,SystemVerilog,Pipeline,37,0,2024-04-02 07:07:11+00:00,[],None
572,https://github.com/dcmid/fifo.git,2024-03-12 08:14:13+00:00,,0,dcmid/fifo,770820415,SystemVerilog,fifo,1,0,2024-03-12 08:14:48+00:00,[],None
573,https://github.com/daedeleus/4-Bit-shift-register.git,2024-03-11 14:51:16+00:00,4 Bit shift register created using Quartus prime,0,daedeleus/4-Bit-shift-register,770436977,SystemVerilog,4-Bit-shift-register,9082,0,2024-03-11 14:57:19+00:00,[],None
574,https://github.com/BaronLuisYoung/ECE194BB_Final_Project.git,2024-03-11 22:49:55+00:00,Simple Processor that crosses clock domains. ,0,BaronLuisYoung/ECE194BB_Final_Project,770645394,SystemVerilog,ECE194BB_Final_Project,225,0,2024-03-11 23:00:11+00:00,[],None
575,https://github.com/Navneet-Singh20/Ethernet_SV.git,2024-03-07 17:48:00+00:00,I have verified Ethernet Switch Architecture with SV Environment,0,Navneet-Singh20/Ethernet_SV,768771962,SystemVerilog,Ethernet_SV,589,0,2024-03-07 18:00:27+00:00,[],None
576,https://github.com/Navneet-Singh20/Sync_FIFO_DT.git,2024-03-08 07:18:22+00:00,I have designed Sync FIFO and Verified it by Direct testing EDAPlaygound Link : https://edaplayground.com/x/dPAx,0,Navneet-Singh20/Sync_FIFO_DT,769021521,SystemVerilog,Sync_FIFO_DT,448,0,2024-03-08 07:21:21+00:00,[],None
577,https://github.com/david4270/concepts-verilog.git,2024-03-09 19:48:09+00:00,,0,david4270/concepts-verilog,769695393,SystemVerilog,concepts-verilog,736,0,2024-03-09 19:50:27+00:00,[],None
578,https://github.com/rohith2h2/slow-clock-to-fast-clock-Synchronizer.git,2024-03-10 20:03:43+00:00,,0,rohith2h2/slow-clock-to-fast-clock-Synchronizer,770060310,SystemVerilog,slow-clock-to-fast-clock-Synchronizer,3,0,2024-03-10 20:04:47+00:00,[],None
579,https://github.com/spencercheese/uxn-multi.git,2024-03-06 05:10:01+00:00,,0,spencercheese/uxn-multi,767898961,SystemVerilog,uxn-multi,9,0,2024-03-06 05:11:56+00:00,[],None
580,https://github.com/Rachana-Kaparthi/reconfigurable_PE.git,2024-04-05 04:08:46+00:00,,0,Rachana-Kaparthi/reconfigurable_PE,782318329,SystemVerilog,reconfigurable_PE,8,0,2024-04-05 04:36:05+00:00,[],None
581,https://github.com/oluseye-akomolede/fp_adder_testbench_main.git,2024-04-04 20:38:56+00:00,A floating point adder and accompanying testbench,0,oluseye-akomolede/fp_adder_testbench_main,782199947,SystemVerilog,fp_adder_testbench_main,7,0,2024-04-04 20:39:02+00:00,[],None
582,https://github.com/OOPSLA24-Verilock/verilock.git,2024-04-03 13:21:46+00:00,A verification tool that can detect deadlocks in asynchronous circuits specified in SystemVerilog.,0,OOPSLA24-Verilock/verilock,781483415,SystemVerilog,verilock,7160,0,2024-04-06 11:52:13+00:00,[],None
583,https://github.com/trdenton/ece1718_project_p2.git,2024-04-07 18:49:53+00:00,,0,trdenton/ece1718_project_p2,783388461,SystemVerilog,ece1718_project_p2,3,0,2024-04-07 18:50:12+00:00,[],None
584,https://github.com/ariclia/TSC2024NEW.git,2024-03-11 08:09:08+00:00,,0,ariclia/TSC2024NEW,770248360,SystemVerilog,TSC2024NEW,8320,0,2024-03-11 08:27:11+00:00,[],None
585,https://github.com/esthw/cva6_cordic.git,2024-04-08 06:59:29+00:00,,0,esthw/cva6_cordic,783576637,SystemVerilog,cva6_cordic,1012,0,2024-04-08 07:17:34+00:00,[],None
586,https://github.com/wandwan/141l.git,2024-04-08 23:37:06+00:00,,0,wandwan/141l,783967318,SystemVerilog,141l,2,0,2024-04-08 23:38:13+00:00,[],None
587,https://github.com/ubc-subbots/Sound-Localization-Firmware.git,2024-03-17 22:32:57+00:00,,0,ubc-subbots/Sound-Localization-Firmware,773529413,SystemVerilog,Sound-Localization-Firmware,17354,0,2024-03-29 22:29:51+00:00,[],None
588,https://github.com/oluseye-akomolede/PCI-E-Architecture.git,2024-04-09 07:07:46+00:00,This repository will contain a full PCI-E architecture when complete,0,oluseye-akomolede/PCI-E-Architecture,784092537,SystemVerilog,PCI-E-Architecture,8,0,2024-04-09 07:07:51+00:00,[],None
589,https://github.com/Daniel4bit/RISC-V_HDP.git,2024-03-06 10:48:38+00:00,Training Files,1,Daniel4bit/RISC-V_HDP,768032389,SystemVerilog,RISC-V_HDP,832,0,2024-03-13 16:24:22+00:00,[],None
590,https://github.com/Matthew-Otto/Goldschmidt-div-sqrt.git,2024-04-01 21:40:30+00:00,,0,Matthew-Otto/Goldschmidt-div-sqrt,780630467,SystemVerilog,Goldschmidt-div-sqrt,2059,0,2024-04-01 22:00:13+00:00,[],None
591,https://github.com/aGhandhii/gb-apu.git,2024-04-09 04:48:28+00:00,GameBoy Audio Processing Unit,0,aGhandhii/gb-apu,784048448,SystemVerilog,gb-apu,26,0,2024-04-09 04:56:28+00:00,"['audio-processing', 'computer-architecture', 'emulation', 'gameboy-emulator', 'hdl', 'systemverilog']",None
592,https://github.com/rntvilela/sprv32.git,2024-04-09 18:47:33+00:00,RISC-V (RV32I) - Single-cycle processor,0,rntvilela/sprv32,784388600,SystemVerilog,sprv32,3,0,2024-04-09 20:33:08+00:00,[],None
593,https://github.com/kiwanowski/defmon-mister-sync.git,2024-04-09 19:23:40+00:00,Defmon sync adapter for mister,0,kiwanowski/defmon-mister-sync,784401591,SystemVerilog,defmon-mister-sync,2367,0,2024-04-12 09:02:36+00:00,[],None
594,https://github.com/KINGFIOX/digital.git,2024-04-12 03:15:30+00:00,,0,KINGFIOX/digital,785515171,SystemVerilog,digital,10,0,2024-04-12 07:16:46+00:00,[],None
595,https://github.com/geanjrii/Fechadura.git,2024-04-13 03:13:25+00:00,,0,geanjrii/Fechadura,785966845,SystemVerilog,Fechadura,7910,0,2024-04-13 03:21:24+00:00,[],None
