
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202507090559]     |
 |  Copyright (C) 2012 - 2025 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `wb_interconnect'. Setting top module to wb_interconnect.

2.1. Analyzing design hierarchy..
Top module:  \wb_interconnect

2.2. Analyzing design hierarchy..
Top module:  \wb_interconnect
Removed 0 unused modules.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== wb_interconnect ===

   Number of wires:                 32
   Number of wire bits:            286
   Number of public wires:          26
   Number of public wire bits:     249
   Number of ports:                 23
   Number of port bits:            246
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $anyseq                         1
     $assume                         1
     $eq                             2
     $mux                           12
     $not                            1

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module wb_interconnect.

End of script. Logfile hash: 81519320b0, CPU: user 0.01s system 0.00s, MEM: 26.33 MB peak
Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)
Time spent: 62% 2x write_smt2 (0 sec), 21% 2x read_rtlil (0 sec), ...
