<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>ARMv7-M Specific Implementation</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript">
$(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 92px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/RT<br><span id="projectnumber">2.6.7</span></div>
  </td>
  <td style="padding-left: 3em;">
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">ARMv7-M Specific Implementation<div class="ingroups"><a class="el" href="group__ports.html">Ports</a> &raquo; <a class="el" href="group__iar.html">IAR Ports</a> &raquo; <a class="el" href="group___i_a_r___a_r_m_c_mx.html">ARM Cortex-Mx</a> &raquo; <a class="el" href="group___i_a_r___a_r_m_c_mx___c_o_r_e.html">Core Port Implementation</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for ARMv7-M Specific Implementation:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.png" border="0" alt="" usemap="#group______i__a__r______a__r__m__c__mx______v7__m______c__o__r__e"/>
<map name="group______i__a__r______a__r__m__c__mx______v7__m______c__o__r__e" id="group______i__a__r______a__r__m__c__mx______v7__m______c__o__r__e">
<area shape="rect" id="node1" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html" title="ARMv7&#45;M Specific Implementation" alt="" coords="523,5,733,29"/><area shape="rect" id="node4" href="group___m_s_p430___c_o_r_e.html" title="Core Port Implementation" alt="" coords="544,53,712,77"/><area shape="rect" id="node5" href="group___a_v_r___c_o_r_e.html" title="Core Port Implementation" alt="" coords="544,101,712,125"/><area shape="rect" id="node6" href="group___a_r_m_c_mx___v6_m___c_o_r_e.html" title="ARMv6&#45;M Specific Implementation" alt="" coords="523,149,733,173"/><area shape="rect" id="node7" href="group___r_v_c_t___a_r_m_c_mx___v6_m___c_o_r_e.html" title="ARMv6&#45;M Specific Implementation" alt="" coords="523,197,733,221"/><area shape="rect" id="node8" href="group___i_a_r___a_r_m_c_mx___v6_m___c_o_r_e.html" title="ARMv6&#45;M Specific Implementation" alt="" coords="523,245,733,269"/><area shape="rect" id="node9" href="group___a_r_m_c_mx___v7_m___c_o_r_e.html" title="ARMv7&#45;M Specific Implementation" alt="" coords="523,293,733,317"/><area shape="rect" id="node10" href="group___p_p_c___c_o_r_e.html" title="PowerPC specific port code, structures and macros. " alt="" coords="544,341,712,365"/><area shape="rect" id="node11" href="group__core.html" title="Port" alt="" coords="605,389,651,413"/><area shape="rect" id="node12" href="group___a_r_m___c_o_r_e.html" title="Core Port Implementation" alt="" coords="544,437,712,461"/><area shape="rect" id="node3" href="group___i_a_r___a_r_m_c_mx___c_o_r_e.html" title="Core Port Implementation" alt="" coords="5,221,173,245"/></map>
</td></tr></table></center>
</div>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>ARMv7-M specific port code, structures and macros. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcontext.html">context</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform dependent part of the <code><a class="el" href="struct_thread.html" title="Structure representing a thread. ">Thread</a></code> structure.  <a href="structcontext.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga13ce719bfc3197594c741fab5d09ae0c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga13ce719bfc3197594c741fab5d09ae0c">CH_IRQ_HANDLER</a> (SysTickVector)</td></tr>
<tr class="memdesc:ga13ce719bfc3197594c741fab5d09ae0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Timer vector.  <a href="#ga13ce719bfc3197594c741fab5d09ae0c">More...</a><br /></td></tr>
<tr class="separator:ga13ce719bfc3197594c741fab5d09ae0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa870f7fd669dc9419dda0f9972ecc0d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaa870f7fd669dc9419dda0f9972ecc0d8">SVCallVector</a> (void)</td></tr>
<tr class="memdesc:gaa870f7fd669dc9419dda0f9972ecc0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVC vector.  <a href="#gaa870f7fd669dc9419dda0f9972ecc0d8">More...</a><br /></td></tr>
<tr class="separator:gaa870f7fd669dc9419dda0f9972ecc0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fe85c699398ad64aaa231bdfa94a18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga94fe85c699398ad64aaa231bdfa94a18">PendSVVector</a> (void)</td></tr>
<tr class="memdesc:ga94fe85c699398ad64aaa231bdfa94a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">PendSV vector.  <a href="#ga94fe85c699398ad64aaa231bdfa94a18">More...</a><br /></td></tr>
<tr class="separator:ga94fe85c699398ad64aaa231bdfa94a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b786c11870668b37a71fa8d21e4fdcf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga2b786c11870668b37a71fa8d21e4fdcf">_port_init</a> (void)</td></tr>
<tr class="memdesc:ga2b786c11870668b37a71fa8d21e4fdcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port-related initialization code.  <a href="#ga2b786c11870668b37a71fa8d21e4fdcf">More...</a><br /></td></tr>
<tr class="separator:ga2b786c11870668b37a71fa8d21e4fdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e01b4a0772594bbb7aea56122556fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gac5e01b4a0772594bbb7aea56122556fb">_port_irq_epilogue</a> (void)</td></tr>
<tr class="memdesc:gac5e01b4a0772594bbb7aea56122556fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exception exit redirection to <a class="el" href="group___a_r_m_c_mx___v6_m___c_o_r_e.html#ga2ef6c3a8679a73ff49601e4e0abacdef" title="Post-IRQ switch code. ">_port_switch_from_isr()</a>.  <a href="#gac5e01b4a0772594bbb7aea56122556fb">More...</a><br /></td></tr>
<tr class="separator:gac5e01b4a0772594bbb7aea56122556fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa627cc34d473a5c1b00810798c1592"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaffa627cc34d473a5c1b00810798c1592">port_halt</a> (void)</td></tr>
<tr class="memdesc:gaffa627cc34d473a5c1b00810798c1592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halts the system.  <a href="#gaffa627cc34d473a5c1b00810798c1592">More...</a><br /></td></tr>
<tr class="separator:gaffa627cc34d473a5c1b00810798c1592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef6c3a8679a73ff49601e4e0abacdef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga2ef6c3a8679a73ff49601e4e0abacdef">_port_switch_from_isr</a> (void)</td></tr>
<tr class="memdesc:ga2ef6c3a8679a73ff49601e4e0abacdef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post-IRQ switch code.  <a href="#ga2ef6c3a8679a73ff49601e4e0abacdef">More...</a><br /></td></tr>
<tr class="separator:ga2ef6c3a8679a73ff49601e4e0abacdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00159079947f6ef5c40391afc246a24f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga00159079947f6ef5c40391afc246a24f">_port_switch</a> (<a class="el" href="struct_thread.html">Thread</a> *ntp, <a class="el" href="struct_thread.html">Thread</a> *otp)</td></tr>
<tr class="memdesc:ga00159079947f6ef5c40391afc246a24f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a context switch between two threads.  <a href="#ga00159079947f6ef5c40391afc246a24f">More...</a><br /></td></tr>
<tr class="separator:ga00159079947f6ef5c40391afc246a24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a> (void)</td></tr>
<tr class="memdesc:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a thread by invoking its work function.  <a href="#ga0ef5f090a97bb3e66c7d9da7c4af3c52">More...</a><br /></td></tr>
<tr class="separator:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5bd33ad3dad0ff1ad4f58ea08552361b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga5bd33ad3dad0ff1ad4f58ea08552361b">CORTEX_BASEPRI_DISABLED</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5bd33ad3dad0ff1ad4f58ea08552361b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disabled value for BASEPRI register.  <a href="#ga5bd33ad3dad0ff1ad4f58ea08552361b">More...</a><br /></td></tr>
<tr class="separator:ga5bd33ad3dad0ff1ad4f58ea08552361b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga7eb4a4369c2d2fe0d2f0214ddc56d78a">PORT_IDLE_THREAD_STACK_SIZE</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack size for the system idle thread.  <a href="#ga7eb4a4369c2d2fe0d2f0214ddc56d78a">More...</a><br /></td></tr>
<tr class="separator:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a9c892ced18dda34b086372a0c49ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga05a9c892ced18dda34b086372a0c49ea">PORT_INT_REQUIRED_STACK</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:ga05a9c892ced18dda34b086372a0c49ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Per-thread stack overhead for interrupts servicing.  <a href="#ga05a9c892ced18dda34b086372a0c49ea">More...</a><br /></td></tr>
<tr class="separator:ga05a9c892ced18dda34b086372a0c49ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97779cef341b960218ab0ff4752a4cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga97779cef341b960218ab0ff4752a4cf5">CORTEX_ENABLE_WFI_IDLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga97779cef341b960218ab0ff4752a4cf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the use of the WFI instruction in the idle thread loop.  <a href="#ga97779cef341b960218ab0ff4752a4cf5">More...</a><br /></td></tr>
<tr class="separator:ga97779cef341b960218ab0ff4752a4cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf205755eb8c94f2c50b85ee40100aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf205755eb8c94f2c50b85ee40100aa9d">CORTEX_PRIORITY_SYSTICK</a>&#160;&#160;&#160;(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___c_o_r_e.html#ga24a83bf41818a8bb1d087b1bef419557">CORTEX_PRIORITY_LEVELS</a> &gt;&gt; 1)</td></tr>
<tr class="memdesc:gaf205755eb8c94f2c50b85ee40100aa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTICK handler priority.  <a href="#gaf205755eb8c94f2c50b85ee40100aa9d">More...</a><br /></td></tr>
<tr class="separator:gaf205755eb8c94f2c50b85ee40100aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38e402f58886d1810eb850dc9ede873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gae38e402f58886d1810eb850dc9ede873">CORTEX_USE_FPU</a>&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___s_t_m32_l1xx.html#gaa7d97a8d4c30b09ab01ba155ad7bf54f">CORTEX_HAS_FPU</a></td></tr>
<tr class="memdesc:gae38e402f58886d1810eb850dc9ede873"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU support in context switch.  <a href="#gae38e402f58886d1810eb850dc9ede873">More...</a><br /></td></tr>
<tr class="separator:gae38e402f58886d1810eb850dc9ede873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0ac77530f0e572b47fb57a00665d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga4b0ac77530f0e572b47fb57a00665d1c">CORTEX_SIMPLIFIED_PRIORITY</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga4b0ac77530f0e572b47fb57a00665d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simplified priority handling flag.  <a href="#ga4b0ac77530f0e572b47fb57a00665d1c">More...</a><br /></td></tr>
<tr class="separator:ga4b0ac77530f0e572b47fb57a00665d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf253fe79030192f0c8d839088c728555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf253fe79030192f0c8d839088c728555">CORTEX_PRIORITY_SVCALL</a>&#160;&#160;&#160;(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___c_o_r_e.html#ga5c8b35430c3b5b352270bfb527882fd5">CORTEX_MAXIMUM_PRIORITY</a> + 1)</td></tr>
<tr class="memdesc:gaf253fe79030192f0c8d839088c728555"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVCALL handler priority.  <a href="#gaf253fe79030192f0c8d839088c728555">More...</a><br /></td></tr>
<tr class="separator:gaf253fe79030192f0c8d839088c728555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed3022f929b0ef250c4aa8cda44c0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga7ed3022f929b0ef250c4aa8cda44c0be">CORTEX_VTOR_INIT</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga7ed3022f929b0ef250c4aa8cda44c0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC VTOR initialization expression.  <a href="#ga7ed3022f929b0ef250c4aa8cda44c0be">More...</a><br /></td></tr>
<tr class="separator:ga7ed3022f929b0ef250c4aa8cda44c0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196289fa2bdb3e93afaf338b9215c1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga196289fa2bdb3e93afaf338b9215c1dd">CORTEX_PRIGROUP_INIT</a>&#160;&#160;&#160;(7 - <a class="el" href="group___r_v_c_t___a_r_m_c_mx___s_t_m32_l1xx.html#ga5bd49e029042c8ddfb751ebd0eb3d5a4">CORTEX_PRIORITY_BITS</a>)</td></tr>
<tr class="memdesc:ga196289fa2bdb3e93afaf338b9215c1dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC PRIGROUP initialization expression.  <a href="#ga196289fa2bdb3e93afaf338b9215c1dd">More...</a><br /></td></tr>
<tr class="separator:ga196289fa2bdb3e93afaf338b9215c1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab179d6ffc3c15afa7b674e45b6391b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gab179d6ffc3c15afa7b674e45b6391b09">CORTEX_MAX_KERNEL_PRIORITY</a>&#160;&#160;&#160;(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf253fe79030192f0c8d839088c728555">CORTEX_PRIORITY_SVCALL</a> + 1)</td></tr>
<tr class="memdesc:gab179d6ffc3c15afa7b674e45b6391b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum usable priority for normal ISRs.  <a href="#gab179d6ffc3c15afa7b674e45b6391b09">More...</a><br /></td></tr>
<tr class="separator:gab179d6ffc3c15afa7b674e45b6391b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff1b4f77c5d8b62a2e3ab088f2da7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba">CORTEX_BASEPRI_KERNEL</a>&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___c_o_r_e.html#gabf50672d926743f012521dad719f3a0f">CORTEX_PRIORITY_MASK</a>(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gab179d6ffc3c15afa7b674e45b6391b09">CORTEX_MAX_KERNEL_PRIORITY</a>)</td></tr>
<tr class="memdesc:gadff1b4f77c5d8b62a2e3ab088f2da7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">BASEPRI level within kernel lock.  <a href="#gadff1b4f77c5d8b62a2e3ab088f2da7ba">More...</a><br /></td></tr>
<tr class="separator:gadff1b4f77c5d8b62a2e3ab088f2da7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153be5a98b62f3bc563d9055ba836333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga153be5a98b62f3bc563d9055ba836333">CORTEX_PRIORITY_PENDSV</a>&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gab179d6ffc3c15afa7b674e45b6391b09">CORTEX_MAX_KERNEL_PRIORITY</a></td></tr>
<tr class="memdesc:ga153be5a98b62f3bc563d9055ba836333"><td class="mdescLeft">&#160;</td><td class="mdescRight">PendSV priority level.  <a href="#ga153be5a98b62f3bc563d9055ba836333">More...</a><br /></td></tr>
<tr class="separator:ga153be5a98b62f3bc563d9055ba836333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c335bfe1c2e1d910bcac004a0833d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga7c335bfe1c2e1d910bcac004a0833d6d">CH_ARCHITECTURE_ARM_v7M</a></td></tr>
<tr class="memdesc:ga7c335bfe1c2e1d910bcac004a0833d6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defining the specific ARM architecture.  <a href="#ga7c335bfe1c2e1d910bcac004a0833d6d">More...</a><br /></td></tr>
<tr class="separator:ga7c335bfe1c2e1d910bcac004a0833d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee128c531d64d5a635def6857fef3179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaee128c531d64d5a635def6857fef3179">CH_ARCHITECTURE_NAME</a>&#160;&#160;&#160;&quot;ARMv7-M&quot;</td></tr>
<tr class="memdesc:gaee128c531d64d5a635def6857fef3179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Name of the implemented architecture.  <a href="#gaee128c531d64d5a635def6857fef3179">More...</a><br /></td></tr>
<tr class="separator:gaee128c531d64d5a635def6857fef3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad807bcd87b78f852f9cdf25022c0f11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gad807bcd87b78f852f9cdf25022c0f11b">CH_CORE_VARIANT_NAME</a>&#160;&#160;&#160;&quot;Cortex-M3&quot;</td></tr>
<tr class="memdesc:gad807bcd87b78f852f9cdf25022c0f11b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Name of the architecture variant.  <a href="#gad807bcd87b78f852f9cdf25022c0f11b">More...</a><br /></td></tr>
<tr class="separator:gad807bcd87b78f852f9cdf25022c0f11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386c6f8aa08916d3390bd0fb2780f077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga386c6f8aa08916d3390bd0fb2780f077">CH_PORT_INFO</a>&#160;&#160;&#160;&quot;Advanced kernel mode&quot;</td></tr>
<tr class="memdesc:ga386c6f8aa08916d3390bd0fb2780f077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port-specific information string.  <a href="#ga386c6f8aa08916d3390bd0fb2780f077">More...</a><br /></td></tr>
<tr class="separator:ga386c6f8aa08916d3390bd0fb2780f077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5777aa68e4c4786b577953c7237a95d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf5777aa68e4c4786b577953c7237a95d">SETUP_CONTEXT</a>(workspace,  wsize,  pf,  arg)</td></tr>
<tr class="memdesc:gaf5777aa68e4c4786b577953c7237a95d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform dependent part of the <code><a class="el" href="group__threads.html#gac6de13d4044b32d3ae9e2066b5d4c030" title="Creates a new thread into a static memory area. ">chThdCreateI()</a></code> API.  <a href="#gaf5777aa68e4c4786b577953c7237a95d">More...</a><br /></td></tr>
<tr class="separator:gaf5777aa68e4c4786b577953c7237a95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(n)&#160;&#160;&#160;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td></tr>
<tr class="memdesc:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enforces a correct alignment for a stack area size value.  <a href="#gaae5413761dbdc6dd267ba0d43a9098ac">More...</a><br /></td></tr>
<tr class="separator:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n)</td></tr>
<tr class="memdesc:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes the thread working area global size.  <a href="#gaf7a83c1c8bde96b77299c36dc598d33d">More...</a><br /></td></tr>
<tr class="separator:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b681d521d3b6c25e7a0304674732c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gac8b681d521d3b6c25e7a0304674732c9">WORKING_AREA</a>(s,  n)&#160;&#160;&#160;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)]</td></tr>
<tr class="memdesc:gac8b681d521d3b6c25e7a0304674732c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static working area allocation.  <a href="#gac8b681d521d3b6c25e7a0304674732c9">More...</a><br /></td></tr>
<tr class="separator:gac8b681d521d3b6c25e7a0304674732c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf1bf4fcf135197fa2b8faf1935a25186">PORT_IRQ_PROLOGUE</a>()</td></tr>
<tr class="memdesc:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ prologue code.  <a href="#gaf1bf4fcf135197fa2b8faf1935a25186">More...</a><br /></td></tr>
<tr class="separator:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga65dc6ecfb3cd68961f7abde3a25c2260">PORT_IRQ_EPILOGUE</a>()&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gac5e01b4a0772594bbb7aea56122556fb">_port_irq_epilogue</a>()</td></tr>
<tr class="memdesc:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ epilogue code.  <a href="#ga65dc6ecfb3cd68961f7abde3a25c2260">More...</a><br /></td></tr>
<tr class="separator:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae312af21c95e70c459af69c298eb0f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gae312af21c95e70c459af69c298eb0f9a">PORT_IRQ_HANDLER</a>(id)&#160;&#160;&#160;void id(void)</td></tr>
<tr class="memdesc:gae312af21c95e70c459af69c298eb0f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ handler function declaration.  <a href="#gae312af21c95e70c459af69c298eb0f9a">More...</a><br /></td></tr>
<tr class="separator:gae312af21c95e70c459af69c298eb0f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga14d1e819dc6e26882fce8ace5e8cfe5c">PORT_FAST_IRQ_HANDLER</a>(id)&#160;&#160;&#160;void id(void)</td></tr>
<tr class="memdesc:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IRQ handler function declaration.  <a href="#ga14d1e819dc6e26882fce8ace5e8cfe5c">More...</a><br /></td></tr>
<tr class="separator:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad578b42e3b7f6ae06bba75b126d2ebc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gad578b42e3b7f6ae06bba75b126d2ebc7">port_init</a>()&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#ga2b786c11870668b37a71fa8d21e4fdcf">_port_init</a>()</td></tr>
<tr class="memdesc:gad578b42e3b7f6ae06bba75b126d2ebc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port-related initialization code.  <a href="#gad578b42e3b7f6ae06bba75b126d2ebc7">More...</a><br /></td></tr>
<tr class="separator:gad578b42e3b7f6ae06bba75b126d2ebc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf8b72295ed32b0ca430dd4e8b5f8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga1cf8b72295ed32b0ca430dd4e8b5f8ee">port_lock</a>()&#160;&#160;&#160;__set_BASEPRI(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba">CORTEX_BASEPRI_KERNEL</a>)</td></tr>
<tr class="memdesc:ga1cf8b72295ed32b0ca430dd4e8b5f8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-lock action.  <a href="#ga1cf8b72295ed32b0ca430dd4e8b5f8ee">More...</a><br /></td></tr>
<tr class="separator:ga1cf8b72295ed32b0ca430dd4e8b5f8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22869cbf9bc573296c8ec967550352a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gac22869cbf9bc573296c8ec967550352a">port_unlock</a>()&#160;&#160;&#160;__set_BASEPRI(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#ga5bd33ad3dad0ff1ad4f58ea08552361b">CORTEX_BASEPRI_DISABLED</a>)</td></tr>
<tr class="memdesc:gac22869cbf9bc573296c8ec967550352a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-unlock action.  <a href="#gac22869cbf9bc573296c8ec967550352a">More...</a><br /></td></tr>
<tr class="separator:gac22869cbf9bc573296c8ec967550352a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30f212866f3842e35ccb005c68eb5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf30f212866f3842e35ccb005c68eb5b8">port_lock_from_isr</a>()&#160;&#160;&#160;<a class="el" href="group__core.html#gad9aed313dfdafb6e9c58691af424fcb4">port_lock</a>()</td></tr>
<tr class="memdesc:gaf30f212866f3842e35ccb005c68eb5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-lock action from an interrupt handler.  <a href="#gaf30f212866f3842e35ccb005c68eb5b8">More...</a><br /></td></tr>
<tr class="separator:gaf30f212866f3842e35ccb005c68eb5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f89abaec40267c95d93cb6d4e519f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga6f89abaec40267c95d93cb6d4e519f5a">port_unlock_from_isr</a>()&#160;&#160;&#160;<a class="el" href="group__core.html#ga242f36ee65eb9b19258654f7a3b63f87">port_unlock</a>()</td></tr>
<tr class="memdesc:ga6f89abaec40267c95d93cb6d4e519f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-unlock action from an interrupt handler.  <a href="#ga6f89abaec40267c95d93cb6d4e519f5a">More...</a><br /></td></tr>
<tr class="separator:ga6f89abaec40267c95d93cb6d4e519f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099cf2ed216aa0362bb86b9f47f6aabd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga099cf2ed216aa0362bb86b9f47f6aabd">port_disable</a>()&#160;&#160;&#160;__disable_interrupt()</td></tr>
<tr class="memdesc:ga099cf2ed216aa0362bb86b9f47f6aabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables all the interrupt sources.  <a href="#ga099cf2ed216aa0362bb86b9f47f6aabd">More...</a><br /></td></tr>
<tr class="separator:ga099cf2ed216aa0362bb86b9f47f6aabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4901a0712df90e25859d8d47f1a8d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gab4901a0712df90e25859d8d47f1a8d28">port_suspend</a>()</td></tr>
<tr class="memdesc:gab4901a0712df90e25859d8d47f1a8d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the interrupt sources below kernel-level priority.  <a href="#gab4901a0712df90e25859d8d47f1a8d28">More...</a><br /></td></tr>
<tr class="separator:gab4901a0712df90e25859d8d47f1a8d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga712a7d9ffe3c72a3c164ff50c69ab66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga712a7d9ffe3c72a3c164ff50c69ab66d">port_enable</a>()</td></tr>
<tr class="memdesc:ga712a7d9ffe3c72a3c164ff50c69ab66d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables all the interrupt sources.  <a href="#ga712a7d9ffe3c72a3c164ff50c69ab66d">More...</a><br /></td></tr>
<tr class="separator:ga712a7d9ffe3c72a3c164ff50c69ab66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d14508bc0075d32e4c8d5557c9946c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga38d14508bc0075d32e4c8d5557c9946c">port_wait_for_interrupt</a>()&#160;&#160;&#160;asm (&quot;wfi&quot;)</td></tr>
<tr class="memdesc:ga38d14508bc0075d32e4c8d5557c9946c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters an architecture-dependent IRQ-waiting mode.  <a href="#ga38d14508bc0075d32e4c8d5557c9946c">More...</a><br /></td></tr>
<tr class="separator:ga38d14508bc0075d32e4c8d5557c9946c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gacc9d69f00e5be735f0cd4b5af2ec0641">port_switch</a>(ntp,  otp)&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#ga00159079947f6ef5c40391afc246a24f">_port_switch</a>(ntp, otp)</td></tr>
<tr class="memdesc:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a context switch between two threads.  <a href="#gacc9d69f00e5be735f0cd4b5af2ec0641">More...</a><br /></td></tr>
<tr class="separator:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga735acef63faba808a517f820bc81caf5"><td class="memItemLeft" align="right" valign="top">typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td></tr>
<tr class="memdesc:ga735acef63faba808a517f820bc81caf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic ARM register.  <a href="#ga735acef63faba808a517f820bc81caf5">More...</a><br /></td></tr>
<tr class="separator:ga735acef63faba808a517f820bc81caf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984a93abd2a78e5abc889125641f4ecf"><td class="memItemLeft" align="right" valign="top">typedef uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga984a93abd2a78e5abc889125641f4ecf">stkalign_t</a></td></tr>
<tr class="memdesc:ga984a93abd2a78e5abc889125641f4ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack and memory alignment enforcement.  <a href="#ga984a93abd2a78e5abc889125641f4ecf">More...</a><br /></td></tr>
<tr class="separator:ga984a93abd2a78e5abc889125641f4ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga13ce719bfc3197594c741fab5d09ae0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CH_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">SysTickVector&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Timer vector. </p>
<p>This interrupt is used as system tick. </p><dl class="section note"><dt>Note</dt><dd>The timer must be initialized in the startup code. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8c_source.html#l00047">47</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8c_source.html">IAR/ARMCMx/chcore_v7m.c</a>.</p>

<p>References <a class="el" href="group__system.html#ga864d6b8056d7d8f56322bbfcc8515d77">CH_IRQ_EPILOGUE</a>, <a class="el" href="group__system.html#ga0d78c6e90e5f0a4eb52aaab37e45a494">CH_IRQ_PROLOGUE</a>, <a class="el" href="group__system.html#gab826c6d946aa1eb839751246ea158a72">chSysLockFromIsr</a>, <a class="el" href="group__system.html#ga1e42ee112f4a5d2c95be07d523c247be">chSysTimerHandlerI()</a>, and <a class="el" href="group__system.html#ga984fb4af1420b6a217714ed317224ec0">chSysUnlockFromIsr</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_ga13ce719bfc3197594c741fab5d09ae0c_cgraph.png" border="0" usemap="#group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_ga13ce719bfc3197594c741fab5d09ae0c_cgraph" alt=""/></div>
<map name="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_ga13ce719bfc3197594c741fab5d09ae0c_cgraph" id="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_ga13ce719bfc3197594c741fab5d09ae0c_cgraph">
<area shape="rect" id="node2" href="group__system.html#ga1e42ee112f4a5d2c95be07d523c247be" title="Handles time ticks for round robin preemption and timer increments. " alt="" coords="173,5,309,29"/><area shape="rect" id="node3" href="group__debug.html#ga3e4782dccbb385051e1eb01ac5b05470" title="I&#45;class functions context check. " alt="" coords="357,5,484,29"/><area shape="rect" id="node4" href="group__debug.html#ga897718bcb144b5523b914633b0d824e1" title="Prints a panic message on the console and then halts the system. " alt="" coords="532,5,619,29"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaa870f7fd669dc9419dda0f9972ecc0d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SVCallVector </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SVC vector. </p>
<p>The SVC vector is used for exception mode re-entering after a context switch. </p><dl class="section note"><dt>Note</dt><dd>The PendSV vector is only used in advanced kernel mode. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8c_source.html#l00065">65</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8c_source.html">IAR/ARMCMx/chcore_v7m.c</a>.</p>

<p>References <a class="el" href="group__core.html#ga34dcbe2bba4aec9d2cfdc5cb5bebd4fe">port_unlock_from_isr()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_gaa870f7fd669dc9419dda0f9972ecc0d8_cgraph.png" border="0" usemap="#group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_gaa870f7fd669dc9419dda0f9972ecc0d8_cgraph" alt=""/></div>
<map name="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_gaa870f7fd669dc9419dda0f9972ecc0d8_cgraph" id="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_gaa870f7fd669dc9419dda0f9972ecc0d8_cgraph">
<area shape="rect" id="node2" href="group__core.html#ga34dcbe2bba4aec9d2cfdc5cb5bebd4fe" title="Kernel&#45;unlock action from an interrupt handler. " alt="" coords="147,5,288,29"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga94fe85c699398ad64aaa231bdfa94a18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PendSVVector </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PendSV vector. </p>
<p>The PendSV vector is used for exception mode re-entering after a context switch. </p><dl class="section note"><dt>Note</dt><dd>The PendSV vector is only used in compact kernel mode. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8c_source.html#l00093">93</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8c_source.html">IAR/ARMCMx/chcore_v7m.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b786c11870668b37a71fa8d21e4fdcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _port_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port-related initialization code. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8c_source.html#l00120">120</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8c_source.html">IAR/ARMCMx/chcore_v7m.c</a>.</p>

<p>References <a class="el" href="group___a_r_m_c_mx___v7_m___c_o_r_e.html#ga196289fa2bdb3e93afaf338b9215c1dd">CORTEX_PRIGROUP_INIT</a>, <a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gabf50672d926743f012521dad719f3a0f">CORTEX_PRIORITY_MASK</a>, <a class="el" href="group___a_r_m_c_mx___v6_m___c_o_r_e.html#ga153be5a98b62f3bc563d9055ba836333">CORTEX_PRIORITY_PENDSV</a>, <a class="el" href="group___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf253fe79030192f0c8d839088c728555">CORTEX_PRIORITY_SVCALL</a>, <a class="el" href="group___a_r_m_c_mx___v6_m___c_o_r_e.html#gaf205755eb8c94f2c50b85ee40100aa9d">CORTEX_PRIORITY_SYSTICK</a>, <a class="el" href="group___a_r_m_c_mx___v7_m___c_o_r_e.html#ga7ed3022f929b0ef250c4aa8cda44c0be">CORTEX_VTOR_INIT</a>, <a class="el" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga4a9ffb0f74fc91f6dac8a54422e24c64">HANDLER_PENDSV</a>, <a class="el" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaf1a1755ab445b421e7213fcab63bced5">HANDLER_SVCALL</a>, <a class="el" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga9af0796781886f000d84c841b61a77e2">HANDLER_SYSTICK</a>, and <a class="el" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaf0b0a483d4845e6ff74361bd1956318b">nvicSetSystemHandlerPriority()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_ga2b786c11870668b37a71fa8d21e4fdcf_cgraph.png" border="0" usemap="#group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_ga2b786c11870668b37a71fa8d21e4fdcf_cgraph" alt=""/></div>
<map name="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_ga2b786c11870668b37a71fa8d21e4fdcf_cgraph" id="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_ga2b786c11870668b37a71fa8d21e4fdcf_cgraph">
<area shape="rect" id="node2" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaf0b0a483d4845e6ff74361bd1956318b" title="Changes the priority of a system handler. " alt="" coords="128,5,319,29"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gac5e01b4a0772594bbb7aea56122556fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _port_irq_epilogue </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exception exit redirection to <a class="el" href="group___a_r_m_c_mx___v6_m___c_o_r_e.html#ga2ef6c3a8679a73ff49601e4e0abacdef" title="Post-IRQ switch code. ">_port_switch_from_isr()</a>. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8c_source.html#l00155">155</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8c_source.html">IAR/ARMCMx/chcore_v7m.c</a>.</p>

<p>References <a class="el" href="group___a_r_m_c_mx___v6_m___c_o_r_e.html#ga2ef6c3a8679a73ff49601e4e0abacdef">_port_switch_from_isr()</a>, <a class="el" href="group__scheduler.html#ga8ab220825d7ba94ae1933855cc902d43">chSchIsPreemptionRequired()</a>, <a class="el" href="group__core.html#gad28405e9f7f53722447e674ff80c3ac9">port_lock_from_isr()</a>, and <a class="el" href="group__core.html#ga34dcbe2bba4aec9d2cfdc5cb5bebd4fe">port_unlock_from_isr()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_gac5e01b4a0772594bbb7aea56122556fb_cgraph.png" border="0" usemap="#group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_gac5e01b4a0772594bbb7aea56122556fb_cgraph" alt=""/></div>
<map name="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_gac5e01b4a0772594bbb7aea56122556fb_cgraph" id="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_gac5e01b4a0772594bbb7aea56122556fb_cgraph">
<area shape="rect" id="node2" href="group___a_r_m_c_mx___v6_m___c_o_r_e.html#ga2ef6c3a8679a73ff49601e4e0abacdef" title="Post&#45;IRQ switch code. " alt="" coords="197,5,344,29"/><area shape="rect" id="node3" href="group__scheduler.html#ga8ab220825d7ba94ae1933855cc902d43" title="Evaluates if preemption is required. " alt="" coords="180,53,361,77"/><area shape="rect" id="node4" href="group__core.html#gad28405e9f7f53722447e674ff80c3ac9" title="Kernel&#45;lock action from an interrupt handler. " alt="" coords="207,101,334,125"/><area shape="rect" id="node5" href="group__core.html#ga34dcbe2bba4aec9d2cfdc5cb5bebd4fe" title="Kernel&#45;unlock action from an interrupt handler. " alt="" coords="200,149,341,173"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaffa627cc34d473a5c1b00810798c1592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_halt </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Halts the system. </p>
<p>This function is invoked by the operating system when an unrecoverable error is detected (for example because a programming error in the application code that triggers an assertion while in debug mode).</p>
<p>Halts the system.</p>
<dl class="section note"><dt>Note</dt><dd>The function is declared as a weak symbol, it is possible to redefine it in your application code.</dd></dl>
<p>This function is invoked by the operating system when an unrecoverable error is detected (for example because a programming error in the application code that triggers an assertion while in debug mode). </p><dl class="section note"><dt>Note</dt><dd>The function is declared as a weak symbol, it is possible to redefine it in your application code. </dd></dl>

<p>Definition at line <a class="el" href="kernel_2templates_2chcore_8c_source.html#l00121">121</a> of file <a class="el" href="kernel_2templates_2chcore_8c_source.html">kernel/templates/chcore.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ef6c3a8679a73ff49601e4e0abacdef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _port_switch_from_isr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Post-IRQ switch code. </p>
<p>The switch is performed in thread context then an NMI exception is enforced in order to return to the exact point before the preemption.</p>
<p>Exception handlers return here for context switching. </p>

<p>Definition at line <a class="el" href="_g_c_c_2_a_r_m_c_mx_2chcore__v6m_8c_source.html#l00141">141</a> of file <a class="el" href="_g_c_c_2_a_r_m_c_mx_2chcore__v6m_8c_source.html">GCC/ARMCMx/chcore_v6m.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga00159079947f6ef5c40391afc246a24f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _port_switch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_thread.html">Thread</a> *&#160;</td>
          <td class="paramname"><em>ntp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_thread.html">Thread</a> *&#160;</td>
          <td class="paramname"><em>otp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a context switch between two threads. </p>
<p>This is the most critical code in any port, this function is responsible for the context switch between 2 threads. </p><dl class="section note"><dt>Note</dt><dd>The implementation of this code affects <b>directly</b> the context switch performance so optimize here as much as you can.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ntp</td><td>the thread to be switched in </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">otp</td><td>the thread to be switched out </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="_g_c_c_2_a_r_m_c_mx_2chcore__v6m_8c_source.html#l00172">172</a> of file <a class="el" href="_g_c_c_2_a_r_m_c_mx_2chcore__v6m_8c_source.html">GCC/ARMCMx/chcore_v6m.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ef5f090a97bb3e66c7d9da7c4af3c52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _port_thread_start </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start a thread by invoking its work function. </p>
<p>If the work function returns <code><a class="el" href="group__threads.html#ga24ab3a3a4d70214ee360867a1c3c75ac" title="Terminates the current thread. ">chThdExit()</a></code> is automatically invoked. </p>

<p>Definition at line <a class="el" href="_g_c_c_2_a_r_m_c_mx_2chcore__v6m_8c_source.html#l00198">198</a> of file <a class="el" href="_g_c_c_2_a_r_m_c_mx_2chcore__v6m_8c_source.html">GCC/ARMCMx/chcore_v6m.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga5bd33ad3dad0ff1ad4f58ea08552361b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_BASEPRI_DISABLED&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disabled value for BASEPRI register. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00046">46</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7eb4a4369c2d2fe0d2f0214ddc56d78a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IDLE_THREAD_STACK_SIZE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stack size for the system idle thread. </p>
<p>This size depends on the idle thread implementation, usually the idle thread should take no more space than those reserved by <code>PORT_INT_REQUIRED_STACK</code>. </p><dl class="section note"><dt>Note</dt><dd>In this port it is set to 16 because the idle thread does have a stack frame when compiling without optimizations. You may reduce this value to zero when compiling with optimizations. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00066">66</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05a9c892ced18dda34b086372a0c49ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INT_REQUIRED_STACK&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Per-thread stack overhead for interrupts servicing. </p>
<p>This constant is used in the calculation of the correct working area size. </p><dl class="section note"><dt>Note</dt><dd>In this port this value is conservatively set to 32 because the function <code><a class="el" href="group__scheduler.html#ga46ffa866557e26da879f2d04b7efebb5" title="Switches to the first thread on the runnable queue. ">chSchDoReschedule()</a></code> can have a stack frame, especially with compiler optimizations disabled. The value can be reduced when compiler optimizations are enabled. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00079">79</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97779cef341b960218ab0ff4752a4cf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_ENABLE_WFI_IDLE&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the use of the WFI instruction in the idle thread loop. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00086">86</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf205755eb8c94f2c50b85ee40100aa9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_PRIORITY_SYSTICK&#160;&#160;&#160;(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___c_o_r_e.html#ga24a83bf41818a8bb1d087b1bef419557">CORTEX_PRIORITY_LEVELS</a> &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SYSTICK handler priority. </p>
<dl class="section note"><dt>Note</dt><dd>The default SYSTICK handler priority is calculated as the priority level in the middle of the numeric priorities range. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00095">95</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae38e402f58886d1810eb850dc9ede873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_USE_FPU&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___s_t_m32_l1xx.html#gaa7d97a8d4c30b09ab01ba155ad7bf54f">CORTEX_HAS_FPU</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU support in context switch. </p>
<p>Activating this option activates the FPU support in the kernel. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00106">106</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b0ac77530f0e572b47fb57a00665d1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_SIMPLIFIED_PRIORITY&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Simplified priority handling flag. </p>
<p>Activating this option makes the Kernel work in compact mode. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00118">118</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf253fe79030192f0c8d839088c728555"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_PRIORITY_SVCALL&#160;&#160;&#160;(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___c_o_r_e.html#ga5c8b35430c3b5b352270bfb527882fd5">CORTEX_MAXIMUM_PRIORITY</a> + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SVCALL handler priority. </p>
<dl class="section note"><dt>Note</dt><dd>The default SVCALL handler priority is defaulted to <code>CORTEX_MAXIMUM_PRIORITY+1</code>, this reserves the <code>CORTEX_MAXIMUM_PRIORITY</code> priority level as fast interrupts priority level. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00129">129</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ed3022f929b0ef250c4aa8cda44c0be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_VTOR_INIT&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NVIC VTOR initialization expression. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00139">139</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga196289fa2bdb3e93afaf338b9215c1dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_PRIGROUP_INIT&#160;&#160;&#160;(7 - <a class="el" href="group___r_v_c_t___a_r_m_c_mx___s_t_m32_l1xx.html#ga5bd49e029042c8ddfb751ebd0eb3d5a4">CORTEX_PRIORITY_BITS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NVIC PRIGROUP initialization expression. </p>
<p>The default assigns all available priority bits as preemption priority with no sub-priority. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00148">148</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab179d6ffc3c15afa7b674e45b6391b09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_MAX_KERNEL_PRIORITY&#160;&#160;&#160;(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf253fe79030192f0c8d839088c728555">CORTEX_PRIORITY_SVCALL</a> + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum usable priority for normal ISRs. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00159">159</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadff1b4f77c5d8b62a2e3ab088f2da7ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_BASEPRI_KERNEL&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___c_o_r_e.html#gabf50672d926743f012521dad719f3a0f">CORTEX_PRIORITY_MASK</a>(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gab179d6ffc3c15afa7b674e45b6391b09">CORTEX_MAX_KERNEL_PRIORITY</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BASEPRI level within kernel lock. </p>
<dl class="section note"><dt>Note</dt><dd>In compact kernel mode this constant value is enforced to zero. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00165">165</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga153be5a98b62f3bc563d9055ba836333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_PRIORITY_PENDSV&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gab179d6ffc3c15afa7b674e45b6391b09">CORTEX_MAX_KERNEL_PRIORITY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PendSV priority level. </p>
<dl class="section note"><dt>Note</dt><dd>This priority is enforced to be equal to <code>CORTEX_MAX_KERNEL_PRIORITY</code>, this handler always have the highest priority that cannot preempt the kernel. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00179">179</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c335bfe1c2e1d910bcac004a0833d6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_ARM_v7M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defining the specific ARM architecture. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00189">189</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee128c531d64d5a635def6857fef3179"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_NAME&#160;&#160;&#160;&quot;ARMv7-M&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Name of the implemented architecture. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00194">194</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad807bcd87b78f852f9cdf25022c0f11b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_CORE_VARIANT_NAME&#160;&#160;&#160;&quot;Cortex-M3&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Name of the architecture variant. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00199">199</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga386c6f8aa08916d3390bd0fb2780f077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_PORT_INFO&#160;&#160;&#160;&quot;Advanced kernel mode&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port-specific information string. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00215">215</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5777aa68e4c4786b577953c7237a95d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SETUP_CONTEXT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">workspace, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">wsize, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pf, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">arg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                          \</div>
<div class="line">  tp-&gt;p_ctx.r13 = (<span class="keyword">struct </span><a class="code" href="structintctx.html">intctx</a> *)((uint8_t *)workspace +                  \</div>
<div class="line">                                     wsize -                                \</div>
<div class="line">                                     sizeof(<span class="keyword">struct</span> <a class="code" href="structintctx.html">intctx</a>));                \</div>
<div class="line">  tp-&gt;p_ctx.r13-&gt;r4 = (<a class="code" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a>)pf;                                         \</div>
<div class="line">  tp-&gt;p_ctx.r13-&gt;r5 = (<a class="code" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a>)arg;                                        \</div>
<div class="line">  tp-&gt;p_ctx.r13-&gt;lr = (<a class="code" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a>)<a class="code" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a>;                         \</div>
<div class="line">}</div>
<div class="ttc" id="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_html_ga0ef5f090a97bb3e66c7d9da7c4af3c52"><div class="ttname"><a href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a></div><div class="ttdeci">void _port_thread_start(void)</div><div class="ttdoc">Start a thread by invoking its work function. </div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m_c_mx_2chcore__v6m_8c_source.html#l00198">GCC/ARMCMx/chcore_v6m.c:198</a></div></div>
<div class="ttc" id="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_html_ga735acef63faba808a517f820bc81caf5"><div class="ttname"><a href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></div><div class="ttdeci">void * regarm_t</div><div class="ttdoc">Generic ARM register. </div><div class="ttdef"><b>Definition:</b> <a href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00229">IAR/ARMCMx/chcore_v7m.h:229</a></div></div>
<div class="ttc" id="structintctx_html"><div class="ttname"><a href="structintctx.html">intctx</a></div><div class="ttdoc">System saved context. </div><div class="ttdef"><b>Definition:</b> <a href="kernel_2templates_2chcore_8h_source.html#l00130">kernel/templates/chcore.h:130</a></div></div>
</div><!-- fragment -->
<p>Platform dependent part of the <code><a class="el" href="group__threads.html#gac6de13d4044b32d3ae9e2066b5d4c030" title="Creates a new thread into a static memory area. ">chThdCreateI()</a></code> API. </p>
<p>This code usually setup the context switching frame represented by an <code>intctx</code> structure. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00320">320</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae5413761dbdc6dd267ba0d43a9098ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STACK_ALIGN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enforces a correct alignment for a stack area size value. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00332">332</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7a83c1c8bde96b77299c36dc598d33d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THD_WA_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(<span class="keyword">sizeof</span>(<a class="code" href="struct_thread.html">Thread</a>) +                         \</div>
<div class="line">                                   <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structintctx.html">intctx</a>) +                  \</div>
<div class="line">                                   <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structextctx.html">extctx</a>) +                  \</div>
<div class="line">                                   (n) + (<a class="code" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga05a9c892ced18dda34b086372a0c49ea">PORT_INT_REQUIRED_STACK</a>))</div>
<div class="ttc" id="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_html_ga05a9c892ced18dda34b086372a0c49ea"><div class="ttname"><a href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga05a9c892ced18dda34b086372a0c49ea">PORT_INT_REQUIRED_STACK</a></div><div class="ttdeci">#define PORT_INT_REQUIRED_STACK</div><div class="ttdoc">Per-thread stack overhead for interrupts servicing. </div><div class="ttdef"><b>Definition:</b> <a href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00079">IAR/ARMCMx/chcore_v7m.h:79</a></div></div>
<div class="ttc" id="struct_thread_html"><div class="ttname"><a href="struct_thread.html">Thread</a></div><div class="ttdoc">Structure representing a thread. </div><div class="ttdef"><b>Definition:</b> <a href="chthreads_8h_source.html#l00099">chthreads.h:99</a></div></div>
<div class="ttc" id="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_html_gaae5413761dbdc6dd267ba0d43a9098ac"><div class="ttname"><a href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a></div><div class="ttdeci">#define STACK_ALIGN(n)</div><div class="ttdoc">Enforces a correct alignment for a stack area size value. </div><div class="ttdef"><b>Definition:</b> <a href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00332">IAR/ARMCMx/chcore_v7m.h:332</a></div></div>
<div class="ttc" id="structintctx_html"><div class="ttname"><a href="structintctx.html">intctx</a></div><div class="ttdoc">System saved context. </div><div class="ttdef"><b>Definition:</b> <a href="kernel_2templates_2chcore_8h_source.html#l00130">kernel/templates/chcore.h:130</a></div></div>
<div class="ttc" id="structextctx_html"><div class="ttname"><a href="structextctx.html">extctx</a></div><div class="ttdoc">Interrupt saved context. </div><div class="ttdef"><b>Definition:</b> <a href="kernel_2templates_2chcore_8h_source.html#l00122">kernel/templates/chcore.h:122</a></div></div>
</div><!-- fragment -->
<p>Computes the thread working area global size. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00337">337</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8b681d521d3b6c25e7a0304674732c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WORKING_AREA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Static working area allocation. </p>
<p>This macro is used to allocate a static thread working area aligned as both position and size. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00347">347</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1bf4fcf135197fa2b8faf1935a25186"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_PROLOGUE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ prologue code. </p>
<p>This macro must be inserted at the start of all IRQ handlers enabled to invoke system APIs. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00354">354</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65dc6ecfb3cd68961f7abde3a25c2260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_EPILOGUE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gac5e01b4a0772594bbb7aea56122556fb">_port_irq_epilogue</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ epilogue code. </p>
<p>This macro must be inserted at the end of all IRQ handlers enabled to invoke system APIs. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00361">361</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae312af21c95e70c459af69c298eb0f9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQ_HANDLER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id</td><td>)</td>
          <td>&#160;&#160;&#160;void id(void)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ handler function declaration. </p>
<dl class="section note"><dt>Note</dt><dd><code>id</code> can be a function name or a vector number depending on the port implementation. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00368">368</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14d1e819dc6e26882fce8ace5e8cfe5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_FAST_IRQ_HANDLER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id</td><td>)</td>
          <td>&#160;&#160;&#160;void id(void)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IRQ handler function declaration. </p>
<dl class="section note"><dt>Note</dt><dd><code>id</code> can be a function name or a vector number depending on the port implementation. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00375">375</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad578b42e3b7f6ae06bba75b126d2ebc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_init</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">void</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#ga2b786c11870668b37a71fa8d21e4fdcf">_port_init</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port-related initialization code. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00380">380</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1cf8b72295ed32b0ca430dd4e8b5f8ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_lock</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">void</td><td>)</td>
          <td>&#160;&#160;&#160;__set_BASEPRI(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba">CORTEX_BASEPRI_KERNEL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Kernel-lock action. </p>
<p>Usually this function just disables interrupts but may perform more actions. </p><dl class="section note"><dt>Note</dt><dd>In this port this it raises the base priority to kernel level. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00389">389</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac22869cbf9bc573296c8ec967550352a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_unlock</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">void</td><td>)</td>
          <td>&#160;&#160;&#160;__set_BASEPRI(<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#ga5bd33ad3dad0ff1ad4f58ea08552361b">CORTEX_BASEPRI_DISABLED</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Kernel-unlock action. </p>
<p>Usually this function just enables interrupts but may perform more actions. </p><dl class="section note"><dt>Note</dt><dd>In this port this it lowers the base priority to user level. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00401">401</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf30f212866f3842e35ccb005c68eb5b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_lock_from_isr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">void</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__core.html#gad9aed313dfdafb6e9c58691af424fcb4">port_lock</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Kernel-lock action from an interrupt handler. </p>
<p>This function is invoked before invoking I-class APIs from interrupt handlers. The implementation is architecture dependent, in its simplest form it is void. </p><dl class="section note"><dt>Note</dt><dd>Same as <code><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga1cf8b72295ed32b0ca430dd4e8b5f8ee" title="Kernel-lock action. ">port_lock()</a></code> in this port. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00413">413</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f89abaec40267c95d93cb6d4e519f5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_unlock_from_isr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">void</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__core.html#ga242f36ee65eb9b19258654f7a3b63f87">port_unlock</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Kernel-unlock action from an interrupt handler. </p>
<p>This function is invoked after invoking I-class APIs from interrupt handlers. The implementation is architecture dependent, in its simplest form it is void. </p><dl class="section note"><dt>Note</dt><dd>Same as <code><a class="el" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gac22869cbf9bc573296c8ec967550352a" title="Kernel-unlock action. ">port_unlock()</a></code> in this port. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00422">422</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga099cf2ed216aa0362bb86b9f47f6aabd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_disable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">void</td><td>)</td>
          <td>&#160;&#160;&#160;__disable_interrupt()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables all the interrupt sources. </p>
<dl class="section note"><dt>Note</dt><dd>Of course non-maskable interrupt sources are not included. </dd>
<dd>
In this port it disables all the interrupt sources by raising the priority mask to level 0. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00430">430</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4901a0712df90e25859d8d47f1a8d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_suspend</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">void</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                                    \</div>
<div class="line">  __set_BASEPRI(<a class="code" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba">CORTEX_BASEPRI_KERNEL</a>);                                     \</div>
<div class="line">  __enable_interrupt();                                                     \</div>
<div class="line">}</div>
<div class="ttc" id="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_html_gadff1b4f77c5d8b62a2e3ab088f2da7ba"><div class="ttname"><a href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba">CORTEX_BASEPRI_KERNEL</a></div><div class="ttdeci">#define CORTEX_BASEPRI_KERNEL</div><div class="ttdoc">BASEPRI level within kernel lock. </div><div class="ttdef"><b>Definition:</b> <a href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00165">IAR/ARMCMx/chcore_v7m.h:165</a></div></div>
</div><!-- fragment -->
<p>Disables the interrupt sources below kernel-level priority. </p>
<dl class="section note"><dt>Note</dt><dd>Interrupt sources above kernel level remains enabled. </dd>
<dd>
In this port it raises/lowers the base priority to kernel level. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00438">438</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga712a7d9ffe3c72a3c164ff50c69ab66d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_enable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">void</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                                     \</div>
<div class="line">  __set_BASEPRI(<a class="code" href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga5bd33ad3dad0ff1ad4f58ea08552361b">CORTEX_BASEPRI_DISABLED</a>);                                   \</div>
<div class="line">  __enable_interrupt();                                                     \</div>
<div class="line">}</div>
<div class="ttc" id="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e_html_ga5bd33ad3dad0ff1ad4f58ea08552361b"><div class="ttname"><a href="group___i_a_r___a_r_m_c_mx___v7_m___c_o_r_e.html#ga5bd33ad3dad0ff1ad4f58ea08552361b">CORTEX_BASEPRI_DISABLED</a></div><div class="ttdeci">#define CORTEX_BASEPRI_DISABLED</div><div class="ttdoc">Disabled value for BASEPRI register. </div><div class="ttdef"><b>Definition:</b> <a href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00046">IAR/ARMCMx/chcore_v7m.h:46</a></div></div>
</div><!-- fragment -->
<p>Enables all the interrupt sources. </p>
<dl class="section note"><dt>Note</dt><dd>In this port it lowers the base priority to user level. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00451">451</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38d14508bc0075d32e4c8d5557c9946c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_wait_for_interrupt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">void</td><td>)</td>
          <td>&#160;&#160;&#160;asm (&quot;wfi&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enters an architecture-dependent IRQ-waiting mode. </p>
<p>The function is meant to return when an interrupt becomes pending. The simplest implementation is an empty function or macro but this would not take advantage of architecture-specific power saving modes. </p><dl class="section note"><dt>Note</dt><dd>Implemented as an inlined <code>WFI</code> instruction. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00468">468</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc9d69f00e5be735f0cd4b5af2ec0641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define port_switch</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ntp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">otp&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___r_v_c_t___a_r_m_c_mx___v7_m___c_o_r_e.html#ga00159079947f6ef5c40391afc246a24f">_port_switch</a>(ntp, otp)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a context switch between two threads. </p>
<p>This is the most critical code in any port, this function is responsible for the context switch between 2 threads. </p><dl class="section note"><dt>Note</dt><dd>The implementation of this code affects <b>directly</b> the context switch performance so optimize here as much as you can.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ntp</td><td>the thread to be switched in </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">otp</td><td>the thread to be switched out </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00484">484</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga735acef63faba808a517f820bc81caf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void* <a class="el" href="group___a_r_m___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generic ARM register. </p>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00229">229</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga984a93abd2a78e5abc889125641f4ecf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="structstkalign__t.html">stkalign_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stack and memory alignment enforcement. </p>
<dl class="section note"><dt>Note</dt><dd>In this architecture the stack alignment is enforced to 64 bits, 32 bits alignment is supported by hardware but deprecated by ARM, the implementation choice is to not offer the option. </dd></dl>

<p>Definition at line <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html#l00237">237</a> of file <a class="el" href="_i_a_r_2_a_r_m_c_mx_2chcore__v7m_8h_source.html">IAR/ARMCMx/chcore_v7m.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <li class="footer">
      <a href="http://sourceforge.net/projects/chibios">
        <img src="http://sflogo.sourceforge.net/sflogo.php?group_id=205897&amp;type=11"
             border="0" width="120" height="30"
             alt="Get ChibiOS/RT embedded RTOS at SourceForge.net. Fast,
                  secure and Free Open Source software downloads"/>
      </a>
    </li>
  </ul>
</div>
<!-- Piwik -->
<script type="text/javascript">
var pkBaseURL = (("https:" == document.location.protocol) ? "https://apps.sourceforge.net/piwik/chibios/" : "http://apps.sourceforge.net/piwik/chibios/");
document.write(unescape("%3Cscript src='" + pkBaseURL + "piwik.js' type='text/javascript'%3E%3C/script%3E"));
</script><script type="text/javascript">
piwik_action_name = '';
piwik_idsite = 1;
piwik_url = pkBaseURL + "piwik.php";
piwik_log(piwik_action_name, piwik_idsite, piwik_url);
</script>
<object><noscript><p><img src="http://apps.sourceforge.net/piwik/chibios/piwik.php?idsite=1" alt="piwik"/></p></noscript></object>
<!-- End Piwik Tag -->
</body>
</html>
