{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512463224642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512463224642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 16:40:24 2017 " "Processing started: Tue Dec 05 16:40:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512463224642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512463224642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off szznew -c szznew " "Command: quartus_map --read_settings_files=on --write_settings_files=off szznew -c szznew" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512463224642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512463225017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512463225017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "szznew.v 9 9 " "Found 9 design units, including 9 entities, in source file szznew.v" { { "Info" "ISGN_ENTITY_NAME" "1 szznew " "Found entity 1: szznew" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512463243767 ""} { "Info" "ISGN_ENTITY_NAME" "2 Divier_50MHz_2Hz " "Found entity 2: Divier_50MHz_2Hz" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512463243767 ""} { "Info" "ISGN_ENTITY_NAME" "3 _2to1MUX " "Found entity 3: _2to1MUX" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512463243767 ""} { "Info" "ISGN_ENTITY_NAME" "4 _4bitComparer " "Found entity 4: _4bitComparer" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512463243767 ""} { "Info" "ISGN_ENTITY_NAME" "5 Divided_Frequency " "Found entity 5: Divided_Frequency" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512463243767 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter10 " "Found entity 6: counter10" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512463243767 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter6 " "Found entity 7: counter6" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512463243767 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter24 " "Found entity 8: counter24" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512463243767 ""} { "Info" "ISGN_ENTITY_NAME" "9 Decoder " "Found entity 9: Decoder" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512463243767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512463243767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_1Hz szznew.v(27) " "Verilog HDL Implicit Net warning at szznew.v(27): created implicit net for \"_1Hz\"" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512463243767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "szznew.v(27) " "Verilog HDL Instantiation warning at szznew.v(27): instance has no name" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512463243767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "szznew.v(70) " "Verilog HDL Instantiation warning at szznew.v(70): instance has no name" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512463243767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "szznew.v(71) " "Verilog HDL Instantiation warning at szznew.v(71): instance has no name" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512463243767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "szznew.v(72) " "Verilog HDL Instantiation warning at szznew.v(72): instance has no name" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512463243767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "szznew.v(73) " "Verilog HDL Instantiation warning at szznew.v(73): instance has no name" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512463243767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "szznew " "Elaborating entity \"szznew\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512463243798 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_1Hz szznew.v(47) " "Verilog HDL Always Construct warning at szznew.v(47): variable \"_1Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512463243798 "|szznew"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divier_50MHz_2Hz Divier_50MHz_2Hz:comb_3 " "Elaborating entity \"Divier_50MHz_2Hz\" for hierarchy \"Divier_50MHz_2Hz:comb_3\"" {  } { { "szznew.v" "comb_3" { Text "D:/U201514417 Quartus/szznew/szznew.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512463243798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 counter10:U1 " "Elaborating entity \"counter10\" for hierarchy \"counter10:U1\"" {  } { { "szznew.v" "U1" { Text "D:/U201514417 Quartus/szznew/szznew.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512463243814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 counter6:U2 " "Elaborating entity \"counter6\" for hierarchy \"counter6:U2\"" {  } { { "szznew.v" "U2" { Text "D:/U201514417 Quartus/szznew/szznew.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512463243814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 counter24:U5 " "Elaborating entity \"counter24\" for hierarchy \"counter24:U5\"" {  } { { "szznew.v" "U5" { Text "D:/U201514417 Quartus/szznew/szznew.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512463243814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bitComparer _4bitComparer:SU4 " "Elaborating entity \"_4bitComparer\" for hierarchy \"_4bitComparer:SU4\"" {  } { { "szznew.v" "SU4" { Text "D:/U201514417 Quartus/szznew/szznew.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512463243814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1MUX _2to1MUX:MU1 " "Elaborating entity \"_2to1MUX\" for hierarchy \"_2to1MUX:MU1\"" {  } { { "szznew.v" "MU1" { Text "D:/U201514417 Quartus/szznew/szznew.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512463243814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:comb_61 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:comb_61\"" {  } { { "szznew.v" "comb_61" { Text "D:/U201514417 Quartus/szznew/szznew.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512463243814 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512463244423 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Hr\[6\] GND " "Pin \"LED_Hr\[6\]\" is stuck at GND" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512463244517 "|szznew|LED_Hr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Hr\[7\] GND " "Pin \"LED_Hr\[7\]\" is stuck at GND" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512463244517 "|szznew|LED_Hr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Hr2\[1\] GND " "Pin \"LED_Hr2\[1\]\" is stuck at GND" {  } { { "szznew.v" "" { Text "D:/U201514417 Quartus/szznew/szznew.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512463244517 "|szznew|LED_Hr2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512463244517 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512463244642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512463245251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512463245251 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512463245423 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512463245423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512463245423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512463245423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512463245470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 16:40:45 2017 " "Processing ended: Tue Dec 05 16:40:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512463245470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512463245470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512463245470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512463245470 ""}
