(window.webpackJsonp=window.webpackJsonp||[]).push([[11],{221:function(n,e,i){"use strict";i.r(e);var a=i(0),o=Object(a.a)({},(function(){var n=this,e=n.$createElement,i=n._self._c||e;return i("ContentSlotsDistributor",{attrs:{"slot-key":n.$parent.slotKey}},[i("h1",{attrs:{id:"publication-list"}},[n._v("Publication List")]),n._v(" "),i("link",{attrs:{rel:"stylesheet",href:"https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.5.1/katex.min.css"}}),n._v(" "),i("link",{attrs:{rel:"stylesheet",href:"https://cdn.jsdelivr.net/github-markdown-css/2.2.1/github-markdown.css"}}),n._v(" "),i("h2",{attrs:{id:"book-chapters"}},[n._v("Book Chapters")]),n._v(" "),i("ul",[i("li",[n._v("Hayden Kwok-Hay So and Cheng Liu. FPGA overlays. In FPGAs for Software\nProgrammers, pp. 285-305. Springer, Cham, 2016.")])]),n._v(" "),i("h2",{attrs:{id:"journals"}},[n._v("Journals")]),n._v(" "),i("ol",[i("li",[i("p",[n._v('L. Cheng, Ying Wang, Qingzhi Liu, Dick H.J.Epema, Cheng Liu, Ying Mao, John Murphy, "Network-Aware Locality Scheduling for Distributed Data Operators in Data Centers," in IEEE Transactions on Parallel and Distributed Systems, doi: 10.1109/TPDS.2021.3053241, 2021 (accepted)')])]),n._v(" "),i("li",[i("p",[n._v('Dawen Xu, Ziyang Zhu, Cheng Liu*, Ying Wang, Shuang Zhao, Lei Zhang, Huaguo Liang, Huawei Li, Kwang-Ting Cheng, "Reliability Evaluation and Analysis of FPGA-based Neural Network Acceleration System", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021 (accepted)')])]),n._v(" "),i("li",[i("p",[n._v('Shengwen Liang, Ying Wang, Cheng Liu, Lei He, Huawei Li, Dawen Xu, Xiaowei Li. "EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks", IEEE Transactions on Computers (2020)')])]),n._v(" "),i("li",[i("p",[n._v('Dawen Xu#, Cheng Liu#, Ying Wang, Kaijie Tu, Bingsheng He, and Lei Zhang. "Accelerating Generative Neural Networks on Unmodified Deep Learning Processors-A Software Approach." IEEE Transactions on Computers (2020). (# Equal contribution)')])]),n._v(" "),i("li",[i("p",[n._v("Chuangyi Gui, Long Zheng, Bingsheng He, Cheng Liu, Xinyu Chen, Xiaofei Liao,\nand Hai Jin. A Survey on Graph Processing Accelerators: Challenges and\nOpportunities. Journal of Computer Science and Technology (JCST), Vol.34, no. 2\n(2019): 339-371.")])]),n._v(" "),i("li",[i("p",[n._v("Yin-He Han, Cheng Liu, Hang Lu, Wen-Bo Li, Lei Zhang, and Xiao-Wei Li.\nRevivePath: Resilient network-on-chip design through data path salvaging of\nrouter. Journal of Computer Science and Technology (JCST), Vol. 28, no. 6 (2013):\n1045-1053.")])]),n._v(" "),i("li",[i("p",[n._v("Ying Wang, Yin-He Han, Lei Zhang, Bin-Zhang Fu, Cheng Liu, Hua-Wei Li, and\nXiaowei Li. Economizing TSV resources in 3-D network-on-chip design. IEEE\nTransactions on Very Large Scale Integration (VLSI) Systems, no. 3(2015):493-506.")])]),n._v(" "),i("li",[i("p",[n._v("Qingli Zhang, Cheng Liu, Liyi Xiao, Fangfa Fu, Low Latency Router Design Supporting both Deterministic Routing and Adaptive Routing, Journal of Computer-Aided Design & Computer Graphics (JCAD), 2009, 21(12):1706-1714.")])])]),n._v(" "),i("h2",{attrs:{id:"conferences"}},[n._v("Conferences")]),n._v(" "),i("ol",[i("li",[i("p",[n._v('Hao Lv, Bing Li, Ying Wang, Cheng Liu, Lei Zhang, "VADER: Leveraging the Natural Variation of Hardware to Enhance Adversarial Attack", In Proceedings of the 25th Asia and South Pacific Design Automation Conference (ASP-DAC), IEEE, 2020.')])]),n._v(" "),i("li",[i("p",[n._v('Tao Luo, Wei Zhang, Bingsheng He, Cheng Liu, Douglas Maskell, "Energy Efficient In-memory Integer Multiplication Based on Racetrack Memory", IEEE 40th International Conference on Distributed Computing Systems (ICDCS), IEEE, 2020.')])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Cheng Chu, Cheng Liu*, Qianlong Wang, Ying Wang, Lei Zhang, Huaguo Liang and Kwang-Ting Tim Cheng, A Hybrid Computing Architecture for Fault-tolerant Deep Learning Accelerators, The 38th IEEE International Conference on Computer Design(ICCD), October, 2020.")])]),n._v(" "),i("li",[i("p",[n._v("Shengwen Liang#, Cheng Liu#, Ying Wang, Huawei Li, Xiaowei Li, DeepBurning-GL: an Automated Framework for Generating Graph Neural Network Accelerators, IEEE/ACM International Conference on Computer-Aided Design (ICCAD'20), November, 2020(accepted)(# Equal contribution).")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Ziyang Zhu, Cheng Liu*, Ying Wang, Huawei Li, Lei Zhang, Kwang-Ting Cheng, Persistent Fault Analysis of Neural Networks on FPGA-based Acceleration System, The 31th IEEE International Conference on Application-specific Systems,\nArchitectures and Processors (ASAP), July, 2020")])]),n._v(" "),i("li",[i("p",[n._v("Xiandong Zhao, Ying Wang, Cheng Liu, Cong Shi, Lei Zhang, BitPruner: Network\nPruning for Bit-Serial Accelerators, In IEEE/ACM Proceedings of Design,\nAutomation Conference (DAC), 2020.")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Cheng Chu, Cheng Liu*, Ying Wang, Xianzhong Zhou, Lei Zhang,\nHuawei Li, Huaguo Liang, Multi-task Scheduling for PIM-based Heterogeneous\nComputing System, In IEEE Great Lakes Symposium on VLSI (GLVLSI), 2020.")])]),n._v(" "),i("li",[i("p",[n._v("Xiandong Zhao, Ying Wang, Xuyi Cai, Cheng Liu, Lei Zhang, Linear Symmetric\nQuantization of Neural Networks for Low-precision Integer Hardware , In\nInternational Conference on Learning Representations(ICLR), 2020")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Xinke Chu, Cheng Liu*, Ying Wang, Huawei Li, Lei Zhang, CNT-Cache:\nan Energy-Efficient Carbon Nanotube Cache with Adaptive Encoding , IEEE/ACM\nProceedings of Design, Automation and Test in Europe conference (DATE), 2020")])]),n._v(" "),i("li",[i("p",[n._v("Weiwei Chen, Ying Wang, Shuang Yang, Cheng Liu, Lei Zhang, You Only Search\nOnce: A Fast Automation Framework for Single-Stage DNN/Accelerator Codesign,\nIEEE/ACM Proceedings of Design, Automation and Test in Europe\nconference (DATE), 2020")])]),n._v(" "),i("li",[i("p",[n._v("Weiwei Chen, Ying Wang, Shuang Yang, Lei Zhang, Cheng Liu, Towards Besteffort\nApproximation: Applying NAS to General-purpose Approximate\nComputing, IEEE/ACM Proceedings of Design, Automation and Test in Europe\nconference (DATE), 2020")])]),n._v(" "),i("li",[i("p",[n._v("Cheng Liu, Xinyu Chen, Bingsheng He, Ying Wang, Xiaofei Liao, Lei Zhang, OBFS:\nOpenCL Based BFS Optimization on Software Programmable FPGAs, In 2019\nInternational Conference on Field Programmable Technology (FPT), Dec 11-13,\n2019")])]),n._v(" "),i("li",[i("p",[n._v("Shengwen Liang, Ying Wang, Cheng Liu, Huawei Li and Xiaowei Li, InS-DLA: An\nIn-SSD Deep Learning Accelerator for Near-Data Processing, The International\nConference on Field-Programmable Logic and Applications (FPL), Sep 9-11, 2019")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Kouzi Xing, Cheng Liu*, Ying Wang, Yulin Dai, Long Cheng, Huawei Li,\nLei Zhang, Resilient Neural Network Training for Accelerators with Computing\nErrors, The 30th IEEE International Conference on Application-specific Systems,\nArchitectures and Processors (ASAP), July 15-17, 2019")])]),n._v(" "),i("li",[i("p",[n._v("Kouzi Xing, Dawen Xu, Cheng Liu*, Ying Wang, Huawei Li and Xiaowei Li,\nSqueezing the Last MHz for CNN Acceleration on FPGAs , The 3rd International\nTest Conference in Asia (ITC-Asia), 2019")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Li Li, Ying Wang, Cheng Liu, and Huawei Li. Exploring emerging\nCNFET for efficient last level cache design. In Proceedings of the 24th Asia and\nSouth Pacific Design Automation Conference (ASP-DAC). ACM, New York, NY,\nUSA, 426-431, 2019")])]),n._v(" "),i("li",[i("p",[n._v("Dawen Xu, Kaijie Tu, Ying Wang, Cheng Liu, Bingsheng He, and Huawei Li. FCNengine:\naccelerating deconvolutional layers in classic CNN processors. In\nProceedings of the International Conference on Computer-Aided Design (ICCAD),\np.22. ACM, 2018.")])]),n._v(" "),i("li",[i("p",[n._v("Ho-Cheung Ng, Cheng Liu, and Hayden Kwok-Hay So. A soft processor overlay\nwith tightly-coupled FPGA accelerator. The 2nd International Workshop on\nOverlay Architectures for FPGAs (OLAF), 2016.")])]),n._v(" "),i("li",[i("p",[n._v("Cheng Liu, Ho-Cheung Ng, and Hayden Kwok-Hay So. QuickDough: a rapid\nFPGA loop accelerator design framework using soft CGRA overlay . In\nInternational Conference on Field Programmable Technology (FPT), pp. 56-63.\nIEEE, 2015.")])]),n._v(" "),i("li",[i("p",[n._v("Cheng Liu, Ho-Cheung Ng, Hayden Kwok-Hay So, Automatic nested loop\nacceleration on fpgas using soft CGRA overlay, The Second International\nworkshop of FPGAs for Software Programmers (FSP), 2015")])]),n._v(" "),i("li",[i("p",[n._v("Cheng Liu, and Hayden Kwok-Hay So. Automatic soft cgra overlay customization\nfor high-productivity nested loop acceleration on fpgas . In 2015 IEEE 23rd Annual\nInternational Symposium on Field-Programmable Custom Computing Machines\n(FCCM), pp. 101-101. IEEE, 2015 (poster)")])]),n._v(" "),i("li",[i("p",[n._v("Cheng Liu, Colin Lin Yu, and Hayden Kwok-Hay So. A soft coarse-grained\nreconfigurable array based high-level synthesis methodology: Promoting design\nproductivity and exploring extreme FPGA frequency. In 2013 IEEE 21st Annual\nInternational Symposium on Field-Programmable Custom Computing Machines\n(FCCM), pp. 228-228. IEEE, 2013 (poster)")])]),n._v(" "),i("li",[i("p",[n._v("Cheng Liu, Hayden Kwok-Hay So, QuickDough: A Rapid FPGA Accelerator\nGeneration Framework using Soft Coarse-Grained Reconfigurable Array Overla,y\nThe 1st International Workshop on Overlay Architectures for FPGAs (OLAF), 2013.")])]),n._v(" "),i("li",[i("p",[n._v("Cheng Liu, Lei Zhang, Yinhe Han, and Xiaowei Li. Vertical interconnects\nsqueezing in symmetric 3D mesh network-on-chip. In Proceedings of the 16th\nAsia and South Pacific Design Automation Conference (ASP-DAC), pp. 357-362.\nIEEE Press, 2011.")])]),n._v(" "),i("li",[i("p",[n._v("Cheng Liu, Lei Zhang, Yinhe Han, and Xiaowei Li. A resilient on-chip router\ndesign through data path salvaging. In Proceedings of the 16th Asia and South\nPacific Design Automation Conference (ASP-DAC), pp.437-442. 2011.")])]),n._v(" "),i("li",[i("p",[n._v("Cheng Liu, Lei Zhang, Yinhe Han, and Xiaowei Li. Dynamic Buffer Regulator for\n3D Mesh Network-on-Chip. 3D Integration Workshop in conjunction with\nACM/IEEE Design, Automation and Test in Europe (DATE), Grenoble, France,\nMarch 18, 2011 (poster)")])])])])}),[],!1,null,null,null);e.default=o.exports}}]);