Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jan 15 18:32:18 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (968)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2765)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (968)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: divs/div_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[1]/Q (HIGH)

 There are 938 register/latch pins with no clock driven by root clock pin: divs/div_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2765)
---------------------------------------------------
 There are 2765 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.696        0.000                      0                  696        0.085        0.000                      0                  696        4.500        0.000                       0                   398  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.696        0.000                      0                  696        0.085        0.000                      0                  696        4.500        0.000                       0                   398  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_press_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.866ns (35.997%)  route 3.318ns (64.003%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.562     5.083    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X35Y39         FDCE                                         r  keypress_controller_inst/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  keypress_controller_inst/key_de/key_reg[1]/Q
                         net (fo=101, routed)         1.693     7.232    keypress_controller_inst/key_de/last_change[1]
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.356 r  keypress_controller_inst/key_de/key_press[2]_i_77/O
                         net (fo=1, routed)           0.000     7.356    keypress_controller_inst/key_de/key_press[2]_i_77_n_0
    SLICE_X43Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     7.568 r  keypress_controller_inst/key_de/key_press_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     7.568    keypress_controller_inst/key_de/key_press_reg[2]_i_36_n_0
    SLICE_X43Y44         MUXF8 (Prop_muxf8_I1_O)      0.094     7.662 r  keypress_controller_inst/key_de/key_press_reg[2]_i_15/O
                         net (fo=1, routed)           1.332     8.995    keypress_controller_inst/key_de/key_press_reg[2]_i_15_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.316     9.311 r  keypress_controller_inst/key_de/key_press[2]_i_8/O
                         net (fo=1, routed)           0.000     9.311    keypress_controller_inst/key_de/key_press[2]_i_8_n_0
    SLICE_X38Y36         MUXF7 (Prop_muxf7_I1_O)      0.247     9.558 r  keypress_controller_inst/key_de/key_press_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     9.558    keypress_controller_inst/key_de/key_press_reg[2]_i_4_n_0
    SLICE_X38Y36         MUXF8 (Prop_muxf8_I0_O)      0.098     9.656 r  keypress_controller_inst/key_de/key_press_reg[2]_i_2/O
                         net (fo=1, routed)           0.292     9.948    keypress_controller_inst/key_de/key_press_reg[2]_i_2_n_0
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.319    10.267 r  keypress_controller_inst/key_de/key_press[2]_i_1/O
                         net (fo=1, routed)           0.000    10.267    keypress_controller_inst/key_de_n_5
    SLICE_X37Y36         FDCE                                         r  keypress_controller_inst/key_press_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.440    14.781    keypress_controller_inst/clk_IBUF_BUFG
    SLICE_X37Y36         FDCE                                         r  keypress_controller_inst/key_press_reg[2]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.029    14.963    keypress_controller_inst/key_press_reg[2]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[144]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.127ns (24.073%)  route 3.555ns (75.927%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.561     5.082    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  keypress_controller_inst/key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.478     5.560 r  keypress_controller_inst/key_de/key_reg[0]/Q
                         net (fo=101, routed)         1.836     7.396    keypress_controller_inst/key_de/last_change[0]
    SLICE_X36Y37         LUT5 (Prop_lut5_I1_O)        0.323     7.719 r  keypress_controller_inst/key_de/key_down[240]_i_2/O
                         net (fo=8, routed)           1.719     9.438    keypress_controller_inst/key_de/key_down[240]_i_2_n_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I2_O)        0.326     9.764 r  keypress_controller_inst/key_de/key_down[144]_i_1/O
                         net (fo=1, routed)           0.000     9.764    keypress_controller_inst/key_de/p_0_in[144]
    SLICE_X42Y43         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.447    14.788    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[144]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X42Y43         FDCE (Setup_fdce_C_D)        0.077    15.018    keypress_controller_inst/key_de/key_down_reg[144]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[178]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.133ns (25.066%)  route 3.387ns (74.934%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.561     5.082    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  keypress_controller_inst/key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.478     5.560 r  keypress_controller_inst/key_de/key_reg[0]/Q
                         net (fo=101, routed)         1.829     7.389    keypress_controller_inst/key_de/last_change[0]
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.323     7.712 r  keypress_controller_inst/key_de/key_down[242]_i_2/O
                         net (fo=8, routed)           1.558     9.270    keypress_controller_inst/key_de/key_down[242]_i_2_n_0
    SLICE_X43Y42         LUT4 (Prop_lut4_I2_O)        0.332     9.602 r  keypress_controller_inst/key_de/key_down[178]_i_1/O
                         net (fo=1, routed)           0.000     9.602    keypress_controller_inst/key_de/p_0_in[178]
    SLICE_X43Y42         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.446    14.787    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X43Y42         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[178]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X43Y42         FDCE (Setup_fdce_C_D)        0.029    14.969    keypress_controller_inst/key_de/key_down_reg[178]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/key_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.766ns (17.055%)  route 3.725ns (82.945%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.562     5.083    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y39         FDCE                                         r  keypress_controller_inst/key_de/key_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  keypress_controller_inst/key_de/key_reg[2]/Q
                         net (fo=69, routed)          2.011     7.613    keypress_controller_inst/key_de/last_change[2]
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.737 r  keypress_controller_inst/key_de/key_down[246]_i_2/O
                         net (fo=8, routed)           1.714     9.451    keypress_controller_inst/key_de/key_down[246]_i_2_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I2_O)        0.124     9.575 r  keypress_controller_inst/key_de/key_down[118]_i_1/O
                         net (fo=1, routed)           0.000     9.575    keypress_controller_inst/key_de/p_0_in[118]
    SLICE_X44Y44         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.448    14.789    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X44Y44         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[118]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X44Y44         FDCE (Setup_fdce_C_D)        0.029    14.971    keypress_controller_inst/key_de/key_down_reg[118]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[200]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.897ns (20.908%)  route 3.393ns (79.092%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.561     5.082    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  keypress_controller_inst/key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.478     5.560 r  keypress_controller_inst/key_de/key_reg[0]/Q
                         net (fo=101, routed)         1.836     7.396    keypress_controller_inst/key_de/last_change[0]
    SLICE_X36Y37         LUT5 (Prop_lut5_I1_O)        0.295     7.691 r  keypress_controller_inst/key_de/key_down[232]_i_2/O
                         net (fo=8, routed)           1.557     9.248    keypress_controller_inst/key_de/key_down[232]_i_2_n_0
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.372 r  keypress_controller_inst/key_de/key_down[200]_i_1/O
                         net (fo=1, routed)           0.000     9.372    keypress_controller_inst/key_de/p_0_in[200]
    SLICE_X41Y35         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.442    14.783    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[200]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X41Y35         FDCE (Setup_fdce_C_D)        0.031    14.967    keypress_controller_inst/key_de/key_down_reg[200]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[146]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.133ns (26.443%)  route 3.152ns (73.557%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.561     5.082    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  keypress_controller_inst/key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.478     5.560 r  keypress_controller_inst/key_de/key_reg[0]/Q
                         net (fo=101, routed)         1.829     7.389    keypress_controller_inst/key_de/last_change[0]
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.323     7.712 r  keypress_controller_inst/key_de/key_down[242]_i_2/O
                         net (fo=8, routed)           1.323     9.035    keypress_controller_inst/key_de/key_down[242]_i_2_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I2_O)        0.332     9.367 r  keypress_controller_inst/key_de/key_down[146]_i_1/O
                         net (fo=1, routed)           0.000     9.367    keypress_controller_inst/key_de/p_0_in[146]
    SLICE_X44Y42         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.447    14.788    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X44Y42         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[146]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X44Y42         FDCE (Setup_fdce_C_D)        0.029    14.970    keypress_controller_inst/key_de/key_down_reg[146]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.092ns (27.882%)  route 2.824ns (72.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.563     5.084    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X33Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.000     6.540    keypress_controller_inst/key_de/key_in[3]
    SLICE_X34Y39         LUT4 (Prop_lut4_I2_O)        0.153     6.693 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.505     7.198    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I4_O)        0.331     7.529 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.811     8.340    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.152     8.492 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=13, routed)          0.509     9.001    keypress_controller_inst/key_de/key
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.440    14.781    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X34Y37         FDCE (Setup_fdce_C_CE)      -0.393    14.613    keypress_controller_inst/key_de/key_reg[6]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.092ns (27.882%)  route 2.824ns (72.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.563     5.084    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X33Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.000     6.540    keypress_controller_inst/key_de/key_in[3]
    SLICE_X34Y39         LUT4 (Prop_lut4_I2_O)        0.153     6.693 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.505     7.198    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I4_O)        0.331     7.529 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.811     8.340    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.152     8.492 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=13, routed)          0.509     9.001    keypress_controller_inst/key_de/key
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.440    14.781    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[7]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X34Y37         FDCE (Setup_fdce_C_CE)      -0.393    14.613    keypress_controller_inst/key_de/key_reg[7]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.092ns (27.882%)  route 2.824ns (72.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.563     5.084    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X33Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.000     6.540    keypress_controller_inst/key_de/key_in[3]
    SLICE_X34Y39         LUT4 (Prop_lut4_I2_O)        0.153     6.693 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.505     7.198    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I4_O)        0.331     7.529 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.811     8.340    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.152     8.492 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=13, routed)          0.509     9.001    keypress_controller_inst/key_de/key
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.440    14.781    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X34Y37         FDCE (Setup_fdce_C_CE)      -0.393    14.613    keypress_controller_inst/key_de/key_reg[8]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[8]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.092ns (27.882%)  route 2.824ns (72.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.563     5.084    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X33Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.000     6.540    keypress_controller_inst/key_de/key_in[3]
    SLICE_X34Y39         LUT4 (Prop_lut4_I2_O)        0.153     6.693 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.505     7.198    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X34Y39         LUT5 (Prop_lut5_I4_O)        0.331     7.529 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.811     8.340    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.152     8.492 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=13, routed)          0.509     9.001    keypress_controller_inst/key_de/key
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.440    14.781    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]_rep/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X34Y37         FDCE (Setup_fdce_C_CE)      -0.393    14.613    keypress_controller_inst/key_de/key_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_press_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.247ns (56.088%)  route 0.193ns (43.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.559     1.442    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.148     1.590 r  keypress_controller_inst/key_de/key_reg[9]/Q
                         net (fo=15, routed)          0.193     1.784    keypress_controller_inst/key_de/last_change[8]
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.099     1.883 r  keypress_controller_inst/key_de/key_press[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    keypress_controller_inst/key_de_n_2
    SLICE_X37Y36         FDCE                                         r  keypress_controller_inst/key_press_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.827     1.954    keypress_controller_inst/clk_IBUF_BUFG
    SLICE_X37Y36         FDCE                                         r  keypress_controller_inst/key_press_reg[3]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y36         FDCE (Hold_fdce_C_D)         0.092     1.797    keypress_controller_inst/key_press_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[372]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.648%)  route 0.293ns (58.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.559     1.442    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  keypress_controller_inst/key_de/key_reg[8]/Q
                         net (fo=65, routed)          0.293     1.899    keypress_controller_inst/key_de/key_reg_n_0_[8]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.944 r  keypress_controller_inst/key_de/key_down[372]_i_1/O
                         net (fo=1, routed)           0.000     1.944    keypress_controller_inst/key_de/p_0_in[372]
    SLICE_X39Y37         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[372]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.828     1.955    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[372]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X39Y37         FDCE (Hold_fdce_C_D)         0.092     1.798    keypress_controller_inst/key_de/key_down_reg[372]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.503%)  route 0.307ns (59.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.559     1.442    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  keypress_controller_inst/key_de/key_reg[8]_rep__1/Q
                         net (fo=64, routed)          0.307     1.913    keypress_controller_inst/key_de/key_reg[8]_rep__1_n_0
    SLICE_X36Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.958 r  keypress_controller_inst/key_de/key_down[64]_i_1/O
                         net (fo=1, routed)           0.000     1.958    keypress_controller_inst/key_de/p_0_in[64]
    SLICE_X36Y35         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.827     1.954    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[64]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y35         FDCE (Hold_fdce_C_D)         0.091     1.796    keypress_controller_inst/key_de/key_down_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/been_break_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[8]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.414%)  route 0.144ns (43.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.561     1.444    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X32Y38         FDCE                                         r  keypress_controller_inst/key_de/been_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  keypress_controller_inst/key_de/been_break_reg/Q
                         net (fo=5, routed)           0.144     1.729    keypress_controller_inst/key_de/been_break_reg_n_0
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  keypress_controller_inst/key_de/key[8]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.774    keypress_controller_inst/key_de/key[8]_rep__0_i_1_n_0
    SLICE_X34Y38         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.829     1.956    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]_rep__0/C
                         clock pessimism             -0.478     1.478    
    SLICE_X34Y38         FDCE (Hold_fdce_C_D)         0.120     1.598    keypress_controller_inst/key_de/key_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[197]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.818%)  route 0.329ns (61.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.560     1.443    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  keypress_controller_inst/key_de/key_reg[8]_rep__0/Q
                         net (fo=64, routed)          0.329     1.937    keypress_controller_inst/key_de/key_reg[8]_rep__0_n_0
    SLICE_X37Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.982 r  keypress_controller_inst/key_de/key_down[197]_i_1/O
                         net (fo=1, routed)           0.000     1.982    keypress_controller_inst/key_de/p_0_in[197]
    SLICE_X37Y35         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[197]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.827     1.954    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[197]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y35         FDCE (Hold_fdce_C_D)         0.091     1.796    keypress_controller_inst/key_de/key_down_reg[197]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.767%)  route 0.154ns (45.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.561     1.444    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X33Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[2]/Q
                         net (fo=2, routed)           0.154     1.739    keypress_controller_inst/key_de/key_in[2]
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.784 r  keypress_controller_inst/key_de/key[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    keypress_controller_inst/key_de/key0_in[2]
    SLICE_X34Y39         FDCE                                         r  keypress_controller_inst/key_de/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.829     1.956    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y39         FDCE                                         r  keypress_controller_inst/key_de/key_reg[2]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X34Y39         FDCE (Hold_fdce_C_D)         0.120     1.598    keypress_controller_inst/key_de/key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.183%)  route 0.113ns (40.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.561     1.444    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y38         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=3, routed)           0.113     1.721    keypress_controller_inst/key_de/inst/inst/rx_data[5]
    SLICE_X33Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.830     1.957    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X33Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X33Y39         FDCE (Hold_fdce_C_D)         0.075     1.535    keypress_controller_inst/key_de/inst/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.646%)  route 0.332ns (61.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.559     1.442    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  keypress_controller_inst/key_de/key_reg[8]_rep__1/Q
                         net (fo=64, routed)          0.332     1.938    keypress_controller_inst/key_de/key_reg[8]_rep__1_n_0
    SLICE_X37Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.983 r  keypress_controller_inst/key_de/key_down[68]_i_1/O
                         net (fo=1, routed)           0.000     1.983    keypress_controller_inst/key_de/p_0_in[68]
    SLICE_X37Y34         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.826     1.953    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X37Y34         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[68]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y34         FDCE (Hold_fdce_C_D)         0.092     1.796    keypress_controller_inst/key_de/key_down_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.229%)  route 0.157ns (45.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.563     1.446    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y44         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.157     1.744    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.789 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X34Y44         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.831     1.958    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y44         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.121     1.601    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.209ns (38.575%)  route 0.333ns (61.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.559     1.442    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  keypress_controller_inst/key_de/key_reg[8]_rep__1/Q
                         net (fo=64, routed)          0.333     1.939    keypress_controller_inst/key_de/key_reg[8]_rep__1_n_0
    SLICE_X37Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.984 r  keypress_controller_inst/key_de/key_down[65]_i_1/O
                         net (fo=1, routed)           0.000     1.984    keypress_controller_inst/key_de/p_0_in[65]
    SLICE_X37Y34         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.826     1.953    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X37Y34         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[65]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y34         FDCE (Hold_fdce_C_D)         0.091     1.795    keypress_controller_inst/key_de/key_down_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y25   divs/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y27   divs/div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y27   divs/div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28   divs/div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28   divs/div_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28   divs/div_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28   divs/div_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29   divs/div_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29   divs/div_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   divs/div_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   divs/div_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   divs/div_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   divs/div_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   keypress_controller_inst/key_de/key_down_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   keypress_controller_inst/key_de/key_down_reg[100]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   keypress_controller_inst/key_de/key_down_reg[101]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y34   keypress_controller_inst/key_de/key_down_reg[102]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   keypress_controller_inst/key_de/key_down_reg[103]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33   keypress_controller_inst/key_de/key_down_reg[104]/C



