[INF:CM0023] Creating log file ../../build/regression/PAssignType/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<183> s<182> l<1:1> el<1:0>
n<> u<2> t<Package> p<53> s<3> l<1:1> el<1:8>
n<aes_pkg> u<3> t<StringConst> p<53> s<29> l<1:9> el<1:16>
n<> u<4> t<Struct_keyword> p<5> l<2:9> el<2:15>
n<> u<5> t<Struct_union> p<24> c<4> s<6> l<2:9> el<2:15>
n<> u<6> t<Packed_keyword> p<24> s<23> l<2:16> el<2:22>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:3> el<3:8>
n<31> u<8> t<IntConst> p<9> l<3:9> el<3:11>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:9> el<3:11>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:9> el<3:11>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:9> el<3:11>
n<0> u<12> t<IntConst> p<13> l<3:12> el<3:13>
n<> u<13> t<Primary_literal> p<14> c<12> l<3:12> el<3:13>
n<> u<14> t<Constant_primary> p<15> c<13> l<3:12> el<3:13>
n<> u<15> t<Constant_expression> p<16> c<14> l<3:12> el<3:13>
n<> u<16> t<Constant_range> p<17> c<11> l<3:9> el<3:13>
n<> u<17> t<Packed_dimension> p<18> c<16> l<3:8> el<3:14>
n<> u<18> t<Data_type> p<19> c<7> l<3:3> el<3:14>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<3:3> el<3:14>
n<manual_operation> u<20> t<StringConst> p<21> l<3:15> el<3:31>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<3:15> el<3:31>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<3:15> el<3:31>
n<> u<23> t<Struct_union_member> p<24> c<19> l<3:3> el<3:32>
n<> u<24> t<Data_type> p<26> c<5> s<25> l<2:9> el<4:2>
n<ctrl_reg_t> u<25> t<StringConst> p<26> l<4:3> el<4:13>
n<> u<26> t<Type_declaration> p<27> c<24> l<2:1> el<4:14>
n<> u<27> t<Data_declaration> p<28> c<26> l<2:1> el<4:14>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:1> el<4:14>
n<> u<29> t<Package_item> p<53> c<28> s<51> l<2:1> el<4:14>
n<ctrl_reg_t> u<30> t<StringConst> p<31> l<6:11> el<6:21>
n<> u<31> t<Data_type> p<32> c<30> l<6:11> el<6:21>
n<> u<32> t<Data_type_or_implicit> p<49> c<31> s<48> l<6:11> el<6:21>
n<CTRL_RESET> u<33> t<StringConst> p<47> s<46> l<6:22> el<6:32>
n<manual_operation> u<34> t<StringConst> p<35> l<7:3> el<7:19>
n<> u<35> t<Structure_pattern_key> p<40> c<34> s<39> l<7:3> el<7:19>
n<> u<36> t<Number_Tick0> p<37> l<7:21> el<7:23>
n<> u<37> t<Primary_literal> p<38> c<36> l<7:21> el<7:23>
n<> u<38> t<Primary> p<39> c<37> l<7:21> el<7:23>
n<> u<39> t<Expression> p<40> c<38> l<7:21> el<7:23>
n<> u<40> t<Assignment_pattern> p<41> c<35> l<6:35> el<8:2>
n<> u<41> t<Assignment_pattern_expression> p<42> c<40> l<6:35> el<8:2>
n<> u<42> t<Constant_assignment_pattern_expression> p<43> c<41> l<6:35> el<8:2>
n<> u<43> t<Constant_primary> p<44> c<42> l<6:35> el<8:2>
n<> u<44> t<Constant_expression> p<45> c<43> l<6:35> el<8:2>
n<> u<45> t<Constant_mintypmax_expression> p<46> c<44> l<6:35> el<8:2>
n<> u<46> t<Constant_param_expression> p<47> c<45> l<6:35> el<8:2>
n<> u<47> t<Param_assignment> p<48> c<33> l<6:22> el<8:2>
n<> u<48> t<List_of_param_assignments> p<49> c<47> l<6:22> el<8:2>
n<> u<49> t<Parameter_declaration> p<50> c<32> l<6:1> el<8:2>
n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<6:1> el<8:3>
n<> u<51> t<Package_item> p<53> c<50> s<52> l<6:1> el<8:3>
n<> u<52> t<Endpackage> p<53> l<9:1> el<9:11>
n<> u<53> t<Package_declaration> p<54> c<2> l<1:1> el<9:11>
n<> u<54> t<Description> p<182> c<53> s<86> l<1:1> el<9:11>
n<> u<55> t<Module_keyword> p<84> s<56> l<11:1> el<11:7>
n<subreg> u<56> t<StringConst> p<84> s<81> l<11:8> el<11:14>
n<> u<57> t<IntVec_TypeLogic> p<68> s<67> l<12:13> el<12:18>
n<31> u<58> t<IntConst> p<59> l<12:20> el<12:22>
n<> u<59> t<Primary_literal> p<60> c<58> l<12:20> el<12:22>
n<> u<60> t<Constant_primary> p<61> c<59> l<12:20> el<12:22>
n<> u<61> t<Constant_expression> p<66> c<60> s<65> l<12:20> el<12:22>
n<0> u<62> t<IntConst> p<63> l<12:23> el<12:24>
n<> u<63> t<Primary_literal> p<64> c<62> l<12:23> el<12:24>
n<> u<64> t<Constant_primary> p<65> c<63> l<12:23> el<12:24>
n<> u<65> t<Constant_expression> p<66> c<64> l<12:23> el<12:24>
n<> u<66> t<Constant_range> p<67> c<61> l<12:20> el<12:24>
n<> u<67> t<Packed_dimension> p<68> c<66> l<12:19> el<12:25>
n<> u<68> t<Data_type> p<69> c<57> l<12:13> el<12:25>
n<> u<69> t<Data_type_or_implicit> p<79> c<68> s<78> l<12:13> el<12:25>
n<RESVAL> u<70> t<StringConst> p<77> s<76> l<12:26> el<12:32>
n<> u<71> t<Number_Tick0> p<72> l<12:35> el<12:37>
n<> u<72> t<Primary_literal> p<73> c<71> l<12:35> el<12:37>
n<> u<73> t<Constant_primary> p<74> c<72> l<12:35> el<12:37>
n<> u<74> t<Constant_expression> p<75> c<73> l<12:35> el<12:37>
n<> u<75> t<Constant_mintypmax_expression> p<76> c<74> l<12:35> el<12:37>
n<> u<76> t<Constant_param_expression> p<77> c<75> l<12:35> el<12:37>
n<> u<77> t<Param_assignment> p<78> c<70> l<12:26> el<12:37>
n<> u<78> t<List_of_param_assignments> p<79> c<77> l<12:26> el<12:37>
n<> u<79> t<Parameter_declaration> p<80> c<69> l<12:3> el<12:37>
n<> u<80> t<Parameter_port_declaration> p<81> c<79> l<12:3> el<12:37>
n<> u<81> t<Parameter_port_list> p<84> c<80> s<83> l<11:15> el<13:2>
n<> u<82> t<Port> p<83> l<13:4> el<13:4>
n<> u<83> t<List_of_ports> p<84> c<82> l<13:3> el<13:5>
n<> u<84> t<Module_nonansi_header> p<85> c<55> l<11:1> el<13:6>
n<> u<85> t<Module_declaration> p<86> c<84> l<11:1> el<14:10>
n<> u<86> t<Description> p<182> c<85> s<138> l<11:1> el<14:10>
n<> u<87> t<Module_keyword> p<116> s<88> l<16:1> el<16:7>
n<shadow> u<88> t<StringConst> p<116> s<113> l<16:8> el<16:14>
n<> u<89> t<IntVec_TypeLogic> p<100> s<99> l<17:13> el<17:18>
n<31> u<90> t<IntConst> p<91> l<17:20> el<17:22>
n<> u<91> t<Primary_literal> p<92> c<90> l<17:20> el<17:22>
n<> u<92> t<Constant_primary> p<93> c<91> l<17:20> el<17:22>
n<> u<93> t<Constant_expression> p<98> c<92> s<97> l<17:20> el<17:22>
n<0> u<94> t<IntConst> p<95> l<17:23> el<17:24>
n<> u<95> t<Primary_literal> p<96> c<94> l<17:23> el<17:24>
n<> u<96> t<Constant_primary> p<97> c<95> l<17:23> el<17:24>
n<> u<97> t<Constant_expression> p<98> c<96> l<17:23> el<17:24>
n<> u<98> t<Constant_range> p<99> c<93> l<17:20> el<17:24>
n<> u<99> t<Packed_dimension> p<100> c<98> l<17:19> el<17:25>
n<> u<100> t<Data_type> p<101> c<89> l<17:13> el<17:25>
n<> u<101> t<Data_type_or_implicit> p<111> c<100> s<110> l<17:13> el<17:25>
n<RESVAL> u<102> t<StringConst> p<109> s<108> l<17:26> el<17:32>
n<> u<103> t<Number_Tick0> p<104> l<17:35> el<17:37>
n<> u<104> t<Primary_literal> p<105> c<103> l<17:35> el<17:37>
n<> u<105> t<Constant_primary> p<106> c<104> l<17:35> el<17:37>
n<> u<106> t<Constant_expression> p<107> c<105> l<17:35> el<17:37>
n<> u<107> t<Constant_mintypmax_expression> p<108> c<106> l<17:35> el<17:37>
n<> u<108> t<Constant_param_expression> p<109> c<107> l<17:35> el<17:37>
n<> u<109> t<Param_assignment> p<110> c<102> l<17:26> el<17:37>
n<> u<110> t<List_of_param_assignments> p<111> c<109> l<17:26> el<17:37>
n<> u<111> t<Parameter_declaration> p<112> c<101> l<17:3> el<17:37>
n<> u<112> t<Parameter_port_declaration> p<113> c<111> l<17:3> el<17:37>
n<> u<113> t<Parameter_port_list> p<116> c<112> s<115> l<16:15> el<18:2>
n<> u<114> t<Port> p<115> l<18:4> el<18:4>
n<> u<115> t<List_of_ports> p<116> c<114> l<18:3> el<18:5>
n<> u<116> t<Module_nonansi_header> p<137> c<87> s<136> l<16:1> el<18:6>
n<subreg> u<117> t<StringConst> p<133> s<127> l<19:3> el<19:9>
n<RESVAL> u<118> t<StringConst> p<125> s<124> l<19:13> el<19:19>
n<RESVAL> u<119> t<StringConst> p<120> l<19:20> el<19:26>
n<> u<120> t<Primary_literal> p<121> c<119> l<19:20> el<19:26>
n<> u<121> t<Primary> p<122> c<120> l<19:20> el<19:26>
n<> u<122> t<Expression> p<123> c<121> l<19:20> el<19:26>
n<> u<123> t<Mintypmax_expression> p<124> c<122> l<19:20> el<19:26>
n<> u<124> t<Param_expression> p<125> c<123> l<19:20> el<19:26>
n<> u<125> t<Named_parameter_assignment> p<126> c<118> l<19:12> el<19:27>
n<> u<126> t<List_of_parameter_assignments> p<127> c<125> l<19:12> el<19:27>
n<> u<127> t<Parameter_value_assignment> p<133> c<126> s<132> l<19:10> el<19:28>
n<commit_reg> u<128> t<StringConst> p<129> l<19:29> el<19:39>
n<> u<129> t<Name_of_instance> p<132> c<128> s<131> l<19:29> el<19:39>
n<> u<130> t<Ordered_port_connection> p<131> l<19:40> el<19:40>
n<> u<131> t<List_of_port_connections> p<132> c<130> l<19:40> el<19:40>
n<> u<132> t<Hierarchical_instance> p<133> c<129> l<19:29> el<19:41>
n<> u<133> t<Module_instantiation> p<134> c<117> l<19:3> el<19:42>
n<> u<134> t<Module_or_generate_item> p<135> c<133> l<19:3> el<19:42>
n<> u<135> t<Non_port_module_item> p<136> c<134> l<19:3> el<19:42>
n<> u<136> t<Module_item> p<137> c<135> l<19:3> el<19:42>
n<> u<137> t<Module_declaration> p<138> c<116> l<16:1> el<20:10>
n<> u<138> t<Description> p<182> c<137> s<181> l<16:1> el<20:10>
n<> u<139> t<Module_keyword> p<141> s<140> l<22:1> el<22:7>
n<aes_core> u<140> t<StringConst> p<141> l<22:8> el<22:16>
n<> u<141> t<Module_ansi_header> p<180> c<139> s<150> l<22:1> el<22:17>
n<aes_pkg> u<142> t<StringConst> p<143> l<23:10> el<23:17>
n<> u<143> t<Package_import_item> p<144> c<142> l<23:10> el<23:20>
n<> u<144> t<Package_import_declaration> p<145> c<143> l<23:3> el<23:21>
n<> u<145> t<Data_declaration> p<146> c<144> l<23:3> el<23:21>
n<> u<146> t<Package_or_generate_item_declaration> p<147> c<145> l<23:3> el<23:21>
n<> u<147> t<Module_or_generate_item_declaration> p<148> c<146> l<23:3> el<23:21>
n<> u<148> t<Module_common_item> p<149> c<147> l<23:3> el<23:21>
n<> u<149> t<Module_or_generate_item> p<150> c<148> l<23:3> el<23:21>
n<> u<150> t<Non_port_module_item> p<180> c<149> s<160> l<23:3> el<23:21>
n<ctrl_reg_t> u<151> t<StringConst> p<155> s<154> l<24:3> el<24:13>
n<ctrl_q> u<152> t<StringConst> p<153> l<24:14> el<24:20>
n<> u<153> t<Net_decl_assignment> p<154> c<152> l<24:14> el<24:20>
n<> u<154> t<List_of_net_decl_assignments> p<155> c<153> l<24:14> el<24:20>
n<> u<155> t<Net_declaration> p<156> c<151> l<24:3> el<24:21>
n<> u<156> t<Package_or_generate_item_declaration> p<157> c<155> l<24:3> el<24:21>
n<> u<157> t<Module_or_generate_item_declaration> p<158> c<156> l<24:3> el<24:21>
n<> u<158> t<Module_common_item> p<159> c<157> l<24:3> el<24:21>
n<> u<159> t<Module_or_generate_item> p<160> c<158> l<24:3> el<24:21>
n<> u<160> t<Non_port_module_item> p<180> c<159> s<179> l<24:3> el<24:21>
n<shadow> u<161> t<StringConst> p<177> s<171> l<25:3> el<25:9>
n<RESVAL> u<162> t<StringConst> p<169> s<168> l<25:13> el<25:19>
n<CTRL_RESET> u<163> t<StringConst> p<164> l<25:20> el<25:30>
n<> u<164> t<Primary_literal> p<165> c<163> l<25:20> el<25:30>
n<> u<165> t<Primary> p<166> c<164> l<25:20> el<25:30>
n<> u<166> t<Expression> p<167> c<165> l<25:20> el<25:30>
n<> u<167> t<Mintypmax_expression> p<168> c<166> l<25:20> el<25:30>
n<> u<168> t<Param_expression> p<169> c<167> l<25:20> el<25:30>
n<> u<169> t<Named_parameter_assignment> p<170> c<162> l<25:12> el<25:31>
n<> u<170> t<List_of_parameter_assignments> p<171> c<169> l<25:12> el<25:31>
n<> u<171> t<Parameter_value_assignment> p<177> c<170> s<176> l<25:10> el<25:32>
n<shadow_reg> u<172> t<StringConst> p<173> l<25:33> el<25:43>
n<> u<173> t<Name_of_instance> p<176> c<172> s<175> l<25:33> el<25:43>
n<> u<174> t<Ordered_port_connection> p<175> l<25:44> el<25:44>
n<> u<175> t<List_of_port_connections> p<176> c<174> l<25:44> el<25:44>
n<> u<176> t<Hierarchical_instance> p<177> c<173> l<25:33> el<25:45>
n<> u<177> t<Module_instantiation> p<178> c<161> l<25:3> el<25:46>
n<> u<178> t<Module_or_generate_item> p<179> c<177> l<25:3> el<25:46>
n<> u<179> t<Non_port_module_item> p<180> c<178> l<25:3> el<25:46>
n<> u<180> t<Module_declaration> p<181> c<141> l<22:1> el<26:10>
n<> u<181> t<Description> p<182> c<180> l<22:1> el<26:10>
n<> u<182> t<Source_text> p<183> c<54> l<1:1> el<26:10>
n<> u<183> t<Top_level_rule> c<1> l<1:1> el<28:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "aes_pkg".

[WRN:PA0205] dut.sv:11:1: No timescale set for "subreg".

[WRN:PA0205] dut.sv:16:1: No timescale set for "shadow".

[WRN:PA0205] dut.sv:22:1: No timescale set for "aes_core".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "aes_pkg".

[INF:CP0303] dut.sv:22:1: Compile module "work@aes_core".

[INF:CP0303] dut.sv:16:1: Compile module "work@shadow".

[INF:CP0303] dut.sv:11:1: Compile module "work@subreg".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:22:1: Top level module "work@aes_core".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PAssignType/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PAssignType/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PAssignType/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@aes_core)
|vpiElaborated:1
|vpiName:work@aes_core
|uhdmallPackages:
\_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
  |vpiParent:
  \_design: (work@aes_core)
  |vpiName:aes_pkg
  |vpiFullName:aes_pkg::
  |vpiParameter:
  \_parameter: (aes_pkg::CTRL_RESET), line:6:22, endln:6:32, parent:aes_pkg::
    |vpiParent:
    \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
    |vpiTypespec:
    \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:aes_pkg::
      |vpiParent:
      \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
      |vpiName:aes_pkg::ctrl_reg_t
      |vpiInstance:
      \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
      |vpiParent:
      \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
        |vpiParent:
        \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:aes_pkg::
        |vpiName:manual_operation
        |vpiTypespec:
        \_logic_typespec: , line:3:3, endln:3:8
          |vpiInstance:
          \_package: (aes_pkg), file:
          |vpiRange:
          \_range: , line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t
            |vpiParent:
            \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:aes_pkg::
            |vpiLeftRange:
            \_constant: , line:3:9, endln:3:11
              |vpiParent:
              \_range: , line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
              |vpiParent:
              \_range: , line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:12, endln:3:13
              |vpiParent:
              \_range: , line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:3
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:14
    |vpiParent:
    \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
    |vpiParent:
    \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
    |vpiName:CTRL_RESET
    |vpiFullName:aes_pkg::CTRL_RESET
  |vpiParamAssign:
  \_param_assign: , line:6:22, endln:8:2, parent:aes_pkg::
    |vpiParent:
    \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
    |vpiRhs:
    \_operation: , line:6:35, endln:8:2
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:7:21, endln:7:23
        |vpiPattern:
        \_constant: , line:7:21, endln:7:23
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (manual_operation), line:7:3, endln:7:19
          |vpiName:manual_operation
    |vpiLhs:
    \_parameter: (aes_pkg::CTRL_RESET), line:6:22, endln:6:32, parent:aes_pkg::
  |vpiTypedef:
  \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:aes_pkg::
  |vpiParent:
  \_design: (work@aes_core)
  |vpiDefName:aes_pkg
  |vpiParent:
  \_design: (work@aes_core)
|uhdmtopPackages:
\_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
  |vpiParent:
  \_design: (work@aes_core)
  |vpiName:aes_pkg
  |vpiFullName:aes_pkg::
  |vpiParameter:
  \_parameter: (aes_pkg::CTRL_RESET), line:6:22, endln:6:32, parent:aes_pkg::
    |vpiParent:
    \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
    |vpiTypespec:
    \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core
      |vpiParent:
      \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
      |vpiName:aes_pkg::ctrl_reg_t
      |vpiInstance:
      \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
      |vpiParent:
      \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
        |vpiParent:
        \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core
        |vpiName:manual_operation
        |vpiTypespec:
        \_logic_typespec: , line:3:3, endln:3:8
          |vpiInstance:
          \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
          |vpiRange:
          \_range: , line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t
            |vpiParent:
            \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core
            |vpiLeftRange:
            \_constant: , line:3:9, endln:3:11
              |vpiParent:
              \_range: , line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
              |vpiParent:
              \_range: , line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:12, endln:3:13
              |vpiParent:
              \_range: , line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:3
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:14
    |vpiParent:
    \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
    |vpiParent:
    \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
    |vpiName:CTRL_RESET
    |vpiFullName:aes_pkg::CTRL_RESET
  |vpiParamAssign:
  \_param_assign: , line:6:22, endln:8:2, parent:aes_pkg::
    |vpiParent:
    \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
    |vpiRhs:
    \_operation: , line:6:35, endln:8:2
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:7:21, endln:7:23
        |vpiPattern:
        \_constant: , line:7:21, endln:7:23
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (manual_operation), line:7:3, endln:7:19
          |vpiName:manual_operation
    |vpiLhs:
    \_parameter: (aes_pkg::CTRL_RESET), line:6:22, endln:6:32, parent:aes_pkg::
  |vpiTypedef:
  \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core
  |vpiParent:
  \_design: (work@aes_core)
  |vpiDefName:aes_pkg
  |vpiTop:1
  |vpiParent:
  \_design: (work@aes_core)
|uhdmallModules:
\_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
  |vpiParent:
  \_design: (work@aes_core)
  |vpiFullName:work@aes_core
  |vpiParameter:
  \_parameter: (work@aes_core.CTRL_RESET), line:6:22, endln:6:32, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
    |vpiTypespec:
    \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core.CTRL_RESET
      |vpiParent:
      \_parameter: (work@aes_core.CTRL_RESET), line:6:22, endln:6:32, parent:work@aes_core
      |vpiName:aes_pkg::ctrl_reg_t
      |vpiInstance:
      \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
      |vpiParent:
      \_parameter: (work@aes_core.CTRL_RESET), line:6:22, endln:6:32, parent:work@aes_core
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
        |vpiParent:
        \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core.CTRL_RESET
        |vpiName:manual_operation
        |vpiTypespec:
        \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
          |vpiParent:
          \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
          |vpiInstance:
          \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
          |vpiParent:
          \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
          |vpiRange:
          \_range: , line:3:9, endln:3:13
            |vpiParent:
            \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
            |vpiLeftRange:
            \_constant: , line:3:9, endln:3:11
              |vpiParent:
              \_range: , line:3:9, endln:3:13
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
              |vpiParent:
              \_range: , line:3:9, endln:3:13
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:12, endln:3:13
              |vpiParent:
              \_range: , line:3:9, endln:3:13
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:3:9, endln:3:13
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:3
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:14
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
    |vpiName:CTRL_RESET
    |vpiFullName:work@aes_core.CTRL_RESET
    |vpiImported:aes_pkg
  |vpiParamAssign:
  \_param_assign: , line:6:22, endln:8:2, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
    |vpiRhs:
    \_operation: , line:6:35, endln:8:2
      |vpiParent:
      \_param_assign: , line:6:22, endln:8:2, parent:work@aes_core
      |vpiParent:
      \_param_assign: , line:6:22, endln:8:2, parent:work@aes_core
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:7:21, endln:7:23
        |vpiParent:
        \_operation: , line:6:35, endln:8:2
        |vpiPattern:
        \_constant: , line:7:21, endln:7:23
          |vpiParent:
          \_tagged_pattern: , line:7:21, endln:7:23
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiParent:
          \_tagged_pattern: , line:7:21, endln:7:23
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (manual_operation), line:7:3, endln:7:19
          |vpiParent:
          \_tagged_pattern: , line:7:21, endln:7:23
          |vpiName:manual_operation
          |vpiParent:
          \_tagged_pattern: , line:7:21, endln:7:23
    |vpiLhs:
    \_parameter: (work@aes_core.CTRL_RESET), line:6:22, endln:6:32
      |vpiParent:
      \_param_assign: , line:6:22, endln:8:2, parent:work@aes_core
      |vpiTypespec:
      \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core.CTRL_RESET
        |vpiParent:
        \_parameter: (work@aes_core.CTRL_RESET), line:6:22, endln:6:32
        |vpiName:aes_pkg::ctrl_reg_t
        |vpiInstance:
        \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
        |vpiParent:
        \_parameter: (work@aes_core.CTRL_RESET), line:6:22, endln:6:32
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
          |vpiParent:
          \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core.CTRL_RESET
          |vpiName:manual_operation
          |vpiTypespec:
          \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
            |vpiParent:
            \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
            |vpiInstance:
            \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
            |vpiParent:
            \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
            |vpiRange:
            \_range: , line:3:9, endln:3:13
              |vpiParent:
              \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
              |vpiLeftRange:
              \_constant: , line:3:9, endln:3:11
                |vpiParent:
                \_range: , line:3:9, endln:3:13
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
                |vpiParent:
                \_range: , line:3:9, endln:3:13
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:3:12, endln:3:13
                |vpiParent:
                \_range: , line:3:9, endln:3:13
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:3:9, endln:3:13
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:3
          |vpiRefColumnNo:3
          |vpiRefEndLineNo:3
          |vpiRefEndColumnNo:14
      |vpiParent:
      \_param_assign: , line:6:22, endln:8:2, parent:work@aes_core
      |vpiParent:
      \_param_assign: , line:6:22, endln:8:2, parent:work@aes_core
      |vpiName:CTRL_RESET
      |vpiFullName:work@aes_core.CTRL_RESET
      |vpiImported:aes_pkg
  |vpiTypedef:
  \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core
  |vpiTypedef:
  \_import_typespec: (aes_pkg), line:23:10, endln:23:20
  |vpiParent:
  \_design: (work@aes_core)
  |vpiDefName:work@aes_core
  |vpiNet:
  \_logic_net: (work@aes_core.ctrl_q), line:24:14, endln:24:20, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
    |vpiName:ctrl_q
    |vpiFullName:work@aes_core.ctrl_q
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10, parent:work@aes_core
  |vpiParent:
  \_design: (work@aes_core)
|uhdmallModules:
\_module: work@shadow (work@shadow) dut.sv:16:1: , endln:20:10, parent:work@aes_core
  |vpiParent:
  \_design: (work@aes_core)
  |vpiFullName:work@shadow
  |vpiParameter:
  \_parameter: (work@shadow.RESVAL), line:17:26, endln:17:32, parent:work@shadow
    |vpiParent:
    \_module: work@shadow (work@shadow) dut.sv:16:1: , endln:20:10, parent:work@aes_core
    |BIN:0
    |vpiTypespec:
    \_logic_typespec: , line:17:13, endln:17:18, parent:work@shadow.RESVAL
      |vpiParent:
      \_parameter: (work@shadow.RESVAL), line:17:26, endln:17:32, parent:work@shadow
      |vpiParent:
      \_parameter: (work@shadow.RESVAL), line:17:26, endln:17:32, parent:work@shadow
      |vpiRange:
      \_range: , line:17:20, endln:17:24
        |vpiLeftRange:
        \_constant: , line:17:20, endln:17:22
          |vpiParent:
          \_range: , line:17:20, endln:17:24
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiParent:
          \_range: , line:17:20, endln:17:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:17:23, endln:17:24
          |vpiParent:
          \_range: , line:17:20, endln:17:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:17:20, endln:17:24
          |vpiConstType:9
    |vpiParent:
    \_module: work@shadow (work@shadow) dut.sv:16:1: , endln:20:10, parent:work@aes_core
    |vpiParent:
    \_module: work@shadow (work@shadow) dut.sv:16:1: , endln:20:10, parent:work@aes_core
    |vpiName:RESVAL
    |vpiFullName:work@shadow.RESVAL
  |vpiParamAssign:
  \_param_assign: , line:17:26, endln:17:37, parent:work@shadow
    |vpiParent:
    \_module: work@shadow (work@shadow) dut.sv:16:1: , endln:20:10, parent:work@aes_core
    |vpiRhs:
    \_constant: , line:17:35, endln:17:37
      |vpiDecompile:'0
      |vpiSize:32
      |BIN:0
      |vpiTypespec:
      \_logic_typespec: , line:17:13, endln:17:18, parent:work@shadow.RESVAL
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@shadow.RESVAL), line:17:26, endln:17:32, parent:work@shadow
  |vpiParent:
  \_design: (work@aes_core)
  |vpiDefName:work@shadow
  |vpiParent:
  \_design: (work@aes_core)
|uhdmallModules:
\_module: work@subreg (work@subreg) dut.sv:11:1: , endln:14:10, parent:work@aes_core
  |vpiParent:
  \_design: (work@aes_core)
  |vpiFullName:work@subreg
  |vpiParameter:
  \_parameter: (work@subreg.RESVAL), line:12:26, endln:12:32, parent:work@subreg
    |vpiParent:
    \_module: work@subreg (work@subreg) dut.sv:11:1: , endln:14:10, parent:work@aes_core
    |BIN:0
    |vpiTypespec:
    \_logic_typespec: , line:12:13, endln:12:18, parent:work@subreg.RESVAL
      |vpiParent:
      \_parameter: (work@subreg.RESVAL), line:12:26, endln:12:32, parent:work@subreg
      |vpiParent:
      \_parameter: (work@subreg.RESVAL), line:12:26, endln:12:32, parent:work@subreg
      |vpiRange:
      \_range: , line:12:20, endln:12:24
        |vpiLeftRange:
        \_constant: , line:12:20, endln:12:22
          |vpiParent:
          \_range: , line:12:20, endln:12:24
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiParent:
          \_range: , line:12:20, endln:12:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:23, endln:12:24
          |vpiParent:
          \_range: , line:12:20, endln:12:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:12:20, endln:12:24
          |vpiConstType:9
    |vpiParent:
    \_module: work@subreg (work@subreg) dut.sv:11:1: , endln:14:10, parent:work@aes_core
    |vpiParent:
    \_module: work@subreg (work@subreg) dut.sv:11:1: , endln:14:10, parent:work@aes_core
    |vpiName:RESVAL
    |vpiFullName:work@subreg.RESVAL
  |vpiParamAssign:
  \_param_assign: , line:12:26, endln:12:37, parent:work@subreg
    |vpiParent:
    \_module: work@subreg (work@subreg) dut.sv:11:1: , endln:14:10, parent:work@aes_core
    |vpiRhs:
    \_constant: , line:12:35, endln:12:37
      |vpiDecompile:'0
      |vpiSize:32
      |BIN:0
      |vpiTypespec:
      \_logic_typespec: , line:12:13, endln:12:18, parent:work@subreg.RESVAL
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@subreg.RESVAL), line:12:26, endln:12:32, parent:work@subreg
  |vpiParent:
  \_design: (work@aes_core)
  |vpiDefName:work@subreg
  |vpiParent:
  \_design: (work@aes_core)
|uhdmtopModules:
\_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
  |vpiName:work@aes_core
  |vpiParameter:
  \_parameter: (work@aes_core.CTRL_RESET), line:6:22, endln:6:32, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiTypespec:
    \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core.CTRL_RESET
      |vpiParent:
      \_parameter: (work@aes_core.CTRL_RESET), line:6:22, endln:6:32, parent:work@aes_core
      |vpiName:aes_pkg::ctrl_reg_t
      |vpiInstance:
      \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
      |vpiParent:
      \_parameter: (work@aes_core.CTRL_RESET), line:6:22, endln:6:32, parent:work@aes_core
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
        |vpiParent:
        \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core.CTRL_RESET
        |vpiName:manual_operation
        |vpiTypespec:
        \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
          |vpiParent:
          \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
          |vpiInstance:
          \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
          |vpiParent:
          \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
          |vpiRange:
          \_range: , line:3:9, endln:3:13
            |vpiParent:
            \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
            |vpiLeftRange:
            \_constant: , line:3:9, endln:3:11
              |vpiParent:
              \_range: , line:3:9, endln:3:13
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
              |vpiParent:
              \_range: , line:3:9, endln:3:13
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:12, endln:3:13
              |vpiParent:
              \_range: , line:3:9, endln:3:13
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:3:9, endln:3:13
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:3
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:14
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiName:CTRL_RESET
    |vpiFullName:work@aes_core.CTRL_RESET
    |vpiImported:aes_pkg
  |vpiParamAssign:
  \_param_assign: , line:6:22, endln:8:2, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiRhs:
    \_operation: , line:6:35, endln:8:2
      |vpiParent:
      \_param_assign: , line:6:22, endln:8:2, parent:work@aes_core
      |vpiTypespec:
      \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15
        |vpiParent:
        \_operation: , line:6:35, endln:8:2
        |vpiName:aes_pkg::ctrl_reg_t
        |vpiInstance:
        \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
        |vpiParent:
        \_operation: , line:6:35, endln:8:2
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
          |vpiParent:
          \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15
          |vpiName:manual_operation
          |vpiTypespec:
          \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
            |vpiParent:
            \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
            |vpiInstance:
            \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
            |vpiParent:
            \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
            |vpiRange:
            \_range: , line:3:9, endln:3:13
              |vpiParent:
              \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
              |vpiLeftRange:
              \_constant: , line:3:9, endln:3:11
                |vpiParent:
                \_range: , line:3:9, endln:3:13
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
                |vpiParent:
                \_range: , line:3:9, endln:3:13
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:3:12, endln:3:13
                |vpiParent:
                \_range: , line:3:9, endln:3:13
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:3:9, endln:3:13
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:3
          |vpiRefColumnNo:3
          |vpiRefEndLineNo:3
          |vpiRefEndColumnNo:14
      |vpiParent:
      \_param_assign: , line:6:22, endln:8:2, parent:work@aes_core
      |vpiOpType:75
      |vpiFlattened:1
      |vpiOperand:
      \_constant: , line:7:21, endln:7:23
        |vpiParent:
        \_tagged_pattern: , line:7:21, endln:7:23
        |vpiDecompile:'0
        |vpiSize:-1
        |BIN:0
        |vpiParent:
        \_tagged_pattern: , line:7:21, endln:7:23
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@aes_core.CTRL_RESET), line:6:22, endln:6:32, parent:work@aes_core
  |vpiTypedef:
  \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core
  |vpiTypedef:
  \_import_typespec: (aes_pkg), line:23:10, endln:23:20
  |vpiDefName:work@aes_core
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@aes_core.ctrl_q), line:24:14, endln:24:20, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiTypespec:
    \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiName:ctrl_q
    |vpiFullName:work@aes_core.ctrl_q
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
  |vpiTopModule:1
  |vpiModule:
  \_module: work@shadow (work@aes_core.shadow_reg) dut.sv:25:3: , endln:25:46, parent:work@aes_core
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiName:shadow_reg
    |vpiFullName:work@aes_core.shadow_reg
    |vpiParameter:
    \_parameter: (work@aes_core.shadow_reg.RESVAL), line:17:26, endln:17:32, parent:work@aes_core.shadow_reg
      |vpiParent:
      \_module: work@shadow (work@aes_core.shadow_reg) dut.sv:25:3: , endln:25:46, parent:work@aes_core
      |BIN:0
      |vpiTypespec:
      \_logic_typespec: , line:17:13, endln:17:18, parent:work@aes_core.shadow_reg.RESVAL
        |vpiParent:
        \_parameter: (work@aes_core.shadow_reg.RESVAL), line:17:26, endln:17:32, parent:work@aes_core.shadow_reg
        |vpiParent:
        \_parameter: (work@aes_core.shadow_reg.RESVAL), line:17:26, endln:17:32, parent:work@aes_core.shadow_reg
        |vpiRange:
        \_range: , line:17:20, endln:17:24
          |vpiParent:
          \_logic_typespec: , line:17:13, endln:17:18, parent:work@aes_core.shadow_reg.RESVAL
          |vpiLeftRange:
          \_constant: , line:17:20, endln:17:22
            |vpiParent:
            \_range: , line:17:20, endln:17:24
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiParent:
            \_range: , line:17:20, endln:17:24
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:17:23, endln:17:24
            |vpiParent:
            \_range: , line:17:20, endln:17:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:17:20, endln:17:24
            |vpiConstType:9
      |vpiParent:
      \_module: work@shadow (work@aes_core.shadow_reg) dut.sv:25:3: , endln:25:46, parent:work@aes_core
      |vpiParent:
      \_module: work@shadow (work@aes_core.shadow_reg) dut.sv:25:3: , endln:25:46, parent:work@aes_core
      |vpiName:RESVAL
      |vpiFullName:work@aes_core.shadow_reg.RESVAL
    |vpiParamAssign:
    \_param_assign: , line:17:26, endln:17:37, parent:work@aes_core.shadow_reg
      |vpiParent:
      \_module: work@shadow (work@aes_core.shadow_reg) dut.sv:25:3: , endln:25:46, parent:work@aes_core
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:25:20, endln:25:30
        |vpiParent:
        \_param_assign: , line:17:26, endln:17:37, parent:work@aes_core.shadow_reg
        |vpiTypespec:
        \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15
          |vpiParent:
          \_operation: , line:25:20, endln:25:30
          |vpiName:aes_pkg::ctrl_reg_t
          |vpiInstance:
          \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
          |vpiParent:
          \_operation: , line:25:20, endln:25:30
          |vpiPacked:1
          |vpiTypespecMember:
          \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
            |vpiParent:
            \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15
            |vpiName:manual_operation
            |vpiTypespec:
            \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
              |vpiParent:
              \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
              |vpiInstance:
              \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
              |vpiParent:
              \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
              |vpiRange:
              \_range: , line:3:9, endln:3:13
                |vpiParent:
                \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
                |vpiLeftRange:
                \_constant: , line:3:9, endln:3:11
                  |vpiParent:
                  \_range: , line:3:9, endln:3:13
                  |vpiDecompile:31
                  |vpiSize:64
                  |UINT:31
                  |vpiParent:
                  \_range: , line:3:9, endln:3:13
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:3:12, endln:3:13
                  |vpiParent:
                  \_range: , line:3:9, endln:3:13
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiParent:
                  \_range: , line:3:9, endln:3:13
                  |vpiConstType:9
            |vpiRefFile:dut.sv
            |vpiRefLineNo:3
            |vpiRefColumnNo:3
            |vpiRefEndLineNo:3
            |vpiRefEndColumnNo:14
        |vpiParent:
        \_param_assign: , line:17:26, endln:17:37, parent:work@aes_core.shadow_reg
        |vpiOpType:75
        |vpiReordered:1
        |vpiFlattened:1
        |vpiOperand:
        \_constant: , line:7:21, endln:7:23
          |vpiParent:
          \_operation: , line:25:20, endln:25:30
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiParent:
          \_operation: , line:25:20, endln:25:30
          |vpiConstType:3
      |vpiLhs:
      \_parameter: (work@aes_core.shadow_reg.RESVAL), line:17:26, endln:17:32, parent:work@aes_core.shadow_reg
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiDefName:work@shadow
    |vpiDefFile:dut.sv
    |vpiDefLineNo:16
    |vpiInstance:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiParent:
    \_module: work@aes_core (work@aes_core) dut.sv:22:1: , endln:26:10
    |vpiModule:
    \_module: work@subreg (work@aes_core.shadow_reg.commit_reg) dut.sv:19:3: , endln:19:42, parent:work@aes_core.shadow_reg
      |vpiParent:
      \_module: work@shadow (work@aes_core.shadow_reg) dut.sv:25:3: , endln:25:46, parent:work@aes_core
      |vpiName:commit_reg
      |vpiFullName:work@aes_core.shadow_reg.commit_reg
      |vpiParameter:
      \_parameter: (work@aes_core.shadow_reg.commit_reg.RESVAL), line:12:26, endln:12:32, parent:work@aes_core.shadow_reg.commit_reg
        |vpiParent:
        \_module: work@subreg (work@aes_core.shadow_reg.commit_reg) dut.sv:19:3: , endln:19:42, parent:work@aes_core.shadow_reg
        |BIN:0
        |vpiTypespec:
        \_logic_typespec: , line:12:13, endln:12:18, parent:work@aes_core.shadow_reg.commit_reg.RESVAL
          |vpiParent:
          \_parameter: (work@aes_core.shadow_reg.commit_reg.RESVAL), line:12:26, endln:12:32, parent:work@aes_core.shadow_reg.commit_reg
          |vpiParent:
          \_parameter: (work@aes_core.shadow_reg.commit_reg.RESVAL), line:12:26, endln:12:32, parent:work@aes_core.shadow_reg.commit_reg
          |vpiRange:
          \_range: , line:12:20, endln:12:24
            |vpiParent:
            \_logic_typespec: , line:12:13, endln:12:18, parent:work@aes_core.shadow_reg.commit_reg.RESVAL
            |vpiLeftRange:
            \_constant: , line:12:20, endln:12:22
              |vpiParent:
              \_range: , line:12:20, endln:12:24
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
              |vpiParent:
              \_range: , line:12:20, endln:12:24
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:12:23, endln:12:24
              |vpiParent:
              \_range: , line:12:20, endln:12:24
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:12:20, endln:12:24
              |vpiConstType:9
        |vpiParent:
        \_module: work@subreg (work@aes_core.shadow_reg.commit_reg) dut.sv:19:3: , endln:19:42, parent:work@aes_core.shadow_reg
        |vpiParent:
        \_module: work@subreg (work@aes_core.shadow_reg.commit_reg) dut.sv:19:3: , endln:19:42, parent:work@aes_core.shadow_reg
        |vpiName:RESVAL
        |vpiFullName:work@aes_core.shadow_reg.commit_reg.RESVAL
      |vpiParamAssign:
      \_param_assign: , line:12:26, endln:12:37, parent:work@aes_core.shadow_reg.commit_reg
        |vpiParent:
        \_module: work@subreg (work@aes_core.shadow_reg.commit_reg) dut.sv:19:3: , endln:19:42, parent:work@aes_core.shadow_reg
        |vpiOverriden:1
        |vpiRhs:
        \_operation: , line:19:20, endln:19:26
          |vpiParent:
          \_param_assign: , line:12:26, endln:12:37, parent:work@aes_core.shadow_reg.commit_reg
          |vpiTypespec:
          \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15
            |vpiParent:
            \_operation: , line:19:20, endln:19:26
            |vpiName:aes_pkg::ctrl_reg_t
            |vpiInstance:
            \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
            |vpiParent:
            \_operation: , line:19:20, endln:19:26
            |vpiPacked:1
            |vpiTypespecMember:
            \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
              |vpiParent:
              \_struct_typespec: (aes_pkg::ctrl_reg_t), line:2:9, endln:2:15
              |vpiName:manual_operation
              |vpiTypespec:
              \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
                |vpiParent:
                \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
                |vpiInstance:
                \_package: aes_pkg (aes_pkg::) dut.sv:1:1: , endln:9:11, parent:work@aes_core
                |vpiParent:
                \_typespec_member: (manual_operation), line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t
                |vpiRange:
                \_range: , line:3:9, endln:3:13
                  |vpiParent:
                  \_logic_typespec: , line:3:3, endln:3:8, parent:manual_operation
                  |vpiLeftRange:
                  \_constant: , line:3:9, endln:3:11
                    |vpiParent:
                    \_range: , line:3:9, endln:3:13
                    |vpiDecompile:31
                    |vpiSize:64
                    |UINT:31
                    |vpiParent:
                    \_range: , line:3:9, endln:3:13
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:3:12, endln:3:13
                    |vpiParent:
                    \_range: , line:3:9, endln:3:13
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiParent:
                    \_range: , line:3:9, endln:3:13
                    |vpiConstType:9
              |vpiRefFile:dut.sv
              |vpiRefLineNo:3
              |vpiRefColumnNo:3
              |vpiRefEndLineNo:3
              |vpiRefEndColumnNo:14
          |vpiParent:
          \_param_assign: , line:12:26, endln:12:37, parent:work@aes_core.shadow_reg.commit_reg
          |vpiOpType:75
          |vpiReordered:1
          |vpiFlattened:1
          |vpiOperand:
          \_constant: , line:7:21, endln:7:23
            |vpiParent:
            \_operation: , line:19:20, endln:19:26
            |vpiDecompile:'0
            |vpiSize:-1
            |BIN:0
            |vpiParent:
            \_operation: , line:19:20, endln:19:26
            |vpiConstType:3
        |vpiLhs:
        \_parameter: (work@aes_core.shadow_reg.commit_reg.RESVAL), line:12:26, endln:12:32, parent:work@aes_core.shadow_reg.commit_reg
      |vpiParent:
      \_module: work@shadow (work@aes_core.shadow_reg) dut.sv:25:3: , endln:25:46, parent:work@aes_core
      |vpiDefName:work@subreg
      |vpiDefFile:dut.sv
      |vpiDefLineNo:11
      |vpiInstance:
      \_module: work@shadow (work@aes_core.shadow_reg) dut.sv:25:3: , endln:25:46, parent:work@aes_core
      |vpiParent:
      \_module: work@shadow (work@aes_core.shadow_reg) dut.sv:25:3: , endln:25:46, parent:work@aes_core
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PAssignType/dut.sv | ${SURELOG_DIR}/build/regression/PAssignType/roundtrip/dut_000.sv | 7 | 26 | 

