verilog xil_defaultlib --include "../project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ec67/hdl" --include "../project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/02c8/hdl/verilog" --include "../project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/1313/hdl" \
"../project_1/project_1.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_processing_system7_0_0/sim/Zynq_Design_processing_system7_0_0.v" \
"../project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v" \
"../project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc.v" \
"../project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_top.v" \
"../project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_HLS_MACC_PERIPH_BUS_if.v" \
"../project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_ap_rst_if.v" \
"../project_1/project_1.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_hls_macc_0_0/sim/Zynq_Design_hls_macc_0_0.v" \
"../project_1/project_1.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_auto_pc_0/sim/Zynq_Design_auto_pc_0.v" \
"../project_1/project_1.ip_user_files/bd/Zynq_Design/sim/Zynq_Design.v" \
"../project_1/project_1.srcs/sources_1/bd/Zynq_Design/hdl/Zynq_Design_wrapper.v" \

verilog xil_defaultlib "glbl.v"

nosort
