
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= FU.OutID1=>A_EX.In                                     Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= LIMMEXT.Out=>B_EX.In                                   Premise(F12)
	S15= B_MEM.Out=>B_WB.In                                     Premise(F13)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S18= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F16)
	S19= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F17)
	S20= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F18)
	S21= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F19)
	S22= FU.Bub_ID=>CU_ID.Bub                                   Premise(F20)
	S23= FU.Halt_ID=>CU_ID.Halt                                 Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F22)
	S25= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F23)
	S26= FU.Bub_IF=>CU_IF.Bub                                   Premise(F24)
	S27= FU.Halt_IF=>CU_IF.Halt                                 Premise(F25)
	S28= ICache.Hit=>CU_IF.ICacheHit                            Premise(F26)
	S29= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F27)
	S30= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F29)
	S32= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F30)
	S33= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F31)
	S34= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F32)
	S35= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F33)
	S36= ICache.Hit=>FU.ICacheHit                               Premise(F34)
	S37= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F35)
	S38= IR_EX.Out=>FU.IR_EX                                    Premise(F36)
	S39= IR_ID.Out=>FU.IR_ID                                    Premise(F37)
	S40= IR_MEM.Out=>FU.IR_MEM                                  Premise(F38)
	S41= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F39)
	S42= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F40)
	S43= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F41)
	S44= ALU.Out=>FU.InEX                                       Premise(F42)
	S45= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F43)
	S46= GPR.Rdata1=>FU.InID1                                   Premise(F44)
	S47= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F45)
	S48= ALUOut_MEM.Out=>FU.InMEM                               Premise(F46)
	S49= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F47)
	S50= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F48)
	S51= IR_ID.Out25_21=>GPR.RReg1                              Premise(F49)
	S52= IR_WB.Out20_16=>GPR.WReg                               Premise(F50)
	S53= IMMU.Addr=>IAddrReg.In                                 Premise(F51)
	S54= PC.Out=>ICache.IEA                                     Premise(F52)
	S55= ICache.IEA=addr                                        Path(S5,S54)
	S56= ICache.Hit=ICacheHit(addr)                             ICache-Search(S55)
	S57= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S55,S3)
	S58= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S56,S28)
	S59= FU.ICacheHit=ICacheHit(addr)                           Path(S56,S36)
	S60= ICache.Out=>ICacheReg.In                               Premise(F53)
	S61= ICacheReg.In={12,rS,rD,UIMM}                           Path(S57,S60)
	S62= PC.Out=>IMMU.IEA                                       Premise(F54)
	S63= IMMU.IEA=addr                                          Path(S5,S62)
	S64= CP0.ASID=>IMMU.PID                                     Premise(F55)
	S65= IMMU.PID=pid                                           Path(S4,S64)
	S66= IMMU.Addr={pid,addr}                                   IMMU-Search(S65,S63)
	S67= IAddrReg.In={pid,addr}                                 Path(S66,S53)
	S68= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S65,S63)
	S69= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S68,S29)
	S70= IR_MEM.Out=>IR_DMMU1.In                                Premise(F56)
	S71= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F57)
	S72= IR_ID.Out=>IR_EX.In                                    Premise(F58)
	S73= ICache.Out=>IR_ID.In                                   Premise(F59)
	S74= IR_ID.In={12,rS,rD,UIMM}                               Path(S57,S73)
	S75= ICache.Out=>IR_IMMU.In                                 Premise(F60)
	S76= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S57,S75)
	S77= IR_EX.Out=>IR_MEM.In                                   Premise(F61)
	S78= IR_MEM.Out=>IR_WB.In                                   Premise(F62)
	S79= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F63)
	S80= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F64)
	S81= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F65)
	S82= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F66)
	S83= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F67)
	S84= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F68)
	S85= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F69)
	S86= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F70)
	S87= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F71)
	S88= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F72)
	S89= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F73)
	S90= IR_EX.Out31_26=>CU_EX.Op                               Premise(F74)
	S91= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F75)
	S92= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F76)
	S93= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F77)
	S94= IR_ID.Out31_26=>CU_ID.Op                               Premise(F78)
	S95= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F79)
	S96= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F80)
	S97= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F81)
	S98= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F82)
	S99= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F83)
	S100= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F84)
	S101= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F85)
	S102= IR_WB.Out31_26=>CU_WB.Op                              Premise(F86)
	S103= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F87)
	S104= CtrlA_EX=0                                            Premise(F88)
	S105= CtrlB_EX=0                                            Premise(F89)
	S106= CtrlALUOut_MEM=0                                      Premise(F90)
	S107= CtrlALUOut_DMMU1=0                                    Premise(F91)
	S108= CtrlALUOut_DMMU2=0                                    Premise(F92)
	S109= CtrlALUOut_WB=0                                       Premise(F93)
	S110= CtrlA_MEM=0                                           Premise(F94)
	S111= CtrlA_WB=0                                            Premise(F95)
	S112= CtrlB_MEM=0                                           Premise(F96)
	S113= CtrlB_WB=0                                            Premise(F97)
	S114= CtrlICache=0                                          Premise(F98)
	S115= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S114)
	S116= CtrlIMMU=0                                            Premise(F99)
	S117= CtrlIR_DMMU1=0                                        Premise(F100)
	S118= CtrlIR_DMMU2=0                                        Premise(F101)
	S119= CtrlIR_EX=0                                           Premise(F102)
	S120= CtrlIR_ID=1                                           Premise(F103)
	S121= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S74,S120)
	S122= CtrlIR_IMMU=0                                         Premise(F104)
	S123= CtrlIR_MEM=0                                          Premise(F105)
	S124= CtrlIR_WB=0                                           Premise(F106)
	S125= CtrlGPR=0                                             Premise(F107)
	S126= CtrlIAddrReg=0                                        Premise(F108)
	S127= CtrlPC=0                                              Premise(F109)
	S128= CtrlPCInc=1                                           Premise(F110)
	S129= PC[Out]=addr+4                                        PC-Inc(S1,S127,S128)
	S130= PC[CIA]=addr                                          PC-Inc(S1,S127,S128)
	S131= CtrlIMem=0                                            Premise(F111)
	S132= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S131)
	S133= CtrlICacheReg=0                                       Premise(F112)
	S134= CtrlASIDIn=0                                          Premise(F113)
	S135= CtrlCP0=0                                             Premise(F114)
	S136= CP0[ASID]=pid                                         CP0-Hold(S0,S135)
	S137= CtrlEPCIn=0                                           Premise(F115)
	S138= CtrlExCodeIn=0                                        Premise(F116)
	S139= CtrlIRMux=0                                           Premise(F117)
	S140= GPR[rS]=a                                             Premise(F118)

ID	S141= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S121)
	S142= IR_ID.Out31_26=12                                     IR-Out(S121)
	S143= IR_ID.Out25_21=rS                                     IR-Out(S121)
	S144= IR_ID.Out20_16=rD                                     IR-Out(S121)
	S145= IR_ID.Out15_0=UIMM                                    IR-Out(S121)
	S146= PC.Out=addr+4                                         PC-Out(S129)
	S147= PC.CIA=addr                                           PC-Out(S130)
	S148= PC.CIA31_28=addr[31:28]                               PC-Out(S130)
	S149= CP0.ASID=pid                                          CP0-Read-ASID(S136)
	S150= A_EX.Out=>ALU.A                                       Premise(F233)
	S151= B_EX.Out=>ALU.B                                       Premise(F234)
	S152= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F235)
	S153= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F236)
	S154= ALU.Out=>ALUOut_MEM.In                                Premise(F237)
	S155= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F238)
	S156= FU.OutID1=>A_EX.In                                    Premise(F239)
	S157= A_MEM.Out=>A_WB.In                                    Premise(F240)
	S158= LIMMEXT.Out=>B_EX.In                                  Premise(F241)
	S159= B_MEM.Out=>B_WB.In                                    Premise(F242)
	S160= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F243)
	S161= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F244)
	S162= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F245)
	S163= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F246)
	S164= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F247)
	S165= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F248)
	S166= FU.Bub_ID=>CU_ID.Bub                                  Premise(F249)
	S167= FU.Halt_ID=>CU_ID.Halt                                Premise(F250)
	S168= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F251)
	S169= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F252)
	S170= FU.Bub_IF=>CU_IF.Bub                                  Premise(F253)
	S171= FU.Halt_IF=>CU_IF.Halt                                Premise(F254)
	S172= ICache.Hit=>CU_IF.ICacheHit                           Premise(F255)
	S173= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F256)
	S174= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F257)
	S175= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F258)
	S176= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F259)
	S177= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F260)
	S178= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F261)
	S179= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F262)
	S180= ICache.Hit=>FU.ICacheHit                              Premise(F263)
	S181= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F264)
	S182= IR_EX.Out=>FU.IR_EX                                   Premise(F265)
	S183= IR_ID.Out=>FU.IR_ID                                   Premise(F266)
	S184= FU.IR_ID={12,rS,rD,UIMM}                              Path(S141,S183)
	S185= IR_MEM.Out=>FU.IR_MEM                                 Premise(F267)
	S186= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F268)
	S187= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F269)
	S188= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F270)
	S189= ALU.Out=>FU.InEX                                      Premise(F271)
	S190= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F272)
	S191= GPR.Rdata1=>FU.InID1                                  Premise(F273)
	S192= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F274)
	S193= FU.InID1_RReg=rS                                      Path(S143,S192)
	S194= FU.InID2_RReg=5'b00000                                Premise(F275)
	S195= ALUOut_MEM.Out=>FU.InMEM                              Premise(F276)
	S196= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F277)
	S197= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F278)
	S198= IR_ID.Out25_21=>GPR.RReg1                             Premise(F279)
	S199= GPR.RReg1=rS                                          Path(S143,S198)
	S200= GPR.Rdata1=a                                          GPR-Read(S199,S140)
	S201= FU.InID1=a                                            Path(S200,S191)
	S202= FU.OutID1=FU(a)                                       FU-Forward(S201)
	S203= A_EX.In=FU(a)                                         Path(S202,S156)
	S204= IR_WB.Out20_16=>GPR.WReg                              Premise(F280)
	S205= IMMU.Addr=>IAddrReg.In                                Premise(F281)
	S206= PC.Out=>ICache.IEA                                    Premise(F282)
	S207= ICache.IEA=addr+4                                     Path(S146,S206)
	S208= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S207)
	S209= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S208,S172)
	S210= FU.ICacheHit=ICacheHit(addr+4)                        Path(S208,S180)
	S211= ICache.Out=>ICacheReg.In                              Premise(F283)
	S212= PC.Out=>IMMU.IEA                                      Premise(F284)
	S213= IMMU.IEA=addr+4                                       Path(S146,S212)
	S214= CP0.ASID=>IMMU.PID                                    Premise(F285)
	S215= IMMU.PID=pid                                          Path(S149,S214)
	S216= IMMU.Addr={pid,addr+4}                                IMMU-Search(S215,S213)
	S217= IAddrReg.In={pid,addr+4}                              Path(S216,S205)
	S218= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S215,S213)
	S219= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S218,S173)
	S220= IR_MEM.Out=>IR_DMMU1.In                               Premise(F286)
	S221= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F287)
	S222= IR_ID.Out=>IR_EX.In                                   Premise(F288)
	S223= IR_EX.In={12,rS,rD,UIMM}                              Path(S141,S222)
	S224= ICache.Out=>IR_ID.In                                  Premise(F289)
	S225= ICache.Out=>IR_IMMU.In                                Premise(F290)
	S226= IR_EX.Out=>IR_MEM.In                                  Premise(F291)
	S227= IR_MEM.Out=>IR_WB.In                                  Premise(F292)
	S228= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F293)
	S229= LIMMEXT.In=UIMM                                       Path(S145,S228)
	S230= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S229)
	S231= B_EX.In={16{0},UIMM}                                  Path(S230,S158)
	S232= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F294)
	S233= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F295)
	S234= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F296)
	S235= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F297)
	S236= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F298)
	S237= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F299)
	S238= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F300)
	S239= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F301)
	S240= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F302)
	S241= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F303)
	S242= IR_EX.Out31_26=>CU_EX.Op                              Premise(F304)
	S243= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F305)
	S244= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F306)
	S245= CU_ID.IRFunc1=rD                                      Path(S144,S244)
	S246= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F307)
	S247= CU_ID.IRFunc2=rS                                      Path(S143,S246)
	S248= IR_ID.Out31_26=>CU_ID.Op                              Premise(F308)
	S249= CU_ID.Op=12                                           Path(S142,S248)
	S250= CU_ID.Func=alu_add                                    CU_ID(S249)
	S251= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F309)
	S252= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F310)
	S253= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F311)
	S254= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F312)
	S255= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F313)
	S256= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F314)
	S257= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F315)
	S258= IR_WB.Out31_26=>CU_WB.Op                              Premise(F316)
	S259= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F317)
	S260= CtrlA_EX=1                                            Premise(F318)
	S261= [A_EX]=FU(a)                                          A_EX-Write(S203,S260)
	S262= CtrlB_EX=1                                            Premise(F319)
	S263= [B_EX]={16{0},UIMM}                                   B_EX-Write(S231,S262)
	S264= CtrlALUOut_MEM=0                                      Premise(F320)
	S265= CtrlALUOut_DMMU1=0                                    Premise(F321)
	S266= CtrlALUOut_DMMU2=0                                    Premise(F322)
	S267= CtrlALUOut_WB=0                                       Premise(F323)
	S268= CtrlA_MEM=0                                           Premise(F324)
	S269= CtrlA_WB=0                                            Premise(F325)
	S270= CtrlB_MEM=0                                           Premise(F326)
	S271= CtrlB_WB=0                                            Premise(F327)
	S272= CtrlICache=0                                          Premise(F328)
	S273= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S115,S272)
	S274= CtrlIMMU=0                                            Premise(F329)
	S275= CtrlIR_DMMU1=0                                        Premise(F330)
	S276= CtrlIR_DMMU2=0                                        Premise(F331)
	S277= CtrlIR_EX=1                                           Premise(F332)
	S278= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S223,S277)
	S279= CtrlIR_ID=0                                           Premise(F333)
	S280= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S121,S279)
	S281= CtrlIR_IMMU=0                                         Premise(F334)
	S282= CtrlIR_MEM=0                                          Premise(F335)
	S283= CtrlIR_WB=0                                           Premise(F336)
	S284= CtrlGPR=0                                             Premise(F337)
	S285= GPR[rS]=a                                             GPR-Hold(S140,S284)
	S286= CtrlIAddrReg=0                                        Premise(F338)
	S287= CtrlPC=0                                              Premise(F339)
	S288= CtrlPCInc=0                                           Premise(F340)
	S289= PC[CIA]=addr                                          PC-Hold(S130,S288)
	S290= PC[Out]=addr+4                                        PC-Hold(S129,S287,S288)
	S291= CtrlIMem=0                                            Premise(F341)
	S292= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S132,S291)
	S293= CtrlICacheReg=0                                       Premise(F342)
	S294= CtrlASIDIn=0                                          Premise(F343)
	S295= CtrlCP0=0                                             Premise(F344)
	S296= CP0[ASID]=pid                                         CP0-Hold(S136,S295)
	S297= CtrlEPCIn=0                                           Premise(F345)
	S298= CtrlExCodeIn=0                                        Premise(F346)
	S299= CtrlIRMux=0                                           Premise(F347)

EX	S300= A_EX.Out=FU(a)                                        A_EX-Out(S261)
	S301= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S261)
	S302= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S261)
	S303= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S263)
	S304= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S263)
	S305= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S263)
	S306= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S278)
	S307= IR_EX.Out31_26=12                                     IR_EX-Out(S278)
	S308= IR_EX.Out25_21=rS                                     IR_EX-Out(S278)
	S309= IR_EX.Out20_16=rD                                     IR_EX-Out(S278)
	S310= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S278)
	S311= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S280)
	S312= IR_ID.Out31_26=12                                     IR-Out(S280)
	S313= IR_ID.Out25_21=rS                                     IR-Out(S280)
	S314= IR_ID.Out20_16=rD                                     IR-Out(S280)
	S315= IR_ID.Out15_0=UIMM                                    IR-Out(S280)
	S316= PC.CIA=addr                                           PC-Out(S289)
	S317= PC.CIA31_28=addr[31:28]                               PC-Out(S289)
	S318= PC.Out=addr+4                                         PC-Out(S290)
	S319= CP0.ASID=pid                                          CP0-Read-ASID(S296)
	S320= A_EX.Out=>ALU.A                                       Premise(F348)
	S321= ALU.A=FU(a)                                           Path(S300,S320)
	S322= B_EX.Out=>ALU.B                                       Premise(F349)
	S323= ALU.B={16{0},UIMM}                                    Path(S303,S322)
	S324= ALU.Func=6'b000000                                    Premise(F350)
	S325= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S321,S323)
	S326= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S321,S323)
	S327= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S321,S323)
	S328= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S321,S323)
	S329= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S321,S323)
	S330= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F351)
	S331= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F352)
	S332= ALU.Out=>ALUOut_MEM.In                                Premise(F353)
	S333= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S325,S332)
	S334= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F354)
	S335= FU.OutID1=>A_EX.In                                    Premise(F355)
	S336= A_MEM.Out=>A_WB.In                                    Premise(F356)
	S337= LIMMEXT.Out=>B_EX.In                                  Premise(F357)
	S338= B_MEM.Out=>B_WB.In                                    Premise(F358)
	S339= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F359)
	S340= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F360)
	S341= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F361)
	S342= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F362)
	S343= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F363)
	S344= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F364)
	S345= FU.Bub_ID=>CU_ID.Bub                                  Premise(F365)
	S346= FU.Halt_ID=>CU_ID.Halt                                Premise(F366)
	S347= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F367)
	S348= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F368)
	S349= FU.Bub_IF=>CU_IF.Bub                                  Premise(F369)
	S350= FU.Halt_IF=>CU_IF.Halt                                Premise(F370)
	S351= ICache.Hit=>CU_IF.ICacheHit                           Premise(F371)
	S352= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F372)
	S353= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F373)
	S354= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F374)
	S355= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F375)
	S356= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F376)
	S357= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F377)
	S358= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F378)
	S359= ICache.Hit=>FU.ICacheHit                              Premise(F379)
	S360= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F380)
	S361= IR_EX.Out=>FU.IR_EX                                   Premise(F381)
	S362= FU.IR_EX={12,rS,rD,UIMM}                              Path(S306,S361)
	S363= IR_ID.Out=>FU.IR_ID                                   Premise(F382)
	S364= FU.IR_ID={12,rS,rD,UIMM}                              Path(S311,S363)
	S365= IR_MEM.Out=>FU.IR_MEM                                 Premise(F383)
	S366= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F384)
	S367= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F385)
	S368= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F386)
	S369= ALU.Out=>FU.InEX                                      Premise(F387)
	S370= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S325,S369)
	S371= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F388)
	S372= FU.InEX_WReg=rD                                       Path(S309,S371)
	S373= GPR.Rdata1=>FU.InID1                                  Premise(F389)
	S374= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F390)
	S375= FU.InID1_RReg=rS                                      Path(S313,S374)
	S376= ALUOut_MEM.Out=>FU.InMEM                              Premise(F391)
	S377= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F392)
	S378= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F393)
	S379= IR_ID.Out25_21=>GPR.RReg1                             Premise(F394)
	S380= GPR.RReg1=rS                                          Path(S313,S379)
	S381= GPR.Rdata1=a                                          GPR-Read(S380,S285)
	S382= FU.InID1=a                                            Path(S381,S373)
	S383= FU.OutID1=FU(a)                                       FU-Forward(S382)
	S384= A_EX.In=FU(a)                                         Path(S383,S335)
	S385= IR_WB.Out20_16=>GPR.WReg                              Premise(F395)
	S386= IMMU.Addr=>IAddrReg.In                                Premise(F396)
	S387= PC.Out=>ICache.IEA                                    Premise(F397)
	S388= ICache.IEA=addr+4                                     Path(S318,S387)
	S389= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S388)
	S390= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S389,S351)
	S391= FU.ICacheHit=ICacheHit(addr+4)                        Path(S389,S359)
	S392= ICache.Out=>ICacheReg.In                              Premise(F398)
	S393= PC.Out=>IMMU.IEA                                      Premise(F399)
	S394= IMMU.IEA=addr+4                                       Path(S318,S393)
	S395= CP0.ASID=>IMMU.PID                                    Premise(F400)
	S396= IMMU.PID=pid                                          Path(S319,S395)
	S397= IMMU.Addr={pid,addr+4}                                IMMU-Search(S396,S394)
	S398= IAddrReg.In={pid,addr+4}                              Path(S397,S386)
	S399= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S396,S394)
	S400= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S399,S352)
	S401= IR_MEM.Out=>IR_DMMU1.In                               Premise(F401)
	S402= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F402)
	S403= IR_ID.Out=>IR_EX.In                                   Premise(F403)
	S404= IR_EX.In={12,rS,rD,UIMM}                              Path(S311,S403)
	S405= ICache.Out=>IR_ID.In                                  Premise(F404)
	S406= ICache.Out=>IR_IMMU.In                                Premise(F405)
	S407= IR_EX.Out=>IR_MEM.In                                  Premise(F406)
	S408= IR_MEM.In={12,rS,rD,UIMM}                             Path(S306,S407)
	S409= IR_MEM.Out=>IR_WB.In                                  Premise(F407)
	S410= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F408)
	S411= LIMMEXT.In=UIMM                                       Path(S315,S410)
	S412= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S411)
	S413= B_EX.In={16{0},UIMM}                                  Path(S412,S337)
	S414= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F409)
	S415= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F410)
	S416= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F411)
	S417= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F412)
	S418= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F413)
	S419= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F414)
	S420= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F415)
	S421= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F416)
	S422= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F417)
	S423= CU_EX.IRFunc1=rD                                      Path(S309,S422)
	S424= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F418)
	S425= CU_EX.IRFunc2=rS                                      Path(S308,S424)
	S426= IR_EX.Out31_26=>CU_EX.Op                              Premise(F419)
	S427= CU_EX.Op=12                                           Path(S307,S426)
	S428= CU_EX.Func=alu_add                                    CU_EX(S427)
	S429= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F420)
	S430= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F421)
	S431= CU_ID.IRFunc1=rD                                      Path(S314,S430)
	S432= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F422)
	S433= CU_ID.IRFunc2=rS                                      Path(S313,S432)
	S434= IR_ID.Out31_26=>CU_ID.Op                              Premise(F423)
	S435= CU_ID.Op=12                                           Path(S312,S434)
	S436= CU_ID.Func=alu_add                                    CU_ID(S435)
	S437= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F424)
	S438= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F425)
	S439= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F426)
	S440= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F427)
	S441= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F428)
	S442= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F429)
	S443= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F430)
	S444= IR_WB.Out31_26=>CU_WB.Op                              Premise(F431)
	S445= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F432)
	S446= CtrlA_EX=0                                            Premise(F433)
	S447= [A_EX]=FU(a)                                          A_EX-Hold(S261,S446)
	S448= CtrlB_EX=0                                            Premise(F434)
	S449= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S263,S448)
	S450= CtrlALUOut_MEM=1                                      Premise(F435)
	S451= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S333,S450)
	S452= CtrlALUOut_DMMU1=0                                    Premise(F436)
	S453= CtrlALUOut_DMMU2=0                                    Premise(F437)
	S454= CtrlALUOut_WB=0                                       Premise(F438)
	S455= CtrlA_MEM=0                                           Premise(F439)
	S456= CtrlA_WB=0                                            Premise(F440)
	S457= CtrlB_MEM=0                                           Premise(F441)
	S458= CtrlB_WB=0                                            Premise(F442)
	S459= CtrlICache=0                                          Premise(F443)
	S460= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S273,S459)
	S461= CtrlIMMU=0                                            Premise(F444)
	S462= CtrlIR_DMMU1=0                                        Premise(F445)
	S463= CtrlIR_DMMU2=0                                        Premise(F446)
	S464= CtrlIR_EX=0                                           Premise(F447)
	S465= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S278,S464)
	S466= CtrlIR_ID=0                                           Premise(F448)
	S467= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S280,S466)
	S468= CtrlIR_IMMU=0                                         Premise(F449)
	S469= CtrlIR_MEM=1                                          Premise(F450)
	S470= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S408,S469)
	S471= CtrlIR_WB=0                                           Premise(F451)
	S472= CtrlGPR=0                                             Premise(F452)
	S473= GPR[rS]=a                                             GPR-Hold(S285,S472)
	S474= CtrlIAddrReg=0                                        Premise(F453)
	S475= CtrlPC=0                                              Premise(F454)
	S476= CtrlPCInc=0                                           Premise(F455)
	S477= PC[CIA]=addr                                          PC-Hold(S289,S476)
	S478= PC[Out]=addr+4                                        PC-Hold(S290,S475,S476)
	S479= CtrlIMem=0                                            Premise(F456)
	S480= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S292,S479)
	S481= CtrlICacheReg=0                                       Premise(F457)
	S482= CtrlASIDIn=0                                          Premise(F458)
	S483= CtrlCP0=0                                             Premise(F459)
	S484= CP0[ASID]=pid                                         CP0-Hold(S296,S483)
	S485= CtrlEPCIn=0                                           Premise(F460)
	S486= CtrlExCodeIn=0                                        Premise(F461)
	S487= CtrlIRMux=0                                           Premise(F462)

MEM	S488= A_EX.Out=FU(a)                                        A_EX-Out(S447)
	S489= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S447)
	S490= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S447)
	S491= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S449)
	S492= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S449)
	S493= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S449)
	S494= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S451)
	S495= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S451)
	S496= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S451)
	S497= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S465)
	S498= IR_EX.Out31_26=12                                     IR_EX-Out(S465)
	S499= IR_EX.Out25_21=rS                                     IR_EX-Out(S465)
	S500= IR_EX.Out20_16=rD                                     IR_EX-Out(S465)
	S501= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S465)
	S502= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S467)
	S503= IR_ID.Out31_26=12                                     IR-Out(S467)
	S504= IR_ID.Out25_21=rS                                     IR-Out(S467)
	S505= IR_ID.Out20_16=rD                                     IR-Out(S467)
	S506= IR_ID.Out15_0=UIMM                                    IR-Out(S467)
	S507= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S470)
	S508= IR_MEM.Out31_26=12                                    IR_MEM-Out(S470)
	S509= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S470)
	S510= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S470)
	S511= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S470)
	S512= PC.CIA=addr                                           PC-Out(S477)
	S513= PC.CIA31_28=addr[31:28]                               PC-Out(S477)
	S514= PC.Out=addr+4                                         PC-Out(S478)
	S515= CP0.ASID=pid                                          CP0-Read-ASID(S484)
	S516= A_EX.Out=>ALU.A                                       Premise(F463)
	S517= ALU.A=FU(a)                                           Path(S488,S516)
	S518= B_EX.Out=>ALU.B                                       Premise(F464)
	S519= ALU.B={16{0},UIMM}                                    Path(S491,S518)
	S520= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F465)
	S521= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S494,S520)
	S522= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F466)
	S523= ALU.Out=>ALUOut_MEM.In                                Premise(F467)
	S524= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F468)
	S525= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S494,S524)
	S526= FU.OutID1=>A_EX.In                                    Premise(F469)
	S527= A_MEM.Out=>A_WB.In                                    Premise(F470)
	S528= LIMMEXT.Out=>B_EX.In                                  Premise(F471)
	S529= B_MEM.Out=>B_WB.In                                    Premise(F472)
	S530= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F473)
	S531= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F474)
	S532= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F475)
	S533= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F476)
	S534= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F477)
	S535= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F478)
	S536= FU.Bub_ID=>CU_ID.Bub                                  Premise(F479)
	S537= FU.Halt_ID=>CU_ID.Halt                                Premise(F480)
	S538= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F481)
	S539= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F482)
	S540= FU.Bub_IF=>CU_IF.Bub                                  Premise(F483)
	S541= FU.Halt_IF=>CU_IF.Halt                                Premise(F484)
	S542= ICache.Hit=>CU_IF.ICacheHit                           Premise(F485)
	S543= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F486)
	S544= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F487)
	S545= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F488)
	S546= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F489)
	S547= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F490)
	S548= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F491)
	S549= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F492)
	S550= ICache.Hit=>FU.ICacheHit                              Premise(F493)
	S551= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F494)
	S552= IR_EX.Out=>FU.IR_EX                                   Premise(F495)
	S553= FU.IR_EX={12,rS,rD,UIMM}                              Path(S497,S552)
	S554= IR_ID.Out=>FU.IR_ID                                   Premise(F496)
	S555= FU.IR_ID={12,rS,rD,UIMM}                              Path(S502,S554)
	S556= IR_MEM.Out=>FU.IR_MEM                                 Premise(F497)
	S557= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S507,S556)
	S558= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F498)
	S559= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F499)
	S560= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F500)
	S561= ALU.Out=>FU.InEX                                      Premise(F501)
	S562= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F502)
	S563= FU.InEX_WReg=rD                                       Path(S500,S562)
	S564= GPR.Rdata1=>FU.InID1                                  Premise(F503)
	S565= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F504)
	S566= FU.InID1_RReg=rS                                      Path(S504,S565)
	S567= ALUOut_MEM.Out=>FU.InMEM                              Premise(F505)
	S568= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S494,S567)
	S569= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F506)
	S570= FU.InMEM_WReg=rD                                      Path(S510,S569)
	S571= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F507)
	S572= IR_ID.Out25_21=>GPR.RReg1                             Premise(F508)
	S573= GPR.RReg1=rS                                          Path(S504,S572)
	S574= GPR.Rdata1=a                                          GPR-Read(S573,S473)
	S575= FU.InID1=a                                            Path(S574,S564)
	S576= FU.OutID1=FU(a)                                       FU-Forward(S575)
	S577= A_EX.In=FU(a)                                         Path(S576,S526)
	S578= IR_WB.Out20_16=>GPR.WReg                              Premise(F509)
	S579= IMMU.Addr=>IAddrReg.In                                Premise(F510)
	S580= PC.Out=>ICache.IEA                                    Premise(F511)
	S581= ICache.IEA=addr+4                                     Path(S514,S580)
	S582= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S581)
	S583= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S582,S542)
	S584= FU.ICacheHit=ICacheHit(addr+4)                        Path(S582,S550)
	S585= ICache.Out=>ICacheReg.In                              Premise(F512)
	S586= PC.Out=>IMMU.IEA                                      Premise(F513)
	S587= IMMU.IEA=addr+4                                       Path(S514,S586)
	S588= CP0.ASID=>IMMU.PID                                    Premise(F514)
	S589= IMMU.PID=pid                                          Path(S515,S588)
	S590= IMMU.Addr={pid,addr+4}                                IMMU-Search(S589,S587)
	S591= IAddrReg.In={pid,addr+4}                              Path(S590,S579)
	S592= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S589,S587)
	S593= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S592,S543)
	S594= IR_MEM.Out=>IR_DMMU1.In                               Premise(F515)
	S595= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S507,S594)
	S596= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F516)
	S597= IR_ID.Out=>IR_EX.In                                   Premise(F517)
	S598= IR_EX.In={12,rS,rD,UIMM}                              Path(S502,S597)
	S599= ICache.Out=>IR_ID.In                                  Premise(F518)
	S600= ICache.Out=>IR_IMMU.In                                Premise(F519)
	S601= IR_EX.Out=>IR_MEM.In                                  Premise(F520)
	S602= IR_MEM.In={12,rS,rD,UIMM}                             Path(S497,S601)
	S603= IR_MEM.Out=>IR_WB.In                                  Premise(F521)
	S604= IR_WB.In={12,rS,rD,UIMM}                              Path(S507,S603)
	S605= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F522)
	S606= LIMMEXT.In=UIMM                                       Path(S506,S605)
	S607= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S606)
	S608= B_EX.In={16{0},UIMM}                                  Path(S607,S528)
	S609= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F523)
	S610= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F524)
	S611= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F525)
	S612= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F526)
	S613= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F527)
	S614= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F528)
	S615= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F529)
	S616= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F530)
	S617= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F531)
	S618= CU_EX.IRFunc1=rD                                      Path(S500,S617)
	S619= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F532)
	S620= CU_EX.IRFunc2=rS                                      Path(S499,S619)
	S621= IR_EX.Out31_26=>CU_EX.Op                              Premise(F533)
	S622= CU_EX.Op=12                                           Path(S498,S621)
	S623= CU_EX.Func=alu_add                                    CU_EX(S622)
	S624= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F534)
	S625= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F535)
	S626= CU_ID.IRFunc1=rD                                      Path(S505,S625)
	S627= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F536)
	S628= CU_ID.IRFunc2=rS                                      Path(S504,S627)
	S629= IR_ID.Out31_26=>CU_ID.Op                              Premise(F537)
	S630= CU_ID.Op=12                                           Path(S503,S629)
	S631= CU_ID.Func=alu_add                                    CU_ID(S630)
	S632= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F538)
	S633= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F539)
	S634= CU_MEM.IRFunc1=rD                                     Path(S510,S633)
	S635= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F540)
	S636= CU_MEM.IRFunc2=rS                                     Path(S509,S635)
	S637= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F541)
	S638= CU_MEM.Op=12                                          Path(S508,S637)
	S639= CU_MEM.Func=alu_add                                   CU_MEM(S638)
	S640= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F542)
	S641= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F543)
	S642= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F544)
	S643= IR_WB.Out31_26=>CU_WB.Op                              Premise(F545)
	S644= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F546)
	S645= CtrlA_EX=0                                            Premise(F547)
	S646= [A_EX]=FU(a)                                          A_EX-Hold(S447,S645)
	S647= CtrlB_EX=0                                            Premise(F548)
	S648= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S449,S647)
	S649= CtrlALUOut_MEM=0                                      Premise(F549)
	S650= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S451,S649)
	S651= CtrlALUOut_DMMU1=1                                    Premise(F550)
	S652= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Write(S521,S651)
	S653= CtrlALUOut_DMMU2=0                                    Premise(F551)
	S654= CtrlALUOut_WB=1                                       Premise(F552)
	S655= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Write(S525,S654)
	S656= CtrlA_MEM=0                                           Premise(F553)
	S657= CtrlA_WB=1                                            Premise(F554)
	S658= CtrlB_MEM=0                                           Premise(F555)
	S659= CtrlB_WB=1                                            Premise(F556)
	S660= CtrlICache=0                                          Premise(F557)
	S661= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S460,S660)
	S662= CtrlIMMU=0                                            Premise(F558)
	S663= CtrlIR_DMMU1=1                                        Premise(F559)
	S664= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Write(S595,S663)
	S665= CtrlIR_DMMU2=0                                        Premise(F560)
	S666= CtrlIR_EX=0                                           Premise(F561)
	S667= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S465,S666)
	S668= CtrlIR_ID=0                                           Premise(F562)
	S669= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S467,S668)
	S670= CtrlIR_IMMU=0                                         Premise(F563)
	S671= CtrlIR_MEM=0                                          Premise(F564)
	S672= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S470,S671)
	S673= CtrlIR_WB=1                                           Premise(F565)
	S674= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Write(S604,S673)
	S675= CtrlGPR=0                                             Premise(F566)
	S676= GPR[rS]=a                                             GPR-Hold(S473,S675)
	S677= CtrlIAddrReg=0                                        Premise(F567)
	S678= CtrlPC=0                                              Premise(F568)
	S679= CtrlPCInc=0                                           Premise(F569)
	S680= PC[CIA]=addr                                          PC-Hold(S477,S679)
	S681= PC[Out]=addr+4                                        PC-Hold(S478,S678,S679)
	S682= CtrlIMem=0                                            Premise(F570)
	S683= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S480,S682)
	S684= CtrlICacheReg=0                                       Premise(F571)
	S685= CtrlASIDIn=0                                          Premise(F572)
	S686= CtrlCP0=0                                             Premise(F573)
	S687= CP0[ASID]=pid                                         CP0-Hold(S484,S686)
	S688= CtrlEPCIn=0                                           Premise(F574)
	S689= CtrlExCodeIn=0                                        Premise(F575)
	S690= CtrlIRMux=0                                           Premise(F576)

WB	S691= A_EX.Out=FU(a)                                        A_EX-Out(S646)
	S692= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S646)
	S693= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S646)
	S694= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S648)
	S695= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S648)
	S696= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S648)
	S697= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S650)
	S698= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S650)
	S699= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S650)
	S700= ALUOut_DMMU1.Out=FU(a)&{16{0},UIMM}                   ALUOut_DMMU1-Out(S652)
	S701= ALUOut_DMMU1.Out1_0={FU(a)&{16{0},UIMM}}[1:0]         ALUOut_DMMU1-Out(S652)
	S702= ALUOut_DMMU1.Out4_0={FU(a)&{16{0},UIMM}}[4:0]         ALUOut_DMMU1-Out(S652)
	S703= ALUOut_WB.Out=FU(a)&{16{0},UIMM}                      ALUOut_WB-Out(S655)
	S704= ALUOut_WB.Out1_0={FU(a)&{16{0},UIMM}}[1:0]            ALUOut_WB-Out(S655)
	S705= ALUOut_WB.Out4_0={FU(a)&{16{0},UIMM}}[4:0]            ALUOut_WB-Out(S655)
	S706= IR_DMMU1.Out={12,rS,rD,UIMM}                          IR_DMMU1-Out(S664)
	S707= IR_DMMU1.Out31_26=12                                  IR_DMMU1-Out(S664)
	S708= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S664)
	S709= IR_DMMU1.Out20_16=rD                                  IR_DMMU1-Out(S664)
	S710= IR_DMMU1.Out15_0=UIMM                                 IR_DMMU1-Out(S664)
	S711= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S667)
	S712= IR_EX.Out31_26=12                                     IR_EX-Out(S667)
	S713= IR_EX.Out25_21=rS                                     IR_EX-Out(S667)
	S714= IR_EX.Out20_16=rD                                     IR_EX-Out(S667)
	S715= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S667)
	S716= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S669)
	S717= IR_ID.Out31_26=12                                     IR-Out(S669)
	S718= IR_ID.Out25_21=rS                                     IR-Out(S669)
	S719= IR_ID.Out20_16=rD                                     IR-Out(S669)
	S720= IR_ID.Out15_0=UIMM                                    IR-Out(S669)
	S721= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S672)
	S722= IR_MEM.Out31_26=12                                    IR_MEM-Out(S672)
	S723= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S672)
	S724= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S672)
	S725= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S672)
	S726= IR_WB.Out={12,rS,rD,UIMM}                             IR-Out(S674)
	S727= IR_WB.Out31_26=12                                     IR-Out(S674)
	S728= IR_WB.Out25_21=rS                                     IR-Out(S674)
	S729= IR_WB.Out20_16=rD                                     IR-Out(S674)
	S730= IR_WB.Out15_0=UIMM                                    IR-Out(S674)
	S731= PC.CIA=addr                                           PC-Out(S680)
	S732= PC.CIA31_28=addr[31:28]                               PC-Out(S680)
	S733= PC.Out=addr+4                                         PC-Out(S681)
	S734= CP0.ASID=pid                                          CP0-Read-ASID(S687)
	S735= A_EX.Out=>ALU.A                                       Premise(F805)
	S736= ALU.A=FU(a)                                           Path(S691,S735)
	S737= B_EX.Out=>ALU.B                                       Premise(F806)
	S738= ALU.B={16{0},UIMM}                                    Path(S694,S737)
	S739= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F807)
	S740= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S697,S739)
	S741= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F808)
	S742= ALUOut_DMMU2.In=FU(a)&{16{0},UIMM}                    Path(S700,S741)
	S743= ALU.Out=>ALUOut_MEM.In                                Premise(F809)
	S744= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F810)
	S745= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S697,S744)
	S746= FU.OutID1=>A_EX.In                                    Premise(F811)
	S747= A_MEM.Out=>A_WB.In                                    Premise(F812)
	S748= LIMMEXT.Out=>B_EX.In                                  Premise(F813)
	S749= B_MEM.Out=>B_WB.In                                    Premise(F814)
	S750= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F815)
	S751= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F816)
	S752= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F817)
	S753= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F818)
	S754= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F819)
	S755= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F820)
	S756= FU.Bub_ID=>CU_ID.Bub                                  Premise(F821)
	S757= FU.Halt_ID=>CU_ID.Halt                                Premise(F822)
	S758= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F823)
	S759= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F824)
	S760= FU.Bub_IF=>CU_IF.Bub                                  Premise(F825)
	S761= FU.Halt_IF=>CU_IF.Halt                                Premise(F826)
	S762= ICache.Hit=>CU_IF.ICacheHit                           Premise(F827)
	S763= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F828)
	S764= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F829)
	S765= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F830)
	S766= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F831)
	S767= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F832)
	S768= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F833)
	S769= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F834)
	S770= ICache.Hit=>FU.ICacheHit                              Premise(F835)
	S771= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F836)
	S772= FU.IR_DMMU1={12,rS,rD,UIMM}                           Path(S706,S771)
	S773= IR_EX.Out=>FU.IR_EX                                   Premise(F837)
	S774= FU.IR_EX={12,rS,rD,UIMM}                              Path(S711,S773)
	S775= IR_ID.Out=>FU.IR_ID                                   Premise(F838)
	S776= FU.IR_ID={12,rS,rD,UIMM}                              Path(S716,S775)
	S777= IR_MEM.Out=>FU.IR_MEM                                 Premise(F839)
	S778= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S721,S777)
	S779= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F840)
	S780= FU.InDMMU1=FU(a)&{16{0},UIMM}                         Path(S700,S779)
	S781= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F841)
	S782= FU.InDMMU1_WReg=rD                                    Path(S709,S781)
	S783= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F842)
	S784= ALU.Out=>FU.InEX                                      Premise(F843)
	S785= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F844)
	S786= FU.InEX_WReg=rD                                       Path(S714,S785)
	S787= GPR.Rdata1=>FU.InID1                                  Premise(F845)
	S788= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F846)
	S789= FU.InID1_RReg=rS                                      Path(S718,S788)
	S790= ALUOut_MEM.Out=>FU.InMEM                              Premise(F847)
	S791= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S697,S790)
	S792= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F848)
	S793= FU.InMEM_WReg=rD                                      Path(S724,S792)
	S794= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F849)
	S795= FU.InWB_WReg=rD                                       Path(S729,S794)
	S796= IR_ID.Out25_21=>GPR.RReg1                             Premise(F850)
	S797= GPR.RReg1=rS                                          Path(S718,S796)
	S798= GPR.Rdata1=a                                          GPR-Read(S797,S676)
	S799= FU.InID1=a                                            Path(S798,S787)
	S800= FU.OutID1=FU(a)                                       FU-Forward(S799)
	S801= A_EX.In=FU(a)                                         Path(S800,S746)
	S802= IR_WB.Out20_16=>GPR.WReg                              Premise(F851)
	S803= GPR.WReg=rD                                           Path(S729,S802)
	S804= IMMU.Addr=>IAddrReg.In                                Premise(F852)
	S805= PC.Out=>ICache.IEA                                    Premise(F853)
	S806= ICache.IEA=addr+4                                     Path(S733,S805)
	S807= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S806)
	S808= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S807,S762)
	S809= FU.ICacheHit=ICacheHit(addr+4)                        Path(S807,S770)
	S810= ICache.Out=>ICacheReg.In                              Premise(F854)
	S811= PC.Out=>IMMU.IEA                                      Premise(F855)
	S812= IMMU.IEA=addr+4                                       Path(S733,S811)
	S813= CP0.ASID=>IMMU.PID                                    Premise(F856)
	S814= IMMU.PID=pid                                          Path(S734,S813)
	S815= IMMU.Addr={pid,addr+4}                                IMMU-Search(S814,S812)
	S816= IAddrReg.In={pid,addr+4}                              Path(S815,S804)
	S817= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S814,S812)
	S818= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S817,S763)
	S819= IR_MEM.Out=>IR_DMMU1.In                               Premise(F857)
	S820= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S721,S819)
	S821= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F858)
	S822= IR_DMMU2.In={12,rS,rD,UIMM}                           Path(S706,S821)
	S823= IR_ID.Out=>IR_EX.In                                   Premise(F859)
	S824= IR_EX.In={12,rS,rD,UIMM}                              Path(S716,S823)
	S825= ICache.Out=>IR_ID.In                                  Premise(F860)
	S826= ICache.Out=>IR_IMMU.In                                Premise(F861)
	S827= IR_EX.Out=>IR_MEM.In                                  Premise(F862)
	S828= IR_MEM.In={12,rS,rD,UIMM}                             Path(S711,S827)
	S829= IR_MEM.Out=>IR_WB.In                                  Premise(F863)
	S830= IR_WB.In={12,rS,rD,UIMM}                              Path(S721,S829)
	S831= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F864)
	S832= LIMMEXT.In=UIMM                                       Path(S720,S831)
	S833= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S832)
	S834= B_EX.In={16{0},UIMM}                                  Path(S833,S748)
	S835= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F865)
	S836= CU_DMMU1.IRFunc1=rD                                   Path(S709,S835)
	S837= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F866)
	S838= CU_DMMU1.IRFunc2=rS                                   Path(S708,S837)
	S839= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F867)
	S840= CU_DMMU1.Op=12                                        Path(S707,S839)
	S841= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S840)
	S842= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F868)
	S843= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F869)
	S844= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F870)
	S845= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F871)
	S846= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F872)
	S847= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F873)
	S848= CU_EX.IRFunc1=rD                                      Path(S714,S847)
	S849= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F874)
	S850= CU_EX.IRFunc2=rS                                      Path(S713,S849)
	S851= IR_EX.Out31_26=>CU_EX.Op                              Premise(F875)
	S852= CU_EX.Op=12                                           Path(S712,S851)
	S853= CU_EX.Func=alu_add                                    CU_EX(S852)
	S854= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F876)
	S855= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F877)
	S856= CU_ID.IRFunc1=rD                                      Path(S719,S855)
	S857= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F878)
	S858= CU_ID.IRFunc2=rS                                      Path(S718,S857)
	S859= IR_ID.Out31_26=>CU_ID.Op                              Premise(F879)
	S860= CU_ID.Op=12                                           Path(S717,S859)
	S861= CU_ID.Func=alu_add                                    CU_ID(S860)
	S862= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F880)
	S863= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F881)
	S864= CU_MEM.IRFunc1=rD                                     Path(S724,S863)
	S865= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F882)
	S866= CU_MEM.IRFunc2=rS                                     Path(S723,S865)
	S867= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F883)
	S868= CU_MEM.Op=12                                          Path(S722,S867)
	S869= CU_MEM.Func=alu_add                                   CU_MEM(S868)
	S870= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F884)
	S871= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F885)
	S872= CU_WB.IRFunc1=rD                                      Path(S729,S871)
	S873= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F886)
	S874= CU_WB.IRFunc2=rS                                      Path(S728,S873)
	S875= IR_WB.Out31_26=>CU_WB.Op                              Premise(F887)
	S876= CU_WB.Op=12                                           Path(S727,S875)
	S877= CU_WB.Func=alu_add                                    CU_WB(S876)
	S878= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F888)
	S879= CtrlA_EX=0                                            Premise(F889)
	S880= [A_EX]=FU(a)                                          A_EX-Hold(S646,S879)
	S881= CtrlB_EX=0                                            Premise(F890)
	S882= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S648,S881)
	S883= CtrlALUOut_MEM=0                                      Premise(F891)
	S884= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S650,S883)
	S885= CtrlALUOut_DMMU1=0                                    Premise(F892)
	S886= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Hold(S652,S885)
	S887= CtrlALUOut_DMMU2=0                                    Premise(F893)
	S888= CtrlALUOut_WB=0                                       Premise(F894)
	S889= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Hold(S655,S888)
	S890= CtrlA_MEM=0                                           Premise(F895)
	S891= CtrlA_WB=0                                            Premise(F896)
	S892= CtrlB_MEM=0                                           Premise(F897)
	S893= CtrlB_WB=0                                            Premise(F898)
	S894= CtrlICache=0                                          Premise(F899)
	S895= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S661,S894)
	S896= CtrlIMMU=0                                            Premise(F900)
	S897= CtrlIR_DMMU1=0                                        Premise(F901)
	S898= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Hold(S664,S897)
	S899= CtrlIR_DMMU2=0                                        Premise(F902)
	S900= CtrlIR_EX=0                                           Premise(F903)
	S901= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S667,S900)
	S902= CtrlIR_ID=0                                           Premise(F904)
	S903= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S669,S902)
	S904= CtrlIR_IMMU=0                                         Premise(F905)
	S905= CtrlIR_MEM=0                                          Premise(F906)
	S906= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S672,S905)
	S907= CtrlIR_WB=0                                           Premise(F907)
	S908= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Hold(S674,S907)
	S909= CtrlGPR=1                                             Premise(F908)
	S910= CtrlIAddrReg=0                                        Premise(F909)
	S911= CtrlPC=0                                              Premise(F910)
	S912= CtrlPCInc=0                                           Premise(F911)
	S913= PC[CIA]=addr                                          PC-Hold(S680,S912)
	S914= PC[Out]=addr+4                                        PC-Hold(S681,S911,S912)
	S915= CtrlIMem=0                                            Premise(F912)
	S916= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S683,S915)
	S917= CtrlICacheReg=0                                       Premise(F913)
	S918= CtrlASIDIn=0                                          Premise(F914)
	S919= CtrlCP0=0                                             Premise(F915)
	S920= CP0[ASID]=pid                                         CP0-Hold(S687,S919)
	S921= CtrlEPCIn=0                                           Premise(F916)
	S922= CtrlExCodeIn=0                                        Premise(F917)
	S923= CtrlIRMux=0                                           Premise(F918)

POST	S880= [A_EX]=FU(a)                                          A_EX-Hold(S646,S879)
	S882= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S648,S881)
	S884= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S650,S883)
	S886= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Hold(S652,S885)
	S889= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Hold(S655,S888)
	S895= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S661,S894)
	S898= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Hold(S664,S897)
	S901= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S667,S900)
	S903= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S669,S902)
	S906= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S672,S905)
	S908= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Hold(S674,S907)
	S913= PC[CIA]=addr                                          PC-Hold(S680,S912)
	S914= PC[Out]=addr+4                                        PC-Hold(S681,S911,S912)
	S916= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S683,S915)
	S920= CP0[ASID]=pid                                         CP0-Hold(S687,S919)

