Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_core_behav xil_defaultlib.tb_core xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'CYCLE_IN' [C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'MEM_IN' [C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 24 for port 'PC_DATA_OUT' [C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.protected_reg32
Compiling module xil_defaultlib.protected_reg24
Compiling module xil_defaultlib.control_unit_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.processor_core
Compiling module xil_defaultlib.tb_core
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_core_behav
