fuwenyi@open02:~/main-xiaohe/NutShell$ ./build/emu -i ./ready-to-run/coremark-mt-riscv64-nutshell.bin
Emu compiled at Apr 13 2023, 19:58:59
The image is ./ready-to-run/coremark-mt-riscv64-nutshell.bin
Using simulated 8192MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-wukong-interpreter-dual-so by default
NemuProxy using /nfs/home/fuwenyi/main-xiaohe/NutShell/../../xiaohe/BNEMU/build/riscv64-wukong-interpreter-dual-so
NemuProxy using /nfs/home/fuwenyi/main-xiaohe/NutShell/../../xiaohe/BNEMU/build/riscv64-wukong-interpreter-dual-so
The first instruction of core 0 has commited. Difftest enabled. 
The first instruction of core 1 has commited. Difftest enabled. 
[WARNING] difftest store queue overflow
[WARNING] difftest store queue overflow
2K performance run parameters for coremark.
CoreMark Size    : sh: 1: spike-dasm: not found

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 00800077b8 cmtcnt 2
commit group [01]: pc 00800077c0 cmtcnt 2
commit group [02]: pc 00800077c8 cmtcnt 2
commit group [03]: pc 00800077d0 cmtcnt 2
commit group [04]: pc 00800077d8 cmtcnt 2
commit group [05]: pc 00800077e0 cmtcnt 2 <--
commit group [06]: pc 0080007760 cmtcnt 2
commit group [07]: pc 0080007768 cmtcnt 2
commit group [08]: pc 0080007770 cmtcnt 1
commit group [09]: pc 0080007774 cmtcnt 1
commit group [10]: pc 0080007778 cmtcnt 1
commit group [11]: pc 0080007790 cmtcnt 2
commit group [12]: pc 0080007798 cmtcnt 2
commit group [13]: pc 00800077a0 cmtcnt 2
commit group [14]: pc 00800077a8 cmtcnt 2
commit group [15]: pc 00800077b0 cmtcnt 2

============== Commit Instr Trace ==============
commit inst [00]: pc 0080007778 inst 00f66c63 wen 0 dst 00000000 data 0000000080006a68
commit inst [01]: pc 0080007790 inst fd05079b wen 1 dst 0000000f data 0000000000000045
commit inst [02]: pc 0080007794 inst 0ff7f793 wen 1 dst 0000000f data 0000000000000045
commit inst [03]: pc 0080007798 inst 00900613 wen 1 dst 0000000c data 0000000000000009
commit inst [04]: pc 008000779c inst 0cf67e63 wen 0 dst 00000000 data 0000000080006a68
commit inst [05]: pc 00800077a0 inst 02a00793 wen 1 dst 0000000f data 000000000000002a
commit inst [06]: pc 00800077a4 inst 1af50a63 wen 0 dst 00000000 data 0000000080006a68
commit inst [07]: pc 00800077a8 inst 000b0693 wen 1 dst 0000000d data 0000000080008374
commit inst [08]: pc 00800077ac inst 00000a93 wen 1 dst 00000015 data 0000000000000000
commit inst [09]: pc 00800077b0 inst 00070b13 wen 1 dst 00000016 data 0000000080008375
commit inst [10]: pc 00800077b4 inst 02e00713 wen 1 dst 0000000e data 000000000000002e
commit inst [11]: pc 00800077b8 inst 00000893 wen 1 dst 00000011 data 0000000000000000
commit inst [12]: pc 00800077bc inst 10e50663 wen 0 dst 00000000 data 0000000080006a68
commit inst [13]: pc 00800077c0 inst f985071b wen 1 dst 0000000e data 000000000000000d
commit inst [14]: pc 00800077c4 inst 0ff77713 wen 1 dst 0000000e data 000000000000000d
commit inst [15]: pc 00800077c8 inst 01200613 wen 1 dst 0000000c data 0000000000000012
commit inst [16]: pc 00800077cc inst 08e66063 wen 0 dst 00000000 data 0000000080006a68
commit inst [17]: pc 00800077d0 inst 00001797 wen 1 dst 0000000f data 000000008000878c
commit inst [18]: pc 00800077d4 inst fbc78793 wen 1 dst 0000000f data 000000008000878c
commit inst [19]: pc 00800077d8 inst 00271713 wen 1 dst 0000000e data 00000000800087c0
commit inst [20]: pc 00800077dc inst 00f70733 wen 1 dst 0000000e data 00000000800087c0
commit inst [21]: pc 00800077e0 inst 00072703 wen 1 dst 0000000e data 000000008000784c
commit inst [22]: pc 00800077e4 inst 00f70733 wen 1 dst 0000000e data 000000008000784c <--
commit inst [23]: pc 0080007754 inst 001b0b13 wen 1 dst 00000016 data 0000000080008374
commit inst [24]: pc 0080007758 inst fcf51ee3 wen 0 dst 00000000 data 0000000080006a68
commit inst [25]: pc 008000775c inst 00000813 wen 1 dst 00000010 data 0000000000000000
commit inst [26]: pc 0080007760 inst 01000613 wen 1 dst 0000000c data 0000000000000010
commit inst [27]: pc 0080007764 inst 000b4503 wen 1 dst 0000000a data 0000000000000075
commit inst [28]: pc 0080007768 inst 001b0713 wen 1 dst 0000000e data 0000000080008375
commit inst [29]: pc 008000776c inst 00070693 wen 1 dst 0000000d data 0000000080008375
commit inst [30]: pc 0080007770 inst fe05079b wen 1 dst 0000000f data 0000000000000055
commit inst [31]: pc 0080007774 inst 0ff7f793 wen 1 dst 0000000f data 0000000000000055

==============  REF Regs  ==============
  $0: 0x0000000000000000   ra: 0x0000000080007748   sp: 0x000000008000de10   gp: 0xc4afa76cd6a4620d 
  tp: 0x4fd748e93f7eccdf   t0: 0x0000000000000004   t1: 0x000000008000ded8   t2: 0x0000000000000008 
  s0: 0x000000008000df80   s1: 0xffffffffffffffff   a0: 0x0000000000000075   a1: 0x000000008000deb0 
  a2: 0x0000000000000012   a3: 0x0000000080008374   a4: 0x000000010000ffd8   a5: 0x000000008000878c 
  a6: 0x0000000000000000   a7: 0x0000000000000000   s2: 0x000000008000deb0   s3: 0x0000000080006f30 
  s4: 0x000000008000ded8   s5: 0x0000000000000000   s6: 0x0000000080008375   s7: 0x0000000080008748 
  s8: 0x0000000000000013   s9: 0x00000000800082c8  s10: 0x0000000000000001  s11: 0x0000000000000001 
  t3: 0x0000000000000010   t4: 0x0000000000000020   t5: 0x0000000000000040   t6: 0x0000000000000002 
 ft0: 0x726574656d617261  ft1: 0x6f6320726f662073  ft2: 0x0a2e6b72616d6572  ft3: 0x0000000000000000 
 ft4: 0x6f66726570204b32  ft5: 0x722065636e616d72  ft6: 0x6d61726170206e75  ft7: 0x6f66207372657465 
 fs0: 0x616d65726f632072  fs1: 0x000000000a2e6b72  fa0: 0x64696c6176204b32  fa1: 0x7572206e6f697461 
 fa2: 0x656d61726170206e  fa3: 0x726f662073726574  fa4: 0x72616d65726f6320  fa5: 0x00000000000a2e6b 
 fa6: 0x4f5252455d75255b  fa7: 0x207473696c202152  fs2: 0x3025783020637263  fs3: 0x6f6873202d207834 
 fs4: 0x3020656220646c75  fs5: 0x00000a7834302578  fs6: 0x4f5252455d75255b  fs7: 0x697274616d202152 
 fs8: 0x7830206372632078  fs9: 0x73202d2078343025 fs10: 0x656220646c756f68 fs11: 0x0a78343025783020 
 ft8: 0x0000000000000000  ft9: 0x4f5252455d75255b ft10: 0x6574617473202152 ft11: 0x2578302063726320 
pc: 0x00000000800077e8 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
priviledgeMode: 3
     a4 different at pc = 0x00800077e0, right= 0x000000010000ffd8, wrong = 0x000000008000784c
Core 0: ABORT at pc = 0x800077e0
total guest instructions = 344,021
instrCnt = 344,021, cycleCnt = 303,784, IPC = 1.132453
Core 1: ABORT at pc = 0x8000407c
total guest instructions = 302,866
instrCnt = 302,866, cycleCnt = 303,469, IPC = 0.998013
Seed=0 Guest cycle spent: 303,787 (this will be different from cycleCnt if emu loads a snapshot)
Host time spent: 44,254ms
[                 169] : csr write: pc 008000000c addr f14 rdata 0000000000000000 wdata 0000000000000000 func 02
[                 169] : [MST] time                  169 pc 008000000c mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[                 235] : csr write: pc 00800069d4 addr f14 rdata 0000000000000000 wdata 0000000000000000 func 02
[                 235] : [MST] time                  235 pc 00800069d4 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[                 180] : csr write: pc 008000000c addr f14 rdata 0000000000000001 wdata 0000000000000001 func 02
[                 180] : [MST] time                  180 pc 008000000c mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[                 283] : csr write: pc 00800069d4 addr f14 rdata 0000000000000001 wdata 0000000000000001 func 02
[                 283] : [MST] time                  283 pc 00800069d4 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[                 398] : csr write: pc 0080005da0 addr f14 rdata 0000000000000001 wdata 0000000000000001 func 02
[                 398] : [MST] time                  398 pc 0080005da0 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[                 825] : csr write: pc 0080005da0 addr f14 rdata 0000000000000000 wdata 0000000000000000 func 02
[                 825] : [MST] time                  825 pc 0080005da0 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[               11577] : csr write: pc 0080005ed4 addr b00 rdata 0000000000002d39 wdata 0000000000002d39 func 02
[               11577] : [MST] time                11577 pc 0080005ed4 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[               12561] : csr write: pc 0080005ed4 addr b00 rdata 0000000000003111 wdata 0000000000003111 func 02
[               12561] : [MST] time                12561 pc 0080005ed4 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[              300600] : csr write: pc 0080005ef0 addr b00 rdata 0000000000049638 wdata 0000000000049638 func 02
[              300600] : [MST] time               300600 pc 0080005ef0 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3



---[DIFF Core0] This load instruction gets rectified!
---    ltype: 0x2 paddr: 0x800087c0 wen: 0x1 wdst: 0xe wdata: 0x8000784c pc: 0x800077e0
---    golden: 0x0  original: 0xfffffffffffff0c0

向0x800087C0 store时，goldenMemory未更新 -> storeBuffer未收到 -> dcache确实只读了一次，没有写 -> 读的时候直接从内存拿的




Emu compiled at Apr 14 2023, 17:48:23
The image is ./ready-to-run/coremark-mt-riscv64-nutshell.bin
Using simulated 8192MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-wukong-interpreter-dual-so by default
NemuProxy using /nfs/home/fuwenyi/main-xiaohe/NutShell/../../xiaohe/BNEMU/build/riscv64-wukong-interpreter-dual-so
NemuProxy using /nfs/home/fuwenyi/main-xiaohe/NutShell/../../xiaohe/BNEMU/build/riscv64-wukong-interpreter-dual-so
The first instruction of core 0 has commited. Difftest enabled. 
The first instruction of core 1 has commited. Difftest enabled. 
[WARNING] difftest store queue overflow
[WARNING] difftest store queue overflow
2K performance run parameters for coremark.
CoreMark Size    : 666
Total ticks      : 288041
Total time (secs): 288
sh: 1: spike-dasm: not found

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080007954 cmtcnt 1
commit group [01]: pc 0080008074 cmtcnt 1
commit group [02]: pc 0080008078 cmtcnt 2
commit group [03]: pc 0080006694 cmtcnt 1
commit group [04]: pc 0080006698 cmtcnt 2
commit group [05]: pc 00800066a0 cmtcnt 1
commit group [06]: pc 00800068d4 cmtcnt 1
commit group [07]: pc 00800068d8 cmtcnt 2
commit group [08]: pc 00800068e0 cmtcnt 2
commit group [09]: pc 00800068e8 cmtcnt 2
commit group [10]: pc 00800068f0 cmtcnt 1
commit group [11]: pc 00800068f4 cmtcnt 2 <--
commit group [12]: pc 0080007940 cmtcnt 1
commit group [13]: pc 0080007944 cmtcnt 1
commit group [14]: pc 0080007948 cmtcnt 1
commit group [15]: pc 008000794c cmtcnt 2

============== Commit Instr Trace ==============
commit inst [00]: pc 0080007920 inst 09013403 wen 1 dst 00000008 data 000000008000df80
commit inst [01]: pc 0080007924 inst 08813483 wen 1 dst 00000009 data 000000008000df80
commit inst [02]: pc 0080007928 inst 08013903 wen 1 dst 00000012 data 0000000080008a10
commit inst [03]: pc 008000792c inst 07813983 wen 1 dst 00000013 data 0000000000000000
commit inst [04]: pc 0080007930 inst 07013a03 wen 1 dst 00000014 data 000000000000e9f5
commit inst [05]: pc 0080007934 inst 06813a83 wen 1 dst 00000015 data 0000000000046529
commit inst [06]: pc 0080007938 inst 06013b03 wen 1 dst 00000016 data 0000000000000120
commit inst [07]: pc 008000793c inst 05813b83 wen 1 dst 00000017 data 0000000080008126
commit inst [08]: pc 0080007940 inst 05013c03 wen 1 dst 00000018 data 00000000800082f8
commit inst [09]: pc 0080007944 inst 04813c83 wen 1 dst 00000019 data 00000000800082c8
commit inst [10]: pc 0080007948 inst 04013d03 wen 1 dst 0000001a data 0000000000000001
commit inst [11]: pc 008000794c inst 03813d83 wen 1 dst 0000001b data 0000000000000001
commit inst [12]: pc 0080007950 inst 0a010113 wen 1 dst 00000002 data 000000008000deb0
commit inst [13]: pc 0080007954 inst 00008067 wen 1 dst 00000000 data 0000000080007958
commit inst [14]: pc 0080008074 inst 01813083 wen 1 dst 00000001 data 0000000080006694
commit inst [15]: pc 0080008078 inst 06010113 wen 1 dst 00000002 data 000000008000df10
commit inst [16]: pc 008000807c inst 00008067 wen 1 dst 00000000 data 0000000080008080
commit inst [17]: pc 0080006694 inst 00200793 wen 1 dst 0000000f data 0000000000000002
commit inst [18]: pc 0080006698 inst 00f92023 wen 0 dst 00000000 data 0000000080008080
commit inst [19]: pc 008000669c inst 3e700793 wen 1 dst 0000000f data 00000000000003e7
commit inst [20]: pc 00800066a0 inst 2357ea63 wen 0 dst 00000000 data 0000000080008080
commit inst [21]: pc 00800068d4 inst 02c12703 wen 1 dst 0000000e data 0000000000000001
commit inst [22]: pc 00800068d8 inst 000317b7 wen 1 dst 0000000f data 0000000000030d40
commit inst [23]: pc 00800068dc inst d407879b wen 1 dst 0000000f data 0000000000030d40
commit inst [24]: pc 00800068e0 inst 02f707bb wen 1 dst 0000000f data 0000000000030d40
commit inst [25]: pc 00800068e4 inst 7d000593 wen 1 dst 0000000b data 00000000000007d0
commit inst [26]: pc 00800068e8 inst 06400613 wen 1 dst 0000000c data 0000000000000064
commit inst [27]: pc 00800068ec inst 00002517 wen 1 dst 0000000a data 00000000800088ec
commit inst [28]: pc 00800068f0 inst afc50513 wen 1 dst 0000000a data 00000000800083e8
commit inst [29]: pc 00800068f4 inst 0367d7bb wen 1 dst 0000000f data 00000000000002b6
commit inst [30]: pc 00800068f8 inst 02e585bb wen 1 dst 0000000b data 00000000000002b6 <--
commit inst [31]: pc 008000791c inst 00040513 wen 1 dst 0000000a data 0000000000000017

==============  REF Regs  ==============
  $0: 0x0000000000000000   ra: 0x0000000080006694   sp: 0x000000008000df10   gp: 0xa6aac9dffe4af322 
  tp: 0x67bdab7753a8ad13   t0: 0x0000000000000000   t1: 0x0000000000000000   t2: 0x0000000000000009 
  s0: 0x000000008000df80   s1: 0x000000008000df80   a0: 0x00000000800083e8   a1: 0x00000000000007d0 
  a2: 0x0000000000000064   a3: 0xffffffffffffffff   a4: 0x0000000000000001   a5: 0x00000000000002b6 
  a6: 0x0000000000000000   a7: 0x0000000000000000   s2: 0x0000000080008a10   s3: 0x0000000000000000 
  s4: 0x000000000000e9f5   s5: 0x0000000000046529   s6: 0x0000000000000120   s7: 0x0000000080008126 
  s8: 0x00000000800082f8   s9: 0x00000000800082c8  s10: 0x0000000000000001  s11: 0x0000000000000001 
  t3: 0x0000000000000000   t4: 0x000000000000000a   t5: 0x000000008000ddc3   t6: 0x0000000000000032 
 ft0: 0x726574656d617261  ft1: 0x6f6320726f662073  ft2: 0x0a2e6b72616d6572  ft3: 0x0000000000000000 
 ft4: 0x6f66726570204b32  ft5: 0x722065636e616d72  ft6: 0x6d61726170206e75  ft7: 0x6f66207372657465 
 fs0: 0x616d65726f632072  fs1: 0x000000000a2e6b72  fa0: 0x64696c6176204b32  fa1: 0x7572206e6f697461 
 fa2: 0x656d61726170206e  fa3: 0x726f662073726574  fa4: 0x72616d65726f6320  fa5: 0x00000000000a2e6b 
 fa6: 0x4f5252455d75255b  fa7: 0x207473696c202152  fs2: 0x3025783020637263  fs3: 0x6f6873202d207834 
 fs4: 0x3020656220646c75  fs5: 0x00000a7834302578  fs6: 0x4f5252455d75255b  fs7: 0x697274616d202152 
 fs8: 0x7830206372632078  fs9: 0x73202d2078343025 fs10: 0x656220646c756f68 fs11: 0x0a78343025783020 
 ft8: 0x0000000000000000  ft9: 0x4f5252455d75255b ft10: 0x6574617473202152 ft11: 0x2578302063726320 
pc: 0x00000000800068fc mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
priviledgeMode: 3
     a1 different at pc = 0x00800068f4, right= 0x00000000000007d0, wrong = 0x00000000000002b6
Core 0: ABORT at pc = 0x800068f4
total guest instructions = 346,013
instrCnt = 346,013, cycleCnt = 307,154, IPC = 1.126513
Core 1: ABORT at pc = 0x80004070
total guest instructions = 306,123
instrCnt = 306,123, cycleCnt = 306,839, IPC = 0.997667
Seed=0 Guest cycle spent: 307,157 (this will be different from cycleCnt if emu loads a snapshot)
Host time spent: 45,272ms
[                 169] : csr write: pc 008000000c addr f14 rdata 0000000000000000 wdata 0000000000000000 func 02
[                 169] : [MST] time                  169 pc 008000000c mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[                 235] : csr write: pc 00800069d4 addr f14 rdata 0000000000000000 wdata 0000000000000000 func 02
[                 235] : [MST] time                  235 pc 00800069d4 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[                 180] : csr write: pc 008000000c addr f14 rdata 0000000000000001 wdata 0000000000000001 func 02
[                 180] : [MST] time                  180 pc 008000000c mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[                 283] : csr write: pc 00800069d4 addr f14 rdata 0000000000000001 wdata 0000000000000001 func 02
[                 283] : [MST] time                  283 pc 00800069d4 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[                 398] : csr write: pc 0080005da0 addr f14 rdata 0000000000000001 wdata 0000000000000001 func 02
[                 398] : [MST] time                  398 pc 0080005da0 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[                 825] : csr write: pc 0080005da0 addr f14 rdata 0000000000000000 wdata 0000000000000000 func 02
[                 825] : [MST] time                  825 pc 0080005da0 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[               11578] : csr write: pc 0080005ed4 addr b00 rdata 0000000000002d3a wdata 0000000000002d3a func 02
[               11578] : [MST] time                11578 pc 0080005ed4 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[               12645] : csr write: pc 0080005ed4 addr b00 rdata 0000000000003165 wdata 0000000000003165 func 02
[               12645] : [MST] time                12645 pc 0080005ed4 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3
[              300686] : csr write: pc 0080005ef0 addr b00 rdata 000000000004968e wdata 000000000004968e func 02
[              300686] : [MST] time               300686 pc 0080005ef0 mstatus 0000000000000000 mideleg 0000000000000000 medeleg 0000000000000000 mode 3