{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524709293489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524709293489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 23:21:33 2018 " "Processing started: Wed Apr 25 23:21:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524709293489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524709293489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoNios -c projetoNios " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoNios -c projetoNios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524709293489 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524709294004 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processor.qsys " "Elaborating Qsys system entity \"processor.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709294098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:35 Progress: Loading Projeto Quartus/processor.qsys " "2018.04.25.23:21:35 Progress: Loading Projeto Quartus/processor.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709295845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Reading input file " "2018.04.25.23:21:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Adding clk_0 \[clock_source 13.1\] " "2018.04.25.23:21:36 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Parameterizing module clk_0 " "2018.04.25.23:21:36 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\] " "2018.04.25.23:21:36 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Parameterizing module nios2_qsys_0 " "2018.04.25.23:21:36 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\] " "2018.04.25.23:21:36 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Parameterizing module onchip_memory2_0 " "2018.04.25.23:21:36 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Adding switches \[altera_avalon_pio 13.1\] " "2018.04.25.23:21:36 Progress: Adding switches \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Parameterizing module switches " "2018.04.25.23:21:36 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Adding leds \[altera_avalon_pio 13.1\] " "2018.04.25.23:21:36 Progress: Adding leds \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Parameterizing module leds " "2018.04.25.23:21:36 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\] " "2018.04.25.23:21:36 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Parameterizing module jtag_uart_0 " "2018.04.25.23:21:36 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Building connections " "2018.04.25.23:21:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296609 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Ingoring duplicate connection clk_0.clk_reset/onchip_memory2_0.reset1 " "Ingoring duplicate connection clk_0.clk_reset/onchip_memory2_0.reset1" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Parameterizing connections " "2018.04.25.23:21:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:36 Progress: Validating " "2018.04.25.23:21:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709296890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.25.23:21:37 Progress: Done reading input file " "2018.04.25.23:21:37 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709297467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Processor.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709297733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: Generating processor \"processor\" for QUARTUS_SYNTH " "Processor: Generating processor \"processor\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709299121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 6 modules, 21 connections " "Pipeline_bridge_swap_transform: After transform: 6 modules, 21 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709299339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709299375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 6 modules, 20 connections " "Merlin_initial_interconnect_transform: After transform: 6 modules, 20 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709299456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 13 modules, 41 connections " "Merlin_translator_transform: After transform: 13 modules, 41 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709299771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 26 modules, 105 connections " "Merlin_domain_transform: After transform: 26 modules, 105 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709300272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 33 modules, 126 connections " "Merlin_router_transform: After transform: 33 modules, 126 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709300398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 46 modules, 160 connections " "Merlin_network_to_switch_transform: After transform: 46 modules, 160 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709300605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 48 modules, 207 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 48 modules, 207 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709300787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 7 modules, 20 connections " "Merlin_hierarchy_transform: After transform: 7 modules, 20 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709301850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 7 modules, 20 connections " "Merlin_mm_transform: After transform: 7 modules, 20 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709301850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 8 modules, 23 connections " "Merlin_interrupt_mapper_transform: After transform: 8 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709301882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 10 modules, 31 connections " "Reset_adaptation_transform: After transform: 10 modules, 31 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709302011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'processor_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'processor_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709303399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0001_nios2_qsys_0_gen//processor_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0001_nios2_qsys_0_gen//processor_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709303399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:44 (*) Starting Nios II generation " "Nios2_qsys_0: # 2018.04.25 23:21:44 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:44 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2018.04.25 23:21:44 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus " "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2018.04.25 23:21:45 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:46 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2018.04.25 23:21:46 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:46 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2018.04.25 23:21:46 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.04.25 23:21:48 (*) Done Nios II generation " "Nios2_qsys_0: # 2018.04.25 23:21:48 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'processor_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'processor_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"processor\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"processor\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0002_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0002_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709308890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'processor_switches' " "Switches: Starting RTL generation for module 'processor_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_switches --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0003_switches_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0003_switches_gen//processor_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_switches --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0003_switches_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0003_switches_gen//processor_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'processor_switches' " "Switches: Done RTL generation for module 'processor_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"processor\" instantiated altera_avalon_pio \"switches\" " "Switches: \"processor\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'processor_leds' " "Leds: Starting RTL generation for module 'processor_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0004_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0004_leds_gen//processor_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0004_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0004_leds_gen//processor_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'processor_leds' " "Leds: Done RTL generation for module 'processor_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"processor\" instantiated altera_avalon_pio \"leds\" " "Leds: \"processor\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'processor_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'processor_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0005_jtag_uart_0_gen//processor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7647_6304042148266359767.dir/0005_jtag_uart_0_gen//processor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709309639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'processor_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'processor_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709310060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"processor\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"processor\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709310060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 42 modules, 144 connections " "Pipeline_bridge_swap_transform: After transform: 42 modules, 144 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709310684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709310703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709310754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709310786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections " "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709310821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709310854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709310887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections " "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections " "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections " "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections " "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections " "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections " "Merlin_hierarchy_transform: After transform: 42 modules, 144 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709311523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"processor\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"processor\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processor\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processor\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processor\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processor\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_arbitrator.sv " "Reusing file Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: Done \"processor\" with 20 modules, 33 files, 774727 bytes " "Processor: Done \"processor\" with 20 modules, 33 files, 774727 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1524709312436 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processor.qsys " "Finished elaborating Qsys system entity \"processor.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709313497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetonios.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetonios.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNios " "Found entity 1: projetoNios" {  } { { "projetoNios.bdf" "" { Schematic "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/projetoNios.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "db/ip/processor/processor.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/processor/submodules/altera_avalon_sc_fifo.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313622 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/processor/submodules/altera_merlin_master_agent.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/processor/submodules/altera_merlin_master_translator.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/processor/submodules/altera_merlin_slave_agent.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/processor/submodules/altera_merlin_slave_translator.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/processor/submodules/altera_reset_synchronizer.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_irq_mapper " "Found entity 1: processor_irq_mapper" {  } { { "db/ip/processor/submodules/processor_irq_mapper.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/processor/submodules/processor_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_jtag_uart_0_sim_scfifo_w " "Found entity 1: processor_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313778 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_jtag_uart_0_scfifo_w " "Found entity 2: processor_jtag_uart_0_scfifo_w" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313778 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_jtag_uart_0_sim_scfifo_r " "Found entity 3: processor_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313778 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_jtag_uart_0_scfifo_r " "Found entity 4: processor_jtag_uart_0_scfifo_r" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313778 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_jtag_uart_0 " "Found entity 5: processor_jtag_uart_0" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_leds " "Found entity 1: processor_leds" {  } { { "db/ip/processor/submodules/processor_leds.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0 " "Found entity 1: processor_mm_interconnect_0" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524709313824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524709313840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processor_mm_interconnect_0_addr_router_default_decode" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313840 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_addr_router " "Found entity 2: processor_mm_interconnect_0_addr_router" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processor_mm_interconnect_0_cmd_xbar_demux" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processor_mm_interconnect_0_cmd_xbar_mux" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524709313887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524709313887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_id_router_default_decode " "Found entity 1: processor_mm_interconnect_0_id_router_default_decode" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313887 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_id_router " "Found entity 2: processor_mm_interconnect_0_id_router" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processor_mm_interconnect_0_rsp_xbar_demux" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processor_mm_interconnect_0_rsp_xbar_mux" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709313918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709313918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_register_bank_a_module " "Found entity 1: processor_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_nios2_qsys_0_register_bank_b_module " "Found entity 2: processor_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processor_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processor_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_nios2_qsys_0_nios2_ocimem " "Found entity 5: processor_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processor_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_nios2_qsys_0_nios2_oci_break " "Found entity 7: processor_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processor_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processor_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processor_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processor_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processor_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processor_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processor_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_nios2_qsys_0_nios2_oci_im " "Found entity 18: processor_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processor_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_nios2_qsys_0_nios2_oci " "Found entity 20: processor_nios2_qsys_0_nios2_oci" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_nios2_qsys_0 " "Found entity 21: processor_nios2_qsys_0" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709314012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709314058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709314090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709314121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_oci_test_bench " "Found entity 1: processor_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709314152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_test_bench " "Found entity 1: processor_nios2_qsys_0_test_bench" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709314183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_onchip_memory2_0 " "Found entity 1: processor_onchip_memory2_0" {  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709314199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_switches " "Found entity 1: processor_switches" {  } { { "db/ip/processor/submodules/processor_switches.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709314214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709314214 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1524709314230 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1524709314230 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1524709314230 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1524709314246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoNios " "Elaborating entity \"projetoNios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524709314589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:inst " "Elaborating entity \"processor\" for hierarchy \"processor:inst\"" {  } { { "projetoNios.bdf" "inst" { Schematic "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/projetoNios.bdf" { { 104 400 720 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0 processor:inst\|processor_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"processor_nios2_qsys_0\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/processor/processor.v" "nios2_qsys_0" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/processor.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_test_bench processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_test_bench:the_processor_nios2_qsys_0_test_bench " "Elaborating entity \"processor_nios2_qsys_0_test_bench\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_test_bench:the_processor_nios2_qsys_0_test_bench\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_test_bench" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_register_bank_a_module processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a " "Elaborating entity \"processor_nios2_qsys_0_register_bank_a_module\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_register_bank_a" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_altsyncram" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"processor_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709314870 ""}  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524709314870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28h1 " "Found entity 1: altsyncram_28h1" {  } { { "db/altsyncram_28h1.tdf" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/altsyncram_28h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709315026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709315026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28h1 processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_28h1:auto_generated " "Elaborating entity \"altsyncram_28h1\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_28h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_register_bank_b_module processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b " "Elaborating entity \"processor_nios2_qsys_0_register_bank_b_module\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_register_bank_b" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_altsyncram" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"processor_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315135 ""}  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524709315135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38h1 " "Found entity 1: altsyncram_38h1" {  } { { "db/altsyncram_38h1.tdf" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/altsyncram_38h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709315244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709315244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38h1 processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_38h1:auto_generated " "Elaborating entity \"altsyncram_38h1\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_38h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_debug processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_debug" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709315431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315431 ""}  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524709315431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_ocimem processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"processor_nios2_qsys_0_nios2_ocimem\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_ocimem" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_ociram_sp_ram_module processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"processor_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_ociram_sp_ram" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_altsyncram" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709315494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"processor_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315494 ""}  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524709315494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_le91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_le91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_le91 " "Found entity 1: altsyncram_le91" {  } { { "db/altsyncram_le91.tdf" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/altsyncram_le91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709315618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709315618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_le91 processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_le91:auto_generated " "Elaborating entity \"altsyncram_le91\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_le91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_avalon_reg processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"processor_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_avalon_reg" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_break processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_break\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_break" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_xbrk processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_xbrk:the_processor_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_xbrk:the_processor_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_xbrk" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_dbrk processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_dbrk" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_itrace processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_itrace:the_processor_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_itrace:the_processor_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_itrace" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_dtrace processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_dtrace" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_td_mode processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace\|processor_nios2_qsys_0_nios2_oci_td_mode:processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace\|processor_nios2_qsys_0_nios2_oci_td_mode:processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_fifo processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_fifo" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_oci_test_bench processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_oci_test_bench:the_processor_nios2_qsys_0_oci_test_bench " "Elaborating entity \"processor_nios2_qsys_0_oci_test_bench\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_oci_test_bench:the_processor_nios2_qsys_0_oci_test_bench\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_oci_test_bench" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_pib processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_pib:the_processor_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_pib:the_processor_nios2_qsys_0_nios2_oci_pib\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_pib" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_im processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_im:the_processor_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_im\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_im:the_processor_nios2_qsys_0_nios2_oci_im\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_im" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_jtag_debug_module_wrapper processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"processor_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_jtag_debug_module_wrapper" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_jtag_debug_module_tck processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"processor_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processor_nios2_qsys_0_jtag_debug_module_tck" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_jtag_debug_module_sysclk processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"processor_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processor_nios2_qsys_0_jtag_debug_module_sysclk" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709315977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "processor_nios2_qsys_0_jtag_debug_module_phy" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709316040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316040 ""}  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524709316040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processor:inst\|processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_onchip_memory2_0 processor:inst\|processor_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"processor_onchip_memory2_0\" for hierarchy \"processor:inst\|processor_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/processor/processor.v" "onchip_memory2_0" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:inst\|processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:inst\|processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "the_altsyncram" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:inst\|processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:inst\|processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316118 ""}  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524709316118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6nb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6nb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6nb1 " "Found entity 1: altsyncram_6nb1" {  } { { "db/altsyncram_6nb1.tdf" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/altsyncram_6nb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709316242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709316242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6nb1 processor:inst\|processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6nb1:auto_generated " "Elaborating entity \"altsyncram_6nb1\" for hierarchy \"processor:inst\|processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_6nb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_switches processor:inst\|processor_switches:switches " "Elaborating entity \"processor_switches\" for hierarchy \"processor:inst\|processor_switches:switches\"" {  } { { "db/ip/processor/processor.v" "switches" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/processor.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_leds processor:inst\|processor_leds:leds " "Elaborating entity \"processor_leds\" for hierarchy \"processor:inst\|processor_leds:leds\"" {  } { { "db/ip/processor/processor.v" "leds" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/processor.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_0 processor:inst\|processor_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"processor_jtag_uart_0\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/processor/processor.v" "jtag_uart_0" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/processor.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_0_scfifo_w processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w " "Elaborating entity \"processor_jtag_uart_0_scfifo_w\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "the_processor_jtag_uart_0_scfifo_w" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "wfifo" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709316508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316508 ""}  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524709316508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709316601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709316601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709316648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709316648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709316710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709316710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709316804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709316804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709316913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709316913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709316913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709317022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709317022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524709317116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524709317116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_0_scfifo_r processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r " "Elaborating entity \"processor_jtag_uart_0_scfifo_r\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "the_processor_jtag_uart_0_scfifo_r" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic processor:inst\|processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "processor_jtag_uart_0_alt_jtag_atlantic" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709317350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"processor:inst\|processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317350 ""}  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524709317350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0 processor:inst\|processor_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"processor_mm_interconnect_0\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/processor/processor.v" "mm_interconnect_0" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/processor.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "switches_s1_translator" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/processor/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709317943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_addr_router processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"processor_mm_interconnect_0_addr_router\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_addr_router:addr_router\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "addr_router" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_addr_router_default_decode processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_addr_router:addr_router\|processor_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_addr_router:addr_router\|processor_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_id_router processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_id_router:id_router " "Elaborating entity \"processor_mm_interconnect_0_id_router\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_id_router:id_router\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "id_router" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_id_router_default_decode processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_id_router:id_router\|processor_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_id_router_default_decode\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_id_router:id_router\|processor_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_xbar_demux processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"processor_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "cmd_xbar_demux" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_xbar_mux processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"processor_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "cmd_xbar_mux" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_xbar_demux processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"processor_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "rsp_xbar_demux" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_xbar_mux processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"processor_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "rsp_xbar_mux" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor:inst\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_irq_mapper processor:inst\|processor_irq_mapper:irq_mapper " "Elaborating entity \"processor_irq_mapper\" for hierarchy \"processor:inst\|processor_irq_mapper:irq_mapper\"" {  } { { "db/ip/processor/processor.v" "irq_mapper" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/processor.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processor:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processor:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/processor/processor.v" "rst_controller" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/processor.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processor:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524709318660 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1524709324776 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3205 -1 0 } } { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 4172 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 348 -1 0 } } { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 3780 -1 0 } } { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/db/ip/processor/submodules/processor_nios2_qsys_0.v" 611 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1524709324932 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1524709324932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709326710 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1524709328504 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1524709328613 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1524709328613 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524709328722 "|projetoNios|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1524709328722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709328910 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/output_files/projetoNios.map.smsg " "Generated suppressed messages file Z:/Documents/GitHub/MI-SD-Linguagem-de-Maquina-e-Microarquitetura/Projeto Quartus/output_files/projetoNios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524709329955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524709330953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524709330953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2047 " "Implemented 2047 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524709331421 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524709331421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1881 " "Implemented 1881 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524709331421 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1524709331421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524709331421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524709331546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 23:22:11 2018 " "Processing ended: Wed Apr 25 23:22:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524709331546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524709331546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524709331546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524709331546 ""}
