set ::env(PROJECT_NAME) hdlc
set ::env(DESIGN_TOP) hdlc
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/Communication_Controller/hdlc/trunk/CODE/TOP/core
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/Communication_Controller/hdlc/trunk/CODE/TOP/core/hdlc.vhd
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) controller

