#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 20 16:19:26 2022
# Process ID: 6575
# Current directory: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI
# Command line: vivado vivado/vivado.xpr
# Log file: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado.log
# Journal file: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vivado/vivado.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7187.742 ; gain = 46.090 ; free physical = 10845 ; free virtual = 15494
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7307.574 ; gain = 61.789 ; free physical = 10524 ; free virtual = 15291
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
reset_simulation -simset sim_ctrlr -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim/xsim.dir/ctrlr_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim/xsim.dir/ctrlr_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 20 16:25:12 2022. For additional details about this file, please refer to the WebTalk help file at /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 20 16:25:12 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7372.602 ; gain = 0.000 ; free physical = 10236 ; free virtual = 15086
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 69
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 7429.633 ; gain = 57.031 ; free physical = 10199 ; free virtual = 15051
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 69
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7443.637 ; gain = 14.004 ; free physical = 10191 ; free virtual = 15052
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 660 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 71
$finish called at time : 660 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7445.633 ; gain = 1.996 ; free physical = 10125 ; free virtual = 14981
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 740 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 75
$finish called at time : 740 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7458.637 ; gain = 13.004 ; free physical = 10126 ; free virtual = 14983
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Checking LEDs
Fatal: bad write leds[7:0]: expect:00ff got:0003
Time: 1800 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 89
$finish called at time : 1800 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7471.645 ; gain = 13.008 ; free physical = 10128 ; free virtual = 14985
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 69
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7479.648 ; gain = 8.004 ; free physical = 10116 ; free virtual = 14973
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Checking LEDs
Fatal: bad write leds[7:0]: expect:00ff got:0003
Time: 992 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 84
$finish called at time : 992 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7487.652 ; gain = 8.004 ; free physical = 10108 ; free virtual = 14965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 69
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7565.688 ; gain = 54.016 ; free physical = 10055 ; free virtual = 14936
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Checking LEDs
Fatal: bad write leds[7:0]: expect:00ff got:0003
Time: 992 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 84
$finish called at time : 992 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7569.691 ; gain = 4.004 ; free physical = 10053 ; free virtual = 14937
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking LEDs
Fatal: bad write leds[7:0]: expect:00ff got:0000
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 83
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7581.695 ; gain = 12.004 ; free physical = 10037 ; free virtual = 14920
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking LEDs
Fatal: bad write leds[7:0]: expect:00ff got:0000
Time: 680 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 86
$finish called at time : 680 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7591.699 ; gain = 10.004 ; free physical = 10051 ; free virtual = 14933
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking LEDs
Fatal: bad write leds[7:0]: expect:00ff got:0003
Time: 680 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 86
$finish called at time : 680 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7636.723 ; gain = 45.023 ; free physical = 10059 ; free virtual = 14941
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking LEDs
Fatal: bad write leds[7:0]: expect:00ff got:0000
Time: 680 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 86
$finish called at time : 680 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7676.742 ; gain = 40.020 ; free physical = 10055 ; free virtual = 14937
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 69
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7692.750 ; gain = 16.008 ; free physical = 10037 ; free virtual = 14914
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 640 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 70
$finish called at time : 640 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7740.773 ; gain = 48.023 ; free physical = 10049 ; free virtual = 14926
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Checking LEDs
Fatal: bad write leds[7:0]: expect:00ff got:0003
Time: 1 us  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 85
$finish called at time : 1 us : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7748.777 ; gain = 8.004 ; free physical = 10048 ; free virtual = 14925
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 69
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7751.777 ; gain = 3.000 ; free physical = 9939 ; free virtual = 14816
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Checking LEDs
Fatal: bad write leds[7:0]: expect:00ff got:0003
Time: 792 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 83
$finish called at time : 792 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7796.801 ; gain = 45.023 ; free physical = 9884 ; free virtual = 14761
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 69
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7831.816 ; gain = 35.016 ; free physical = 9939 ; free virtual = 14815
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 69
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Checking LEDs
Fatal: bad write leds[7:0]: expect:00ff got:0003
Time: 792 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 83
$finish called at time : 792 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7871.836 ; gain = 40.020 ; free physical = 9910 ; free virtual = 14787
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 69
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7916.859 ; gain = 45.023 ; free physical = 9910 ; free virtual = 14787
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
BYTE ONE STATE
BYTE ONE STATE
Checking chip_id
BYTE ONE STATE
BYTE ONE STATE
BYTE ONE STATE
Checking chip_id
BYTE ONE STATE
BYTE ONE STATE
BYTE ONE STATE
Checking switches
BYTE ONE STATE
BYTE ONE STATE
BYTE ONE STATE
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 69
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7956.879 ; gain = 40.020 ; free physical = 9908 ; free virtual = 14785
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
WRITE STATE
Checking chip_id
WRITE STATE
WRITE STATE
WRITE STATE
Checking switches
WRITE STATE
WRITE STATE
Fatal: bad switches[7:0]:  expect: ff, got:07
Time: 632 ns  Iteration: 0  Process: /ctrlr_tb/test_switches  Scope: ctrlr_tb.test_switches  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 69
$finish called at time : 632 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7991.895 ; gain = 35.016 ; free physical = 9904 ; free virtual = 14781
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Checking LEDs
Fatal: bad write leds[7:0]: expect:00ff got:0000
Time: 792 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 83
$finish called at time : 792 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8058.926 ; gain = 59.020 ; free physical = 9901 ; free virtual = 14778
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
din[7]: 1
din[7]: 0
Checking chip_id
din[7]: 1
din[7]: 0
Checking switches
din[7]: 1
din[7]: 1
din[7]: 1
din[7]: 1
Checking LEDs
din[7]: 0
din[7]: 0
din[7]: 1
Fatal: bad write leds[7:0]: expect:00ff got:0000
Time: 792 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 83
$finish called at time : 792 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8103.949 ; gain = 45.023 ; free physical = 9896 ; free virtual = 14773
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
clk: 0, din: 00000000, dout: xxxxxxxx
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
Checking chip_id
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
din[7]: 1
clk: 1, din: 10000000, dout: 00000111
clk: 0, din: 10000000, dout: 00000111
clk: 1, din: 10000000, dout: 00000111
clk: 0, din: 10000000, dout: 00000111
clk: 1, din: 10000000, dout: 00000111
din[7]: 0
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
Checking chip_id
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
din[7]: 1
clk: 1, din: 10000000, dout: 00000111
clk: 0, din: 10000000, dout: 00000111
clk: 1, din: 10000000, dout: 00000111
clk: 0, din: 10000000, dout: 00000111
clk: 1, din: 10000000, dout: 00000111
din[7]: 0
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
Checking switches
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
din[7]: 1
clk: 1, din: 10000001, dout: 00000111
clk: 0, din: 10000001, dout: 00000111
clk: 1, din: 10000001, dout: 00000111
clk: 0, din: 10000001, dout: 00000111
clk: 1, din: 10000001, dout: 11111111
din[7]: 1
clk: 0, din: 10000001, dout: 11111111
clk: 1, din: 10000001, dout: 11111111
clk: 0, din: 10000001, dout: 11111111
clk: 1, din: 10000001, dout: 11111111
din[7]: 1
clk: 1, din: 10000010, dout: 11111111
clk: 0, din: 10000010, dout: 11111111
clk: 1, din: 10000010, dout: 11111111
clk: 0, din: 10000010, dout: 11111111
clk: 1, din: 10000010, dout: 00000000
din[7]: 1
clk: 0, din: 10000010, dout: 00000000
clk: 1, din: 10000010, dout: 00000000
Checking LEDs
clk: 0, din: 10000010, dout: 00000000
clk: 1, din: 10000010, dout: 00000000
din[7]: 0
clk: 1, din: 00000011, dout: 00000000
clk: 0, din: 00000011, dout: 00000000
din[7]: 0
clk: 1, din: 00000011, dout: 00000000
clk: 0, din: 00000011, dout: 00000000
clk: 1, din: 00000011, dout: 00000000
din[7]: 1
clk: 1, din: 11111111, dout: 00000000
clk: 0, din: 11111111, dout: 00000000
clk: 1, din: 11111111, dout: 00000000
Fatal: bad write leds[7:0]: expect:00ff got:0000
Time: 792 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 83
$finish called at time : 792 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8118.957 ; gain = 15.008 ; free physical = 9883 ; free virtual = 14761
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
BYTE ONE STATE
clk: 0, din: 00000000, dout: xxxxxxxx
BYTE ONE STATE
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
Checking chip_id
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000000, dout: 00000111
clk: 0, din: 10000000, dout: 00000111
READ STATE
clk: 1, din: 10000000, dout: 00000111
READ STATE
clk: 0, din: 10000000, dout: 00000111
BYTE ONE STATE
clk: 1, din: 10000000, dout: 00000111
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
Checking chip_id
BYTE ONE STATE
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000000, dout: 00000111
clk: 0, din: 10000000, dout: 00000111
READ STATE
clk: 1, din: 10000000, dout: 00000111
READ STATE
clk: 0, din: 10000000, dout: 00000111
BYTE ONE STATE
clk: 1, din: 10000000, dout: 00000111
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
Checking switches
BYTE ONE STATE
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000001, dout: 00000111
clk: 0, din: 10000001, dout: 00000111
READ STATE
clk: 1, din: 10000001, dout: 00000111
READ STATE
clk: 0, din: 10000001, dout: 00000111
BYTE ONE STATE
clk: 1, din: 10000001, dout: 11111111
BYTE ONE STATE
din[7]: 1
clk: 0, din: 10000001, dout: 11111111
READ STATE
clk: 1, din: 10000001, dout: 11111111
READ STATE
clk: 0, din: 10000001, dout: 11111111
BYTE ONE STATE
clk: 1, din: 10000001, dout: 11111111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000010, dout: 11111111
clk: 0, din: 10000010, dout: 11111111
READ STATE
clk: 1, din: 10000010, dout: 11111111
READ STATE
clk: 0, din: 10000010, dout: 11111111
BYTE ONE STATE
clk: 1, din: 10000010, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 0, din: 10000010, dout: 00000000
READ STATE
clk: 1, din: 10000010, dout: 00000000
Checking LEDs
READ STATE
clk: 0, din: 10000010, dout: 00000000
BYTE ONE STATE
clk: 1, din: 10000010, dout: 00000000
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000011, dout: 00000000
clk: 0, din: 00000011, dout: 00000000
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000011, dout: 00000000
BYTE ONE STATE
clk: 0, din: 00000011, dout: 00000000
clk: 1, din: 00000011, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 1, din: 11111111, dout: 00000000
clk: 0, din: 11111111, dout: 00000000
READ STATE
clk: 1, din: 11111111, dout: 00000000
Fatal: bad write leds[7:0]: expect:00ff got:0000
Time: 792 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 83
$finish called at time : 792 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8153.973 ; gain = 35.016 ; free physical = 9882 ; free virtual = 14760
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
BYTE ONE STATE
clk: 0, din: 00000000, dout: xxxxxxxx
BYTE ONE STATE
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
Checking chip_id
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000000, dout: 00000000
clk: 0, din: 10000000, dout: 00000000
READ STATE
clk: 1, din: 10000000, dout: 00000000
READ STATE
clk: 0, din: 10000000, dout: 00000000
BYTE ONE STATE
clk: 1, din: 10000000, dout: 00000111
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
Checking chip_id
BYTE ONE STATE
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000000, dout: 00000111
clk: 0, din: 10000000, dout: 00000111
READ STATE
clk: 1, din: 10000000, dout: 00000111
READ STATE
clk: 0, din: 10000000, dout: 00000111
BYTE ONE STATE
clk: 1, din: 10000000, dout: 00000111
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
Checking switches
BYTE ONE STATE
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000001, dout: 00000111
clk: 0, din: 10000001, dout: 00000111
READ STATE
clk: 1, din: 10000001, dout: 00000111
READ STATE
clk: 0, din: 10000001, dout: 00000111
BYTE ONE STATE
clk: 1, din: 10000001, dout: 11111111
BYTE ONE STATE
din[7]: 1
clk: 0, din: 10000001, dout: 11111111
READ STATE
clk: 1, din: 10000001, dout: 11111111
READ STATE
clk: 0, din: 10000001, dout: 11111111
BYTE ONE STATE
clk: 1, din: 10000001, dout: 11111111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000010, dout: 11111111
clk: 0, din: 10000010, dout: 11111111
READ STATE
clk: 1, din: 10000010, dout: 11111111
READ STATE
clk: 0, din: 10000010, dout: 11111111
BYTE ONE STATE
clk: 1, din: 10000010, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 0, din: 10000010, dout: 00000000
READ STATE
clk: 1, din: 10000010, dout: 00000000
Checking LEDs
READ STATE
clk: 0, din: 10000010, dout: 00000000
BYTE ONE STATE
clk: 1, din: 10000010, dout: 00000000
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000011, dout: 00000000
clk: 0, din: 00000011, dout: 00000000
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000011, dout: 00000000
BYTE ONE STATE
clk: 0, din: 00000011, dout: 00000000
clk: 1, din: 00000011, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 1, din: 11111111, dout: 00000000
clk: 0, din: 11111111, dout: 00000000
READ STATE
clk: 1, din: 11111111, dout: 00000000
Fatal: bad write leds[7:0]: expect:00ff got:0000
Time: 792 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 83
$finish called at time : 792 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8193.992 ; gain = 40.020 ; free physical = 9889 ; free virtual = 14766
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
BYTE ONE STATE
clk: 0, din: 00000000, dout: xxxxxxxx
BYTE ONE STATE
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
Checking chip_id
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000000, dout: 00000000
clk: 0, din: 10000000, dout: 00000000
READ STATE
clk: 1, din: 10000000, dout: 00000000
READ STATE
clk: 0, din: 10000000, dout: 00000000
READ STATE
clk: 1, din: 10000000, dout: 00000111
READ STATE
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000000, dout: 00000111
Checking chip_id
BYTE ONE STATE
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000000, dout: 00000111
clk: 0, din: 10000000, dout: 00000111
READ STATE
clk: 1, din: 10000000, dout: 00000111
READ STATE
clk: 0, din: 10000000, dout: 00000111
clk: 1, din: 10000000, dout: 00000111
READ STATE
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000000, dout: 00000111
Checking switches
BYTE ONE STATE
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000001, dout: 00000111
clk: 0, din: 10000001, dout: 00000111
READ STATE
clk: 1, din: 10000001, dout: 00000111
READ STATE
clk: 0, din: 10000001, dout: 00000111
READ STATE
clk: 1, din: 10000001, dout: 11111111
READ STATE
clk: 0, din: 10000001, dout: 11111111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000001, dout: 11111111
BYTE ONE STATE
clk: 0, din: 10000001, dout: 11111111
clk: 1, din: 10000001, dout: 11111111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000010, dout: 11111111
clk: 0, din: 10000010, dout: 11111111
READ STATE
clk: 1, din: 10000010, dout: 11111111
READ STATE
clk: 0, din: 10000010, dout: 11111111
READ STATE
clk: 1, din: 10000010, dout: 00000000
READ STATE
clk: 0, din: 10000010, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000010, dout: 00000000
Checking LEDs
BYTE ONE STATE
clk: 0, din: 10000010, dout: 00000000
clk: 1, din: 10000010, dout: 00000000
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000011, dout: 00000000
clk: 0, din: 00000011, dout: 00000000
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000011, dout: 00000000
BYTE ONE STATE
clk: 0, din: 00000011, dout: 00000000
clk: 1, din: 00000011, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 1, din: 11111111, dout: 00000000
clk: 0, din: 11111111, dout: 00000000
READ STATE
clk: 1, din: 11111111, dout: 00000000
Fatal: bad write leds[7:0]: expect:00ff got:0000
Time: 792 ns  Iteration: 0  Process: /ctrlr_tb/test_leds  Scope: ctrlr_tb.test_leds  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv Line: 83
$finish called at time : 792 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8234.012 ; gain = 40.020 ; free physical = 9881 ; free virtual = 14758
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
BYTE ONE STATE
clk: 0, din: 00000000, dout: xxxxxxxx
BYTE ONE STATE
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
Checking chip_id
clk: 0, din: 00000000, dout: 00000000
clk: 1, din: 00000000, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000000, dout: 00000000
clk: 0, din: 10000000, dout: 00000000
READ STATE
clk: 1, din: 10000000, dout: 00000000
READ STATE
clk: 0, din: 10000000, dout: 00000000
READ STATE
clk: 1, din: 10000000, dout: 00000111
READ STATE
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000000, dout: 00000111
Checking chip_id
BYTE ONE STATE
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000000, dout: 00000111
clk: 0, din: 10000000, dout: 00000111
READ STATE
clk: 1, din: 10000000, dout: 00000111
READ STATE
clk: 0, din: 10000000, dout: 00000111
clk: 1, din: 10000000, dout: 00000111
READ STATE
clk: 1, din: 00000000, dout: 00000111
clk: 0, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000000, dout: 00000111
Checking switches
BYTE ONE STATE
clk: 0, din: 00000000, dout: 00000111
clk: 1, din: 00000000, dout: 00000111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000001, dout: 00000111
clk: 0, din: 10000001, dout: 00000111
READ STATE
clk: 1, din: 10000001, dout: 00000111
READ STATE
clk: 0, din: 10000001, dout: 00000111
READ STATE
clk: 1, din: 10000001, dout: 11111111
READ STATE
clk: 0, din: 10000001, dout: 11111111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000001, dout: 11111111
BYTE ONE STATE
clk: 0, din: 10000001, dout: 11111111
clk: 1, din: 10000001, dout: 11111111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000010, dout: 11111111
clk: 0, din: 10000010, dout: 11111111
READ STATE
clk: 1, din: 10000010, dout: 11111111
READ STATE
clk: 0, din: 10000010, dout: 11111111
READ STATE
clk: 1, din: 10000010, dout: 00000000
READ STATE
clk: 0, din: 10000010, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000010, dout: 00000000
Checking LEDs
BYTE ONE STATE
clk: 0, din: 10000010, dout: 00000000
clk: 1, din: 10000010, dout: 00000000
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000011, dout: 00000000
clk: 0, din: 00000011, dout: 00000000
WRITE STATE
clk: 1, din: 00000011, dout: 00000000
WRITE STATE
clk: 0, din: 00000011, dout: 00000000
WRITE STATE
clk: 1, din: 00000011, dout: 00000000
WRITE STATE
clk: 1, din: 11111111, dout: 00000000
clk: 0, din: 11111111, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 1, din: 11111111, dout: 00000000
BYTE ONE STATE
clk: 0, din: 11111111, dout: 00000000
clk: 1, din: 11111111, dout: 00000000
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000100, dout: 00000000
clk: 0, din: 00000100, dout: 00000000
WRITE STATE
clk: 1, din: 00000100, dout: 00000000
WRITE STATE
clk: 0, din: 00000100, dout: 00000000
WRITE STATE
clk: 1, din: 00000100, dout: 00000000
WRITE STATE
clk: 1, din: 10101010, dout: 00000000
clk: 0, din: 10101010, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10101010, dout: 00000000
BYTE ONE STATE
clk: 0, din: 10101010, dout: 00000000
clk: 1, din: 10101010, dout: 00000000
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000011, dout: 00000000
clk: 0, din: 10000011, dout: 00000000
READ STATE
clk: 1, din: 10000011, dout: 00000000
READ STATE
clk: 0, din: 10000011, dout: 00000000
READ STATE
clk: 1, din: 10000011, dout: 11111111
READ STATE
clk: 0, din: 10000011, dout: 11111111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000011, dout: 11111111
BYTE ONE STATE
clk: 0, din: 10000011, dout: 11111111
clk: 1, din: 10000011, dout: 11111111
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000100, dout: 11111111
clk: 0, din: 10000100, dout: 11111111
READ STATE
clk: 1, din: 10000100, dout: 11111111
READ STATE
clk: 0, din: 10000100, dout: 11111111
READ STATE
clk: 1, din: 10000100, dout: 10101010
READ STATE
clk: 0, din: 10000100, dout: 10101010
BYTE ONE STATE
din[7]: 1
clk: 1, din: 10000100, dout: 10101010
BYTE ONE STATE
clk: 0, din: 10000100, dout: 10101010
clk: 1, din: 10000100, dout: 10101010
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000011, dout: 10101010
clk: 0, din: 00000011, dout: 10101010
WRITE STATE
clk: 1, din: 00000011, dout: 10101010
WRITE STATE
clk: 0, din: 00000011, dout: 10101010
WRITE STATE
clk: 1, din: 00000011, dout: 10101010
WRITE STATE
clk: 1, din: 00000000, dout: 10101010
clk: 0, din: 00000000, dout: 10101010
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000000, dout: 10101010
BYTE ONE STATE
clk: 0, din: 00000000, dout: 10101010
clk: 1, din: 00000000, dout: 10101010
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000100, dout: 10101010
clk: 0, din: 00000100, dout: 10101010
WRITE STATE
clk: 1, din: 00000100, dout: 10101010
WRITE STATE
clk: 0, din: 00000100, dout: 10101010
WRITE STATE
clk: 1, din: 00000100, dout: 10101010
WRITE STATE
clk: 1, din: 00000000, dout: 10101010
clk: 0, din: 00000000, dout: 10101010
BYTE ONE STATE
din[7]: 0
clk: 1, din: 00000000, dout: 10101010
@@@Passed
$finish called at time : 1192 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 116
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8314.051 ; gain = 59.027 ; free physical = 9881 ; free virtual = 14759
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_ctrlr ]
Command: launch_simulation -simset sim_ctrlr
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_ctrlr'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrlr_tb' in fileset 'sim_ctrlr'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ctrlr'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xvlog --incr --relax -L uvm -prj ctrlr_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/ctrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlr_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrlr_tb_behav xil_defaultlib.ctrlr_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlr
Compiling module xil_defaultlib.ctrlr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrlr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_ctrlr/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrlr_tb_behav -key {Behavioral:sim_ctrlr:Functional:ctrlr_tb} -tclbatch {ctrlr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ctrlr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Checking chip_id
Checking chip_id
Checking switches
Checking LEDs
@@@Passed
$finish called at time : 1192 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/ctrlr_tb.sv" Line 116
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrlr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8327.059 ; gain = 13.008 ; free physical = 9871 ; free virtual = 14749
current_fileset -simset [ get_filesets sim_spi ]
