verilog xil_defaultlib  \
"../../../../CIFAR10_UART.gen/sources_1/ip/sub_float/sim/sub_float.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
