//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\fpga\gowin_flipflop_drainer\impl\gwsynthesis\gowin_flipflop_drainer.vg
<Physical Constraints File>: C:\fpga\gowin_flipflop_drainer\src\pin_constraints.cst
<Timing Constraints File>: ---
<Version>: V1.9.8.09
<Part Number>: GW1NR-LV9QN88PC6/I5
<Device>: GW1NR-9C
<Created Time>: Tue Jan 03 00:16:12 2023


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:6370
<Numbers of Endpoints Analyzed>:2752
<Numbers of Falling Endpoints>:0
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
               Clock Name                   Type      Period   Frequency    Rise     Fall        Source                    Master                       Objects          
 ======================================= =========== ======== ============ ======= ======== ================= ================================= ======================== 
  clk                                     Base        37.037   27.000MHz    0.000   18.519                                                       clk_ibuf/I              
  hdmi_pll/CLKOUT.default_gen_clk         Generated   1.883    531.000MHz   0.000   0.942    clk_ibuf/I        clk                               hdmi_pll/CLKOUT         
  hdmi_pll/CLKOUTP.default_gen_clk        Generated   1.883    531.000MHz   0.000   0.942    clk_ibuf/I        clk                               hdmi_pll/CLKOUTP        
  hdmi_pll/CLKOUTD.default_gen_clk        Generated   3.766    265.500MHz   0.000   1.883    clk_ibuf/I        clk                               hdmi_pll/CLKOUTD        
  hdmi_pll/CLKOUTD3.default_gen_clk       Generated   5.650    177.000MHz   0.000   2.825    clk_ibuf/I        clk                               hdmi_pll/CLKOUTD3       
  hdmi_clock_div/CLKOUT.default_gen_clk   Generated   9.416    106.200MHz   0.000   4.708    hdmi_pll/CLKOUT   hdmi_pll/CLKOUT.default_gen_clk   hdmi_clock_div/CLKOUT   

2.3 Max Frequency Summary
  NO.                Clock Name                  Constraint    Actual Fmax    Level   Entity  
 ===== ======================================= ============== ============== ======= ======== 
  1     hdmi_clock_div/CLKOUT.default_gen_clk   106.200(MHz)   106.254(MHz)   3       TOP     
No timing paths to get frequency of clk!
No timing paths to get frequency of hdmi_pll/CLKOUT.default_gen_clk!
No timing paths to get frequency of hdmi_pll/CLKOUTP.default_gen_clk!
No timing paths to get frequency of hdmi_pll/CLKOUTD.default_gen_clk!
No timing paths to get frequency of hdmi_pll/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
               Clock Name                 Analysis Type   EndPoints TNS   Number of EndPoints  
 ======================================= =============== =============== ===================== 
  clk                                     setup           0.000           0                    
  clk                                     hold            0.000           0                    
  hdmi_pll/CLKOUT.default_gen_clk         setup           0.000           0                    
  hdmi_pll/CLKOUT.default_gen_clk         hold            0.000           0                    
  hdmi_pll/CLKOUTP.default_gen_clk        setup           0.000           0                    
  hdmi_pll/CLKOUTP.default_gen_clk        hold            0.000           0                    
  hdmi_pll/CLKOUTD.default_gen_clk        setup           0.000           0                    
  hdmi_pll/CLKOUTD.default_gen_clk        hold            0.000           0                    
  hdmi_pll/CLKOUTD3.default_gen_clk       setup           0.000           0                    
  hdmi_pll/CLKOUTD3.default_gen_clk       hold            0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk   setup           0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack             From Node                            To Node                                From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================ ===================================== =========================================== =========================================== ========== ============ ============ 
  1             0.005        flipflop_drainer/a0_0_s0/Q       hdmi_out/encode_b/not_den18_s0/D      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        9.011       
  2             1.330        flipflop_drainer/a0_0_s0/Q       hdmi_out/encode_b/shl18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        7.686       
  3             1.330        flipflop_drainer/a0_0_s0/Q       hdmi_out/encode_b/shr18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        7.686       
  4             1.356        flipflop_drainer/a0_0_s0/Q       hdmi_out/encode_b/inv18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        7.661       
  5             1.500        ds/o_x_5_s0/Q                    flipflop_drainer/active_s0/RESET      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        7.873       
  6             1.560        flipflop_drainer/a0_1_s0/Q       hdmi_out/encode_r/shr18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        7.456       
  7             2.190        flipflop_drainer/a0_1_s0/Q       hdmi_out/encode_r/inv18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.826       
  8             2.303        flipflop_drainer/a0_1_s0/Q       hdmi_out/encode_g/inv18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.713       
  9             2.370        flipflop_drainer/a0_1_s0/Q       hdmi_out/encode_r/shl18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.646       
  10            2.386        flipflop_drainer/a0_0_s0/Q       hdmi_out/encode_r/den2_s10/AD[0]      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.987       
  11            2.398        hdmi_out/encode_g/bias_0_s0/Q    hdmi_out/encode_g/bias_1_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.618       
  12            2.570        hdmi_out/encode_r/tpa11_1_s0/Q   hdmi_out/encode_r/n98_s/D             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.447       
  13            2.575        flipflop_drainer/a0_2_s0/Q       hdmi_out/encode_g/tmds_pos18_2_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.441       
  14            2.634        hdmi_out/encode_b/bias_0_s0/Q    hdmi_out/encode_b/bias_2_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.382       
  15            2.671        flipflop_drainer/a0_1_s0/Q       hdmi_out/encode_g/shl18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.345       
  16            2.671        flipflop_drainer/a0_1_s0/Q       hdmi_out/encode_g/shr18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.345       
  17            2.719        flipflop_drainer/a0_0_s0/Q       flipflop_drainer/a0_1_s0/D            hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.297       
  18            2.719        flipflop_drainer/a0_0_s0/Q       flipflop_drainer/a0_3_s0/D            hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.297       
  19            2.784        hdmi_out/encode_r/tpa11_1_s0/Q   hdmi_out/encode_r/n99_s/D             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.232       
  20            2.861        flipflop_drainer/a0_0_s0/Q       flipflop_drainer/a0_2_s0/D            hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.155       
  21            2.869        hdmi_out/encode_b/bias_1_s0/Q    hdmi_out/encode_b/o_tmds_9_s0/D       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.147       
  22            2.926        flipflop_drainer/a0_2_s0/Q       hdmi_out/encode_r/tmds_pos18_2_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.090       
  23            2.926        flipflop_drainer/a0_2_s0/Q       hdmi_out/encode_r/tmds_pos18_3_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.090       
  24            2.927        flipflop_drainer/a0_1_s0/Q       hdmi_out/encode_g/tmds_pos18_7_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.089       
  25            2.928        flipflop_drainer/a0_1_s0/Q       hdmi_out/encode_g/tmds_pos18_6_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.088       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack             From Node                           To Node                                From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================ ==================================== =========================================== =========================================== ========== ============ ============ 
  1             0.556        hdmi_out/encode_b/rst0_s0/Q      hdmi_out/encode_b/den1_s0/RESET      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  2             0.556        hdmi_out/encode_b/rst0_s0/Q      hdmi_out/encode_b/ctl1_1_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  3             0.557        hdmi_out/encode_r/dat3_3_s0/Q    hdmi_out/encode_r/par4_1_s0/SET      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.572       
  4             0.562        hdmi_out/encode_g/dat3_3_s0/Q    hdmi_out/encode_g/par4_1_s0/SET      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  5             0.708        hdmi_out/encode_b/par9_s8/Q      hdmi_out/encode_b/par9_s8/D          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  6             0.710        hdmi_out/encode_b/dat3_7_s6/Q    hdmi_out/encode_b/dat3_7_s6/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  7             0.710        flipflop_drainer/a0_3_s0/Q       flipflop_drainer/a0_3_s0/D           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  8             0.710        ds/y_0_s0/Q                      ds/y_0_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  9             0.710        ds/x_0_s0/Q                      ds/x_0_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  10            0.716        flipflop_drainer/a0_1_s0/Q       flipflop_drainer/a0_1_s0/D           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.716       
  11            0.731        ds/y_3_s0/Q                      ds/y_3_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  12            0.731        ds/y_9_s0/Q                      ds/y_9_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  13            0.731        ds/x_3_s0/Q                      ds/x_3_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  14            0.732        ds/y_7_s0/Q                      ds/y_7_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.732       
  15            0.732        ds/x_7_s0/Q                      ds/x_7_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.732       
  16            0.732        ds/x_9_s0/Q                      ds/x_9_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.732       
  17            0.820        hdmi_out/encode_r/enc10_1_s0/Q   hdmi_out/encode_r/tpb11_1_s0/RESET   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.835       
  18            0.820        hdmi_out/encode_g/enc10_1_s0/Q   hdmi_out/encode_g/tpb11_1_s0/RESET   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.835       
  19            0.820        hdmi_out/encode_g/dat3_3_s0/Q    hdmi_out/encode_g/par4_3_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.835       
  20            0.820        hdmi_out/encode_b/enc10_7_s0/Q   hdmi_out/encode_b/enc11_0_s8/DI[3]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.835       
  21            0.820        hdmi_out/encode_b/enc10_1_s0/Q   hdmi_out/encode_b/tpb11_1_s0/RESET   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.835       
  22            0.820        hdmi_out/encode_b/enc10_3_s0/Q   hdmi_out/encode_b/tpb11_3_s0/RESET   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.835       
  23            0.820        hdmi_out/encode_b/rst0_s0/Q      hdmi_out/encode_b/ctl1_0_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.835       
  24            0.821        hdmi_out/encode_r/dat3_3_s0/Q    hdmi_out/encode_r/par4_3_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.836       
  25            0.821        hdmi_out/encode_b/dat4_4_s0/Q    hdmi_out/encode_b/par5_4_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.836       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
Nothing to report!
3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
Nothing to report!
3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                              Objects              
 ======== ======= ============== ================ ================= ======================================= ================================ 
  1        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_11_s0                      
  2        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_9_s0                       
  3        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_5_s0                       
  4        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/y_10_s0                      
  5        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/o_x_7_s0                     
  6        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   flipflop_drainer/o_color_19_s0  
  7        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   flipflop_drainer/a11_3_s0       
  8        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   flipflop_drainer/a43_3_s0       
  9        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   flipflop_drainer/a107_3_s0      
  10       3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   flipflop_drainer/a235_3_s0      

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.005
Data Arrival Time : 9.583
Data Required Time: 9.588
From              : a0_0_s0
To                : not_den18_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============== =========================================== 
  0.000   0.000                                       active clock edge time                     
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk      
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                      
  0.572   0.242   tNET   RR   1        R9C38[0][A]    flipflop_drainer/a0_0_s0/CLK               
  1.030   0.458   tC2Q   RF   32       R9C38[0][A]    flipflop_drainer/a0_0_s0/Q                 
  7.559   6.529   tNET   FF   1        R24C39         hdmi_out/encode_r/den2_s10/AD[0](chk_dup)  
  7.818   0.259   tINS   FF   1        R24C39         hdmi_out/encode_r/den2_s10/DO              
  8.957   1.139   tNET   FF   1        R18C39[0][A]   hdmi_out/encode_b/n53_s2/I0                
  9.583   0.626   tINS   FF   1        R18C39[0][A]   hdmi_out/encode_b/n53_s2/F                 
  9.583   0.000   tNET   FF   1        R18C39[0][A]   hdmi_out/encode_b/not_den18_s0/D           

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R18C39[0][A]   hdmi_out/encode_b/not_den18_s0/CLK     
  9.588   -0.400   tSu         1        R18C39[0][A]   hdmi_out/encode_b/not_den18_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 0.885 9.823%, 
                    route: 7.668 85.091%, 
                    tC2Q: 0.458 5.086%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path2						
Path Summary:
Slack             : 1.330
Data Arrival Time : 8.258
Data Required Time: 9.588
From              : a0_0_s0
To                : shl18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C38[0][A]    flipflop_drainer/a0_0_s0/CLK           
  1.030   0.458   tC2Q   RF   32       R9C38[0][A]    flipflop_drainer/a0_0_s0/Q             
  3.021   1.990   tNET   FF   4        R5C38          hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  3.280   0.259   tINS   FF   8        R5C38          hdmi_out/encode_b/dat3_7_s8/DO[1]      
  5.719   2.439   tNET   FF   1        R16C41[3][A]   hdmi_out/encode_b/n104_s2/I2           
  6.818   1.099   tINS   FF   3        R16C41[3][A]   hdmi_out/encode_b/n104_s2/F            
  7.632   0.814   tNET   FF   1        R16C38[0][A]   hdmi_out/encode_b/n132_s0/I1           
  8.258   0.626   tINS   FF   1        R16C38[0][A]   hdmi_out/encode_b/n132_s0/F            
  8.258   0.000   tNET   FF   1        R16C38[0][A]   hdmi_out/encode_b/shl18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R16C38[0][A]   hdmi_out/encode_b/shl18_3_s0/CLK       
  9.588   -0.400   tSu         1        R16C38[0][A]   hdmi_out/encode_b/shl18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.984 25.815%, 
                    route: 5.244 68.222%, 
                    tC2Q: 0.458 5.963%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path3						
Path Summary:
Slack             : 1.330
Data Arrival Time : 8.258
Data Required Time: 9.588
From              : a0_0_s0
To                : shr18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C38[0][A]    flipflop_drainer/a0_0_s0/CLK           
  1.030   0.458   tC2Q   RF   32       R9C38[0][A]    flipflop_drainer/a0_0_s0/Q             
  3.021   1.990   tNET   FF   4        R5C38          hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  3.280   0.259   tINS   FF   8        R5C38          hdmi_out/encode_b/dat3_7_s8/DO[1]      
  5.719   2.439   tNET   FF   1        R16C41[3][A]   hdmi_out/encode_b/n104_s2/I2           
  6.818   1.099   tINS   FF   3        R16C41[3][A]   hdmi_out/encode_b/n104_s2/F            
  7.632   0.814   tNET   FF   1        R16C38[0][B]   hdmi_out/encode_b/n123_s0/I1           
  8.258   0.626   tINS   FF   1        R16C38[0][B]   hdmi_out/encode_b/n123_s0/F            
  8.258   0.000   tNET   FF   1        R16C38[0][B]   hdmi_out/encode_b/shr18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R16C38[0][B]   hdmi_out/encode_b/shr18_3_s0/CLK       
  9.588   -0.400   tSu         1        R16C38[0][B]   hdmi_out/encode_b/shr18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.984 25.815%, 
                    route: 5.244 68.222%, 
                    tC2Q: 0.458 5.963%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path4						
Path Summary:
Slack             : 1.356
Data Arrival Time : 8.233
Data Required Time: 9.588
From              : a0_0_s0
To                : inv18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C38[0][A]    flipflop_drainer/a0_0_s0/CLK           
  1.030   0.458   tC2Q   RF   32       R9C38[0][A]    flipflop_drainer/a0_0_s0/Q             
  3.021   1.990   tNET   FF   4        R5C38          hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  3.280   0.259   tINS   FF   8        R5C38          hdmi_out/encode_b/dat3_7_s8/DO[1]      
  5.719   2.439   tNET   FF   1        R16C41[3][A]   hdmi_out/encode_b/n104_s2/I2           
  6.780   1.061   tINS   FR   3        R16C41[3][A]   hdmi_out/encode_b/n104_s2/F            
  7.201   0.421   tNET   RR   1        R17C41[2][B]   hdmi_out/encode_b/n114_s0/I0           
  8.233   1.032   tINS   RF   1        R17C41[2][B]   hdmi_out/encode_b/n114_s0/F            
  8.233   0.000   tNET   FF   1        R17C41[2][B]   hdmi_out/encode_b/inv18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R17C41[2][B]   hdmi_out/encode_b/inv18_3_s0/CLK       
  9.588   -0.400   tSu         1        R17C41[2][B]   hdmi_out/encode_b/inv18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.352 30.705%, 
                    route: 4.850 63.312%, 
                    tC2Q: 0.458 5.983%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path5						
Path Summary:
Slack             : 1.500
Data Arrival Time : 8.445
Data Required Time: 9.945
From              : o_x_5_s0
To                : active_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R6C17[2][B]   ds/o_x_5_s0/CLK                        
  1.030   0.458   tC2Q   RF   3        R6C17[2][B]   ds/o_x_5_s0/Q                          
  1.523   0.493   tNET   FF   1        R6C19[3][B]   flipflop_drainer/active_s5/I0          
  2.555   1.032   tINS   FF   1        R6C19[3][B]   flipflop_drainer/active_s5/F           
  4.493   1.938   tNET   FF   1        R6C6[2][A]    flipflop_drainer/active_s3/I2          
  5.315   0.822   tINS   FF   1        R6C6[2][A]    flipflop_drainer/active_s3/F           
  6.939   1.624   tNET   FF   1        R12C4[3][A]   flipflop_drainer/active_s6/I3          
  7.741   0.802   tINS   FR   1        R12C4[3][A]   flipflop_drainer/active_s6/F           
  8.445   0.704   tNET   RR   1        R12C3[0][A]   flipflop_drainer/active_s0/RESET       

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R12C3[0][A]   flipflop_drainer/active_s0/CLK         
  9.945   -0.043   tSu         1        R12C3[0][A]   flipflop_drainer/active_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.656 33.737%, 
                    route: 4.758 60.441%, 
                    tC2Q: 0.458 5.822%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path6						
Path Summary:
Slack             : 1.560
Data Arrival Time : 8.028
Data Required Time: 9.588
From              : a0_1_s0
To                : shr18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/CLK           
  1.030   0.458   tC2Q   RF   19       R25C35[0][A]   flipflop_drainer/a0_1_s0/Q             
  3.688   2.657   tNET   FF   4        R14C41         hdmi_out/encode_b/tpa12_0_s7/RAD[1]    
  3.947   0.259   tINS   FF   11       R14C41         hdmi_out/encode_b/tpa12_0_s7/DO[2]     
  5.286   1.339   tNET   FF   1        R21C40[3][A]   hdmi_out/encode_r/n104_s2/I1           
  6.385   1.099   tINS   FF   3        R21C40[3][A]   hdmi_out/encode_r/n104_s2/F            
  7.206   0.821   tNET   FF   1        R22C41[1][B]   hdmi_out/encode_r/n123_s0/I1           
  8.028   0.822   tINS   FF   1        R22C41[1][B]   hdmi_out/encode_r/n123_s0/F            
  8.028   0.000   tNET   FF   1        R22C41[1][B]   hdmi_out/encode_r/shr18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R22C41[1][B]   hdmi_out/encode_r/shr18_3_s0/CLK       
  9.588   -0.400   tSu         1        R22C41[1][B]   hdmi_out/encode_r/shr18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.180 29.239%, 
                    route: 4.818 64.614%, 
                    tC2Q: 0.458 6.147%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path7						
Path Summary:
Slack             : 2.190
Data Arrival Time : 7.398
Data Required Time: 9.588
From              : a0_1_s0
To                : inv18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/CLK           
  1.030   0.458   tC2Q   RF   19       R25C35[0][A]   flipflop_drainer/a0_1_s0/Q             
  3.688   2.657   tNET   FF   4        R14C41         hdmi_out/encode_b/tpa12_0_s7/RAD[1]    
  3.947   0.259   tINS   FF   11       R14C41         hdmi_out/encode_b/tpa12_0_s7/DO[2]     
  5.286   1.339   tNET   FF   1        R21C40[3][A]   hdmi_out/encode_r/n104_s2/I1           
  6.347   1.061   tINS   FR   3        R21C40[3][A]   hdmi_out/encode_r/n104_s2/F            
  6.772   0.425   tNET   RR   1        R21C41[1][A]   hdmi_out/encode_r/n114_s0/I0           
  7.398   0.626   tINS   RF   1        R21C41[1][A]   hdmi_out/encode_r/n114_s0/F            
  7.398   0.000   tNET   FF   1        R21C41[1][A]   hdmi_out/encode_r/inv18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R21C41[1][A]   hdmi_out/encode_r/inv18_3_s0/CLK       
  9.588   -0.400   tSu         1        R21C41[1][A]   hdmi_out/encode_r/inv18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.946 28.512%, 
                    route: 4.421 64.774%, 
                    tC2Q: 0.458 6.715%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path8						
Path Summary:
Slack             : 2.303
Data Arrival Time : 7.285
Data Required Time: 9.588
From              : a0_1_s0
To                : inv18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/CLK           
  1.030   0.458   tC2Q   RF   19       R25C35[0][A]   flipflop_drainer/a0_1_s0/Q             
  3.688   2.657   tNET   FF   4        R14C41         hdmi_out/encode_b/tpa12_0_s7/RAD[1]    
  3.947   0.259   tINS   FF   11       R14C41         hdmi_out/encode_b/tpa12_0_s7/DO[1]     
  4.980   1.033   tNET   FF   1        R5C41[3][A]    hdmi_out/encode_g/n104_s2/I1           
  6.041   1.061   tINS   FR   3        R5C41[3][A]    hdmi_out/encode_g/n104_s2/F            
  6.463   0.423   tNET   RR   1        R6C41[2][A]    hdmi_out/encode_g/n114_s0/I0           
  7.285   0.822   tINS   RF   1        R6C41[2][A]    hdmi_out/encode_g/n114_s0/F            
  7.285   0.000   tNET   FF   1        R6C41[2][A]    hdmi_out/encode_g/inv18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R6C41[2][A]   hdmi_out/encode_g/inv18_3_s0/CLK       
  9.588   -0.400   tSu         1        R6C41[2][A]   hdmi_out/encode_g/inv18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.142 31.910%, 
                    route: 4.113 61.263%, 
                    tC2Q: 0.458 6.827%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path9						
Path Summary:
Slack             : 2.370
Data Arrival Time : 7.218
Data Required Time: 9.588
From              : a0_1_s0
To                : shl18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/CLK           
  1.030   0.458   tC2Q   RF   19       R25C35[0][A]   flipflop_drainer/a0_1_s0/Q             
  3.688   2.657   tNET   FF   4        R14C41         hdmi_out/encode_b/tpa12_0_s7/RAD[1]    
  3.947   0.259   tINS   FF   11       R14C41         hdmi_out/encode_b/tpa12_0_s7/DO[2]     
  5.286   1.339   tNET   FF   1        R21C40[3][A]   hdmi_out/encode_r/n104_s2/I1           
  6.385   1.099   tINS   FF   3        R21C40[3][A]   hdmi_out/encode_r/n104_s2/F            
  6.396   0.011   tNET   FF   1        R21C40[2][B]   hdmi_out/encode_r/n132_s0/I1           
  7.218   0.822   tINS   FF   1        R21C40[2][B]   hdmi_out/encode_r/n132_s0/F            
  7.218   0.000   tNET   FF   1        R21C40[2][B]   hdmi_out/encode_r/shl18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R21C40[2][B]   hdmi_out/encode_r/shl18_3_s0/CLK       
  9.588   -0.400   tSu         1        R21C40[2][B]   hdmi_out/encode_r/shl18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.180 32.804%, 
                    route: 4.008 60.300%, 
                    tC2Q: 0.458 6.896%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path10						
Path Summary:
Slack             : 2.386
Data Arrival Time : 7.559
Data Required Time: 9.945
From              : a0_0_s0
To                : den2_s10
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C38[0][A]   flipflop_drainer/a0_0_s0/CLK           
  1.030   0.458   tC2Q   RF   32       R9C38[0][A]   flipflop_drainer/a0_0_s0/Q             
  7.559   6.529   tNET   FF   1        R24C39        hdmi_out/encode_r/den2_s10/AD[0]       

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======== ====== ==== ======== ============ ======================================= 
  9.416   9.416                                      active clock edge time                 
  9.416   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R24C39       hdmi_out/encode_r/den2_s10/CLK         
  9.945   -0.043   tSu         1        R24C39       hdmi_out/encode_r/den2_s10             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 6.529 93.440%, 
                    tC2Q: 0.458 6.560%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path11						
Path Summary:
Slack             : 2.398
Data Arrival Time : 7.190
Data Required Time: 9.588
From              : bias_0_s0
To                : bias_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R6C42[0][A]   hdmi_out/encode_g/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R6C42[0][A]   hdmi_out/encode_g/bias_0_s0/Q          
  2.330   1.300   tNET   FF   2        R7C41[0][A]   hdmi_out/encode_g/n178_s/I0            
  3.288   0.958   tINS   FF   1        R7C41[0][A]   hdmi_out/encode_g/n178_s/COUT          
  3.288   0.000   tNET   FF   2        R7C41[0][B]   hdmi_out/encode_g/n177_s/CIN           
  3.851   0.563   tINS   FF   1        R7C41[0][B]   hdmi_out/encode_g/n177_s/SUM           
  4.656   0.804   tNET   FF   1        R6C42[3][A]   hdmi_out/encode_g/n210_s2/I1           
  5.755   1.099   tINS   FF   1        R6C42[3][A]   hdmi_out/encode_g/n210_s2/F            
  6.091   0.336   tNET   FF   1        R6C42[0][B]   hdmi_out/encode_g/n210_s3/I0           
  7.190   1.099   tINS   FF   1        R6C42[0][B]   hdmi_out/encode_g/n210_s3/F            
  7.190   0.000   tNET   FF   1        R6C42[0][B]   hdmi_out/encode_g/bias_1_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R6C42[0][B]   hdmi_out/encode_g/bias_1_s0/CLK        
  9.588   -0.400   tSu         1        R6C42[0][B]   hdmi_out/encode_g/bias_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.719 56.197%, 
                    route: 2.440 36.877%, 
                    tC2Q: 0.458 6.926%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path12						
Path Summary:
Slack             : 2.570
Data Arrival Time : 7.019
Data Required Time: 9.588
From              : tpa11_1_s0
To                : n98_s
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R24C38[0][B]   hdmi_out/encode_r/tpa11_1_s0/CLK       
  1.030   0.458   tC2Q   RF   3        R24C38[0][B]   hdmi_out/encode_r/tpa11_1_s0/Q         
  2.492   1.461   tNET   FF   1        R20C41[3][B]   hdmi_out/encode_r/n98_s3/I1            
  3.553   1.061   tINS   FR   2        R20C41[3][B]   hdmi_out/encode_r/n98_s3/F             
  3.975   0.423   tNET   RR   1        R20C40[3][A]   hdmi_out/encode_r/n99_s5/I3            
  5.074   1.099   tINS   RF   1        R20C40[3][A]   hdmi_out/encode_r/n99_s5/F             
  5.411   0.336   tNET   FF   2        R20C40[1][A]   hdmi_out/encode_r/n99_s1/I0            
  6.456   1.045   tINS   FF   1        R20C40[1][A]   hdmi_out/encode_r/n99_s1/COUT          
  6.456   0.000   tNET   FF   2        R20C40[1][B]   hdmi_out/encode_r/n98_s1/CIN           
  7.019   0.563   tINS   FF   1        R20C40[1][B]   hdmi_out/encode_r/n98_s1/SUM           
  7.019   0.000   tNET   FF   1        R20C40[1][B]   hdmi_out/encode_r/n98_s/D              

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R20C40[1][B]   hdmi_out/encode_r/n98_s/CLK            
  9.588   -0.400   tSu         1        R20C40[1][B]   hdmi_out/encode_r/n98_s                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.768 58.449%, 
                    route: 2.220 34.442%, 
                    tC2Q: 0.458 7.110%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path13						
Path Summary:
Slack             : 2.575
Data Arrival Time : 7.013
Data Required Time: 9.588
From              : a0_2_s0
To                : tmds_pos18_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R25C35[0][B]   flipflop_drainer/a0_2_s0/CLK           
  1.030   0.458   tC2Q   RF   16       R25C35[0][B]   flipflop_drainer/a0_2_s0/Q             
  3.541   2.510   tNET   FF   4        R14C39         hdmi_out/encode_b/enc11_0_s9/RAD[2]    
  3.800   0.259   tINS   FF   3        R14C39         hdmi_out/encode_b/enc11_0_s9/DO[2]     
  5.914   2.114   tNET   FF   1        R4C42[1][A]    hdmi_out/encode_g/n154_s2/I0           
  7.013   1.099   tINS   FF   1        R4C42[1][A]    hdmi_out/encode_g/n154_s2/F            
  7.013   0.000   tNET   FF   1        R4C42[1][A]    hdmi_out/encode_g/tmds_pos18_2_s0/D    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R4C42[1][A]   hdmi_out/encode_g/tmds_pos18_2_s0/CLK  
  9.588   -0.400   tSu         1        R4C42[1][A]   hdmi_out/encode_g/tmds_pos18_2_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 21.086%, 
                    route: 4.625 71.798%, 
                    tC2Q: 0.458 7.116%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path14						
Path Summary:
Slack             : 2.634
Data Arrival Time : 6.954
Data Required Time: 9.588
From              : bias_0_s0
To                : bias_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C39[0][A]   hdmi_out/encode_b/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R13C39[0][A]   hdmi_out/encode_b/bias_0_s0/Q          
  2.327   1.296   tNET   FF   2        R16C40[0][A]   hdmi_out/encode_b/n183_s/I0            
  3.372   1.045   tINS   FF   1        R16C40[0][A]   hdmi_out/encode_b/n183_s/COUT          
  3.372   0.000   tNET   FF   2        R16C40[0][B]   hdmi_out/encode_b/n182_s/CIN           
  3.429   0.057   tINS   FF   1        R16C40[0][B]   hdmi_out/encode_b/n182_s/COUT          
  3.429   0.000   tNET   FF   2        R16C40[1][A]   hdmi_out/encode_b/n181_s/CIN           
  3.957   0.528   tINS   FR   1        R16C40[1][A]   hdmi_out/encode_b/n181_s/SUM           
  4.375   0.419   tNET   RR   1        R16C41[3][B]   hdmi_out/encode_b/n209_s3/I0           
  5.436   1.061   tINS   RR   1        R16C41[3][B]   hdmi_out/encode_b/n209_s3/F            
  5.855   0.419   tNET   RR   1        R16C42[1][B]   hdmi_out/encode_b/n209_s2/I0           
  6.954   1.099   tINS   RF   1        R16C42[1][B]   hdmi_out/encode_b/n209_s2/F            
  6.954   0.000   tNET   FF   1        R16C42[1][B]   hdmi_out/encode_b/bias_2_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R16C42[1][B]   hdmi_out/encode_b/bias_2_s0/CLK        
  9.588   -0.400   tSu         1        R16C42[1][B]   hdmi_out/encode_b/bias_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.790 59.383%, 
                    route: 2.134 33.436%, 
                    tC2Q: 0.458 7.181%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path15						
Path Summary:
Slack             : 2.671
Data Arrival Time : 6.917
Data Required Time: 9.588
From              : a0_1_s0
To                : shl18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/CLK           
  1.030   0.458   tC2Q   RF   19       R25C35[0][A]   flipflop_drainer/a0_1_s0/Q             
  3.688   2.657   tNET   FF   4        R14C41         hdmi_out/encode_b/tpa12_0_s7/RAD[1]    
  3.947   0.259   tINS   FF   11       R14C41         hdmi_out/encode_b/tpa12_0_s7/DO[1]     
  4.980   1.033   tNET   FF   1        R5C41[3][A]    hdmi_out/encode_g/n104_s2/I1           
  6.079   1.099   tINS   FF   3        R5C41[3][A]    hdmi_out/encode_g/n104_s2/F            
  6.095   0.016   tNET   FF   1        R5C41[2][A]    hdmi_out/encode_g/n132_s0/I1           
  6.917   0.822   tINS   FF   1        R5C41[2][A]    hdmi_out/encode_g/n132_s0/F            
  6.917   0.000   tNET   FF   1        R5C41[2][A]    hdmi_out/encode_g/shl18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R5C41[2][A]   hdmi_out/encode_g/shl18_3_s0/CLK       
  9.588   -0.400   tSu         1        R5C41[2][A]   hdmi_out/encode_g/shl18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.180 34.361%, 
                    route: 3.706 58.415%, 
                    tC2Q: 0.458 7.224%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path16						
Path Summary:
Slack             : 2.671
Data Arrival Time : 6.917
Data Required Time: 9.588
From              : a0_1_s0
To                : shr18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/CLK           
  1.030   0.458   tC2Q   RF   19       R25C35[0][A]   flipflop_drainer/a0_1_s0/Q             
  3.688   2.657   tNET   FF   4        R14C41         hdmi_out/encode_b/tpa12_0_s7/RAD[1]    
  3.947   0.259   tINS   FF   11       R14C41         hdmi_out/encode_b/tpa12_0_s7/DO[1]     
  4.980   1.033   tNET   FF   1        R5C41[3][A]    hdmi_out/encode_g/n104_s2/I1           
  6.079   1.099   tINS   FF   3        R5C41[3][A]    hdmi_out/encode_g/n104_s2/F            
  6.095   0.016   tNET   FF   1        R5C41[1][B]    hdmi_out/encode_g/n123_s0/I1           
  6.917   0.822   tINS   FF   1        R5C41[1][B]    hdmi_out/encode_g/n123_s0/F            
  6.917   0.000   tNET   FF   1        R5C41[1][B]    hdmi_out/encode_g/shr18_3_s0/D         

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R5C41[1][B]   hdmi_out/encode_g/shr18_3_s0/CLK       
  9.588   -0.400   tSu         1        R5C41[1][B]   hdmi_out/encode_g/shr18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.180 34.361%, 
                    route: 3.706 58.415%, 
                    tC2Q: 0.458 7.224%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path17						
Path Summary:
Slack             : 2.719
Data Arrival Time : 6.869
Data Required Time: 9.588
From              : a0_0_s0
To                : a0_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C38[0][A]    flipflop_drainer/a0_0_s0/CLK           
  1.030   0.458   tC2Q   RF   32       R9C38[0][A]    flipflop_drainer/a0_0_s0/Q             
  5.770   4.740   tNET   FF   1        R25C35[0][A]   hdmi_out/encode_r/den2_s12/I0          
  6.869   1.099   tINS   FF   1        R25C35[0][A]   hdmi_out/encode_r/den2_s12/F           
  6.869   0.000   tNET   FF   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/D             

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/CLK           
  9.588   -0.400   tSu         1        R25C35[0][A]   flipflop_drainer/a0_1_s0               

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.099 17.453%, 
                    route: 4.740 75.269%, 
                    tC2Q: 0.458 7.279%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path18						
Path Summary:
Slack             : 2.719
Data Arrival Time : 6.869
Data Required Time: 9.588
From              : a0_0_s0
To                : a0_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C38[0][A]    flipflop_drainer/a0_0_s0/CLK           
  1.030   0.458   tC2Q   RF   32       R9C38[0][A]    flipflop_drainer/a0_0_s0/Q             
  5.770   4.740   tNET   FF   1        R25C35[1][A]   hdmi_out/encode_r/den2_s14/I0          
  6.869   1.099   tINS   FF   1        R25C35[1][A]   hdmi_out/encode_r/den2_s14/F           
  6.869   0.000   tNET   FF   1        R25C35[1][A]   flipflop_drainer/a0_3_s0/D             

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R25C35[1][A]   flipflop_drainer/a0_3_s0/CLK           
  9.588   -0.400   tSu         1        R25C35[1][A]   flipflop_drainer/a0_3_s0               

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.099 17.453%, 
                    route: 4.740 75.269%, 
                    tC2Q: 0.458 7.279%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path19						
Path Summary:
Slack             : 2.784
Data Arrival Time : 6.804
Data Required Time: 9.588
From              : tpa11_1_s0
To                : n99_s
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R24C38[0][B]   hdmi_out/encode_r/tpa11_1_s0/CLK       
  1.030   0.458   tC2Q   RF   3        R24C38[0][B]   hdmi_out/encode_r/tpa11_1_s0/Q         
  2.492   1.461   tNET   FF   1        R20C41[3][A]   hdmi_out/encode_r/n100_s7/I1           
  3.553   1.061   tINS   FR   2        R20C41[3][A]   hdmi_out/encode_r/n100_s7/F            
  3.975   0.423   tNET   RR   1        R20C40[3][B]   hdmi_out/encode_r/n100_s6/I2           
  4.777   0.802   tINS   RR   1        R20C40[3][B]   hdmi_out/encode_r/n100_s6/F            
  5.196   0.419   tNET   RR   2        R20C40[0][B]   hdmi_out/encode_r/n100_s1/I0           
  6.241   1.045   tINS   RF   1        R20C40[0][B]   hdmi_out/encode_r/n100_s1/COUT         
  6.241   0.000   tNET   FF   2        R20C40[1][A]   hdmi_out/encode_r/n99_s1/CIN           
  6.804   0.563   tINS   FF   1        R20C40[1][A]   hdmi_out/encode_r/n99_s1/SUM           
  6.804   0.000   tNET   FF   1        R20C40[1][A]   hdmi_out/encode_r/n99_s/D              

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R20C40[1][A]   hdmi_out/encode_r/n99_s/CLK            
  9.588   -0.400   tSu         1        R20C40[1][A]   hdmi_out/encode_r/n99_s                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.471 55.694%, 
                    route: 2.303 36.952%, 
                    tC2Q: 0.458 7.354%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path20						
Path Summary:
Slack             : 2.861
Data Arrival Time : 6.727
Data Required Time: 9.588
From              : a0_0_s0
To                : a0_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C38[0][A]    flipflop_drainer/a0_0_s0/CLK           
  1.030   0.458   tC2Q   RF   32       R9C38[0][A]    flipflop_drainer/a0_0_s0/Q             
  6.101   5.071   tNET   FF   1        R25C35[0][B]   hdmi_out/encode_r/den2_s13/I0          
  6.727   0.626   tINS   FF   1        R25C35[0][B]   hdmi_out/encode_r/den2_s13/F           
  6.727   0.000   tNET   FF   1        R25C35[0][B]   flipflop_drainer/a0_2_s0/D             

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R25C35[0][B]   flipflop_drainer/a0_2_s0/CLK           
  9.588   -0.400   tSu         1        R25C35[0][B]   flipflop_drainer/a0_2_s0               

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 0.626 10.171%, 
                    route: 5.071 82.382%, 
                    tC2Q: 0.458 7.447%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path21						
Path Summary:
Slack             : 2.869
Data Arrival Time : 6.719
Data Required Time: 9.588
From              : bias_1_s0
To                : o_tmds_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R16C42[1][A]   hdmi_out/encode_b/bias_1_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R16C42[1][A]   hdmi_out/encode_b/bias_1_s0/Q          
  1.853   0.822   tNET   FF   1        R16C39[3][A]   hdmi_out/encode_b/n208_s3/I1           
  2.952   1.099   tINS   FF   6        R16C39[3][A]   hdmi_out/encode_b/n208_s3/F            
  3.784   0.832   tNET   FF   1        R15C40[3][B]   hdmi_out/encode_b/n212_s1/I3           
  4.816   1.032   tINS   FF   1        R15C40[3][B]   hdmi_out/encode_b/n212_s1/F            
  5.620   0.804   tNET   FF   1        R13C39[1][A]   hdmi_out/encode_b/n212_s0/I0           
  6.719   1.099   tINS   FF   1        R13C39[1][A]   hdmi_out/encode_b/n212_s0/F            
  6.719   0.000   tNET   FF   1        R13C39[1][A]   hdmi_out/encode_b/o_tmds_9_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R13C39[1][A]   hdmi_out/encode_b/o_tmds_9_s0/CLK      
  9.588   -0.400   tSu         1        R13C39[1][A]   hdmi_out/encode_b/o_tmds_9_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.230 52.544%, 
                    route: 2.459 40.000%, 
                    tC2Q: 0.458 7.456%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path22						
Path Summary:
Slack             : 2.926
Data Arrival Time : 6.662
Data Required Time: 9.588
From              : a0_2_s0
To                : tmds_pos18_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R25C35[0][B]   flipflop_drainer/a0_2_s0/CLK           
  1.030   0.458   tC2Q   RF   16       R25C35[0][B]   flipflop_drainer/a0_2_s0/Q             
  3.190   2.160   tNET   FF   4        R15C40         hdmi_out/encode_b/enc11_0_s11/RAD[2]   
  3.450   0.259   tINS   FF   3        R15C40         hdmi_out/encode_b/enc11_0_s11/DO[2]    
  5.563   2.114   tNET   FF   1        R21C43[1][B]   hdmi_out/encode_r/n154_s2/I0           
  6.662   1.099   tINS   FF   1        R21C43[1][B]   hdmi_out/encode_r/n154_s2/F            
  6.662   0.000   tNET   FF   1        R21C43[1][B]   hdmi_out/encode_r/tmds_pos18_2_s0/D    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R21C43[1][B]   hdmi_out/encode_r/tmds_pos18_2_s0/CLK  
  9.588   -0.400   tSu         1        R21C43[1][B]   hdmi_out/encode_r/tmds_pos18_2_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 22.301%, 
                    route: 4.274 70.174%, 
                    tC2Q: 0.458 7.526%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path23						
Path Summary:
Slack             : 2.926
Data Arrival Time : 6.662
Data Required Time: 9.588
From              : a0_2_s0
To                : tmds_pos18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R25C35[0][B]   flipflop_drainer/a0_2_s0/CLK           
  1.030   0.458   tC2Q   RF   16       R25C35[0][B]   flipflop_drainer/a0_2_s0/Q             
  3.190   2.160   tNET   FF   4        R15C40         hdmi_out/encode_b/enc11_0_s11/RAD[2]   
  3.450   0.259   tINS   FF   3        R15C40         hdmi_out/encode_b/enc11_0_s11/DO[3]    
  5.563   2.114   tNET   FF   1        R21C43[1][A]   hdmi_out/encode_r/n155_s2/I0           
  6.662   1.099   tINS   FF   1        R21C43[1][A]   hdmi_out/encode_r/n155_s2/F            
  6.662   0.000   tNET   FF   1        R21C43[1][A]   hdmi_out/encode_r/tmds_pos18_3_s0/D    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R21C43[1][A]   hdmi_out/encode_r/tmds_pos18_3_s0/CLK  
  9.588   -0.400   tSu         1        R21C43[1][A]   hdmi_out/encode_r/tmds_pos18_3_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 22.301%, 
                    route: 4.274 70.174%, 
                    tC2Q: 0.458 7.526%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path24						
Path Summary:
Slack             : 2.927
Data Arrival Time : 6.661
Data Required Time: 9.588
From              : a0_1_s0
To                : tmds_pos18_7_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/CLK           
  1.030   0.458   tC2Q   RF   19       R25C35[0][A]   flipflop_drainer/a0_1_s0/Q             
  3.524   2.494   tNET   FF   4        R14C40         hdmi_out/encode_b/enc11_0_s10/RAD[1]   
  3.783   0.259   tINS   FF   3        R14C40         hdmi_out/encode_b/enc11_0_s10/DO[3]    
  5.562   1.779   tNET   FF   1        R8C42[1][A]    hdmi_out/encode_g/n159_s2/I0           
  6.661   1.099   tINS   FF   1        R8C42[1][A]    hdmi_out/encode_g/n159_s2/F            
  6.661   0.000   tNET   FF   1        R8C42[1][A]    hdmi_out/encode_g/tmds_pos18_7_s0/D    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R8C42[1][A]   hdmi_out/encode_g/tmds_pos18_7_s0/CLK  
  9.588   -0.400   tSu         1        R8C42[1][A]   hdmi_out/encode_g/tmds_pos18_7_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 22.305%, 
                    route: 4.273 70.168%, 
                    tC2Q: 0.458 7.527%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path25						
Path Summary:
Slack             : 2.928
Data Arrival Time : 6.660
Data Required Time: 9.588
From              : a0_1_s0
To                : tmds_pos18_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/CLK           
  1.030   0.458   tC2Q   RF   19       R25C35[0][A]   flipflop_drainer/a0_1_s0/Q             
  3.524   2.494   tNET   FF   4        R14C40         hdmi_out/encode_b/enc11_0_s10/RAD[1]   
  3.783   0.259   tINS   FF   3        R14C40         hdmi_out/encode_b/enc11_0_s10/DO[2]    
  5.561   1.778   tNET   FF   1        R8C41[1][A]    hdmi_out/encode_g/n158_s2/I0           
  6.660   1.099   tINS   FF   1        R8C41[1][A]    hdmi_out/encode_g/n158_s2/F            
  6.660   0.000   tNET   FF   1        R8C41[1][A]    hdmi_out/encode_g/tmds_pos18_6_s0/D    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R8C41[1][A]   hdmi_out/encode_g/tmds_pos18_6_s0/CLK  
  9.588   -0.400   tSu         1        R8C41[1][A]   hdmi_out/encode_g/tmds_pos18_6_s0      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.358 22.309%, 
                    route: 4.272 70.163%, 
                    tC2Q: 0.458 7.528%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : rst0_s0
To                : den1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C41[1][A]   hdmi_out/encode_b/rst0_s0/CLK          
  0.846   0.333   tC2Q   RR   3        R13C41[1][A]   hdmi_out/encode_b/rst0_s0/Q            
  1.084   0.238   tNET   RR   1        R13C41[2][A]   hdmi_out/encode_b/den1_s0/RESET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C41[2][A]   hdmi_out/encode_b/den1_s0/CLK          
  0.528   0.015   tHld        1        R13C41[2][A]   hdmi_out/encode_b/den1_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path2						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : rst0_s0
To                : ctl1_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C41[1][A]   hdmi_out/encode_b/rst0_s0/CLK          
  0.846   0.333   tC2Q   RR   3        R13C41[1][A]   hdmi_out/encode_b/rst0_s0/Q            
  1.084   0.238   tNET   RR   1        R13C41[2][B]   hdmi_out/encode_b/ctl1_1_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C41[2][B]   hdmi_out/encode_b/ctl1_1_s0/CLK        
  0.528   0.015   tHld        1        R13C41[2][B]   hdmi_out/encode_b/ctl1_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path3						
Path Summary:
Slack             : 0.557
Data Arrival Time : 1.085
Data Required Time: 0.528
From              : dat3_3_s0
To                : par4_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R22C35[1][B]   hdmi_out/encode_r/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R22C35[1][B]   hdmi_out/encode_r/dat3_3_s0/Q          
  1.085   0.239   tNET   RR   1        R22C35[2][A]   hdmi_out/encode_r/par4_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R22C35[2][A]   hdmi_out/encode_r/par4_1_s0/CLK        
  0.528   0.015   tHld        1        R22C35[2][A]   hdmi_out/encode_r/par4_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path4						
Path Summary:
Slack             : 0.562
Data Arrival Time : 1.090
Data Required Time: 0.528
From              : dat3_3_s0
To                : par4_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C38[0][A]   hdmi_out/encode_g/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R8C38[0][A]   hdmi_out/encode_g/dat3_3_s0/Q          
  1.090   0.244   tNET   RR   1        R8C38[1][A]   hdmi_out/encode_g/par4_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C38[1][A]   hdmi_out/encode_g/par4_1_s0/CLK        
  0.528   0.015   tHld        1        R8C38[1][A]   hdmi_out/encode_g/par4_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.242%, 
                    tC2Q: 0.333 57.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path5						
Path Summary:
Slack             : 0.708
Data Arrival Time : 1.221
Data Required Time: 0.513
From              : par9_s8
To                : par9_s8
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R17C40[0][A]   hdmi_out/encode_b/par9_s8/CLK          
  0.846   0.333   tC2Q   RR   3        R17C40[0][A]   hdmi_out/encode_b/par9_s8/Q            
  0.849   0.002   tNET   RR   1        R17C40[0][A]   hdmi_out/encode_b/par9_s13/I3          
  1.221   0.372   tINS   RF   1        R17C40[0][A]   hdmi_out/encode_b/par9_s13/F           
  1.221   0.000   tNET   FF   1        R17C40[0][A]   hdmi_out/encode_b/par9_s8/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R17C40[0][A]   hdmi_out/encode_b/par9_s8/CLK          
  0.513   0.000   tHld        1        R17C40[0][A]   hdmi_out/encode_b/par9_s8              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path6						
Path Summary:
Slack             : 0.710
Data Arrival Time : 1.223
Data Required Time: 0.513
From              : dat3_7_s6
To                : dat3_7_s6
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R12C35[0][A]   hdmi_out/encode_b/dat3_7_s6/CLK        
  0.846   0.333   tC2Q   RR   7        R12C35[0][A]   hdmi_out/encode_b/dat3_7_s6/Q          
  0.851   0.005   tNET   RR   1        R12C35[0][A]   hdmi_out/encode_b/dat3_7_s14/I2        
  1.223   0.372   tINS   RF   1        R12C35[0][A]   hdmi_out/encode_b/dat3_7_s14/F         
  1.223   0.000   tNET   FF   1        R12C35[0][A]   hdmi_out/encode_b/dat3_7_s6/D          

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R12C35[0][A]   hdmi_out/encode_b/dat3_7_s6/CLK        
  0.513   0.000   tHld        1        R12C35[0][A]   hdmi_out/encode_b/dat3_7_s6            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path7						
Path Summary:
Slack             : 0.710
Data Arrival Time : 1.223
Data Required Time: 0.513
From              : a0_3_s0
To                : a0_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R25C35[1][A]   flipflop_drainer/a0_3_s0/CLK           
  0.846   0.333   tC2Q   RR   6        R25C35[1][A]   flipflop_drainer/a0_3_s0/Q             
  0.851   0.005   tNET   RR   1        R25C35[1][A]   hdmi_out/encode_r/den2_s14/I3          
  1.223   0.372   tINS   RF   1        R25C35[1][A]   hdmi_out/encode_r/den2_s14/F           
  1.223   0.000   tNET   FF   1        R25C35[1][A]   flipflop_drainer/a0_3_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R25C35[1][A]   flipflop_drainer/a0_3_s0/CLK           
  0.513   0.000   tHld        1        R25C35[1][A]   flipflop_drainer/a0_3_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path8						
Path Summary:
Slack             : 0.710
Data Arrival Time : 1.223
Data Required Time: 0.513
From              : y_0_s0
To                : y_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C18[1][A]   ds/y_0_s0/CLK                          
  0.846   0.333   tC2Q   RR   5        R6C18[1][A]   ds/y_0_s0/Q                            
  0.851   0.005   tNET   RR   1        R6C18[1][A]   ds/n76_s2/I0                           
  1.223   0.372   tINS   RF   1        R6C18[1][A]   ds/n76_s2/F                            
  1.223   0.000   tNET   FF   1        R6C18[1][A]   ds/y_0_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C18[1][A]   ds/y_0_s0/CLK                          
  0.513   0.000   tHld        1        R6C18[1][A]   ds/y_0_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path9						
Path Summary:
Slack             : 0.710
Data Arrival Time : 1.223
Data Required Time: 0.513
From              : x_0_s0
To                : x_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C21[1][A]   ds/x_0_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R4C21[1][A]   ds/x_0_s0/Q                            
  0.851   0.005   tNET   RR   1        R4C21[1][A]   ds/n28_s2/I0                           
  1.223   0.372   tINS   RF   1        R4C21[1][A]   ds/n28_s2/F                            
  1.223   0.000   tNET   FF   1        R4C21[1][A]   ds/x_0_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C21[1][A]   ds/x_0_s0/CLK                          
  0.513   0.000   tHld        1        R4C21[1][A]   ds/x_0_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path10						
Path Summary:
Slack             : 0.716
Data Arrival Time : 1.229
Data Required Time: 0.513
From              : a0_1_s0
To                : a0_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/CLK           
  0.846   0.333   tC2Q   RR   19       R25C35[0][A]   flipflop_drainer/a0_1_s0/Q             
  0.857   0.011   tNET   RR   1        R25C35[0][A]   hdmi_out/encode_r/den2_s12/I1          
  1.229   0.372   tINS   RF   1        R25C35[0][A]   hdmi_out/encode_r/den2_s12/F           
  1.229   0.000   tNET   FF   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R25C35[0][A]   flipflop_drainer/a0_1_s0/CLK           
  0.513   0.000   tHld        1        R25C35[0][A]   flipflop_drainer/a0_1_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 51.958%, 
                    route: 0.011 1.484%, 
                    tC2Q: 0.333 46.558%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path11						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : y_3_s0
To                : y_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C18[1][A]   ds/y_3_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R5C18[1][A]   ds/y_3_s0/Q                            
  0.850   0.004   tNET   RR   2        R5C18[1][A]   ds/n73_s/I1                            
  1.244   0.394   tINS   RF   1        R5C18[1][A]   ds/n73_s/SUM                           
  1.244   0.000   tNET   FF   1        R5C18[1][A]   ds/y_3_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C18[1][A]   ds/y_3_s0/CLK                          
  0.513   0.000   tHld        1        R5C18[1][A]   ds/y_3_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path12						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : y_9_s0
To                : y_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C19[1][A]   ds/y_9_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R5C19[1][A]   ds/y_9_s0/Q                            
  0.850   0.004   tNET   RR   2        R5C19[1][A]   ds/n67_s/I1                            
  1.244   0.394   tINS   RF   1        R5C19[1][A]   ds/n67_s/SUM                           
  1.244   0.000   tNET   FF   1        R5C19[1][A]   ds/y_9_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C19[1][A]   ds/y_9_s0/CLK                          
  0.513   0.000   tHld        1        R5C19[1][A]   ds/y_9_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path13						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : x_3_s0
To                : x_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C18[1][A]   ds/x_3_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R4C18[1][A]   ds/x_3_s0/Q                            
  0.850   0.004   tNET   RR   2        R4C18[1][A]   ds/n25_s/I1                            
  1.244   0.394   tINS   RF   1        R4C18[1][A]   ds/n25_s/SUM                           
  1.244   0.000   tNET   FF   1        R4C18[1][A]   ds/x_3_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C18[1][A]   ds/x_3_s0/CLK                          
  0.513   0.000   tHld        1        R4C18[1][A]   ds/x_3_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path14						
Path Summary:
Slack             : 0.732
Data Arrival Time : 1.245
Data Required Time: 0.513
From              : y_7_s0
To                : y_7_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C19[0][A]   ds/y_7_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R5C19[0][A]   ds/y_7_s0/Q                            
  0.851   0.005   tNET   RR   2        R5C19[0][A]   ds/n69_s/I1                            
  1.245   0.394   tINS   RF   1        R5C19[0][A]   ds/n69_s/SUM                           
  1.245   0.000   tNET   FF   1        R5C19[0][A]   ds/y_7_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C19[0][A]   ds/y_7_s0/CLK                          
  0.513   0.000   tHld        1        R5C19[0][A]   ds/y_7_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.821%, 
                    route: 0.005 0.645%, 
                    tC2Q: 0.333 45.534%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path15						
Path Summary:
Slack             : 0.732
Data Arrival Time : 1.245
Data Required Time: 0.513
From              : x_7_s0
To                : x_7_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C19[0][A]   ds/x_7_s0/CLK                          
  0.846   0.333   tC2Q   RR   5        R4C19[0][A]   ds/x_7_s0/Q                            
  0.851   0.005   tNET   RR   2        R4C19[0][A]   ds/n21_s/I1                            
  1.245   0.394   tINS   RF   1        R4C19[0][A]   ds/n21_s/SUM                           
  1.245   0.000   tNET   FF   1        R4C19[0][A]   ds/x_7_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C19[0][A]   ds/x_7_s0/CLK                          
  0.513   0.000   tHld        1        R4C19[0][A]   ds/x_7_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.821%, 
                    route: 0.005 0.645%, 
                    tC2Q: 0.333 45.534%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path16						
Path Summary:
Slack             : 0.732
Data Arrival Time : 1.245
Data Required Time: 0.513
From              : x_9_s0
To                : x_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C19[1][A]   ds/x_9_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R4C19[1][A]   ds/x_9_s0/Q                            
  0.851   0.005   tNET   RR   2        R4C19[1][A]   ds/n19_s/I1                            
  1.245   0.394   tINS   RF   1        R4C19[1][A]   ds/n19_s/SUM                           
  1.245   0.000   tNET   FF   1        R4C19[1][A]   ds/x_9_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C19[1][A]   ds/x_9_s0/CLK                          
  0.513   0.000   tHld        1        R4C19[1][A]   ds/x_9_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.821%, 
                    route: 0.005 0.645%, 
                    tC2Q: 0.333 45.534%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path17						
Path Summary:
Slack             : 0.820
Data Arrival Time : 1.348
Data Required Time: 0.528
From              : enc10_1_s0
To                : tpb11_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R21C39[1][A]   hdmi_out/encode_r/enc10_1_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R21C39[1][A]   hdmi_out/encode_r/enc10_1_s0/Q         
  1.348   0.501   tNET   RR   1        R20C39[2][A]   hdmi_out/encode_r/tpb11_1_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R20C39[2][A]   hdmi_out/encode_r/tpb11_1_s0/CLK       
  0.528   0.015   tHld        1        R20C39[2][A]   hdmi_out/encode_r/tpb11_1_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.501 60.063%, 
                    tC2Q: 0.333 39.937%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path18						
Path Summary:
Slack             : 0.820
Data Arrival Time : 1.348
Data Required Time: 0.528
From              : enc10_1_s0
To                : tpb11_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C38[0][A]   hdmi_out/encode_g/enc10_1_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R7C38[0][A]   hdmi_out/encode_g/enc10_1_s0/Q         
  1.348   0.501   tNET   RR   1        R7C39[2][A]   hdmi_out/encode_g/tpb11_1_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C39[2][A]   hdmi_out/encode_g/tpb11_1_s0/CLK       
  0.528   0.015   tHld        1        R7C39[2][A]   hdmi_out/encode_g/tpb11_1_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.501 60.063%, 
                    tC2Q: 0.333 39.937%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path19						
Path Summary:
Slack             : 0.820
Data Arrival Time : 1.348
Data Required Time: 0.528
From              : dat3_3_s0
To                : par4_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C38[0][A]   hdmi_out/encode_g/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R8C38[0][A]   hdmi_out/encode_g/dat3_3_s0/Q          
  1.348   0.501   tNET   RR   1        R9C38[2][A]   hdmi_out/encode_g/par4_3_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C38[2][A]   hdmi_out/encode_g/par4_3_s0/CLK        
  0.528   0.015   tHld        1        R9C38[2][A]   hdmi_out/encode_g/par4_3_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.501 60.063%, 
                    tC2Q: 0.333 39.937%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path20						
Path Summary:
Slack             : 0.820
Data Arrival Time : 1.348
Data Required Time: 0.528
From              : enc10_7_s0
To                : enc11_0_s8
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R12C38[0][A]   hdmi_out/encode_b/enc10_7_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R12C38[0][A]   hdmi_out/encode_b/enc10_7_s0/Q         
  1.348   0.501   tNET   RR   1        R14C38         hdmi_out/encode_b/enc11_0_s8/DI[3]     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R14C38       hdmi_out/encode_b/enc11_0_s8/CLK       
  0.528   0.015   tHld        1        R14C38       hdmi_out/encode_b/enc11_0_s8           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.501 60.063%, 
                    tC2Q: 0.333 39.937%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path21						
Path Summary:
Slack             : 0.820
Data Arrival Time : 1.348
Data Required Time: 0.528
From              : enc10_1_s0
To                : tpb11_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C42[1][A]   hdmi_out/encode_b/enc10_1_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R11C42[1][A]   hdmi_out/encode_b/enc10_1_s0/Q         
  1.348   0.501   tNET   RR   1        R12C42[2][A]   hdmi_out/encode_b/tpb11_1_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R12C42[2][A]   hdmi_out/encode_b/tpb11_1_s0/CLK       
  0.528   0.015   tHld        1        R12C42[2][A]   hdmi_out/encode_b/tpb11_1_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.501 60.063%, 
                    tC2Q: 0.333 39.937%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path22						
Path Summary:
Slack             : 0.820
Data Arrival Time : 1.348
Data Required Time: 0.528
From              : enc10_3_s0
To                : tpb11_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C38[1][A]   hdmi_out/encode_b/enc10_3_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R13C38[1][A]   hdmi_out/encode_b/enc10_3_s0/Q         
  1.348   0.501   tNET   RR   1        R12C38[1][A]   hdmi_out/encode_b/tpb11_3_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R12C38[1][A]   hdmi_out/encode_b/tpb11_3_s0/CLK       
  0.528   0.015   tHld        1        R12C38[1][A]   hdmi_out/encode_b/tpb11_3_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.501 60.063%, 
                    tC2Q: 0.333 39.937%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path23						
Path Summary:
Slack             : 0.820
Data Arrival Time : 1.348
Data Required Time: 0.528
From              : rst0_s0
To                : ctl1_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C41[1][A]   hdmi_out/encode_b/rst0_s0/CLK          
  0.846   0.333   tC2Q   RR   3        R13C41[1][A]   hdmi_out/encode_b/rst0_s0/Q            
  1.348   0.501   tNET   RR   1        R13C40[2][A]   hdmi_out/encode_b/ctl1_0_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C40[2][A]   hdmi_out/encode_b/ctl1_0_s0/CLK        
  0.528   0.015   tHld        1        R13C40[2][A]   hdmi_out/encode_b/ctl1_0_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.501 60.063%, 
                    tC2Q: 0.333 39.937%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path24						
Path Summary:
Slack             : 0.821
Data Arrival Time : 1.349
Data Required Time: 0.528
From              : dat3_3_s0
To                : par4_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R22C35[1][B]   hdmi_out/encode_r/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R22C35[1][B]   hdmi_out/encode_r/dat3_3_s0/Q          
  1.349   0.503   tNET   RR   1        R21C35[2][A]   hdmi_out/encode_r/par4_3_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R21C35[2][A]   hdmi_out/encode_r/par4_3_s0/CLK        
  0.528   0.015   tHld        1        R21C35[2][A]   hdmi_out/encode_r/par4_3_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.503 60.120%, 
                    tC2Q: 0.333 39.880%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path25						
Path Summary:
Slack             : 0.821
Data Arrival Time : 1.349
Data Required Time: 0.528
From              : dat4_4_s0
To                : par5_4_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R17C36[1][A]   hdmi_out/encode_b/dat4_4_s0/CLK        
  0.846   0.333   tC2Q   RR   4        R17C36[1][A]   hdmi_out/encode_b/dat4_4_s0/Q          
  1.349   0.503   tNET   RR   1        R17C35[2][A]   hdmi_out/encode_b/par5_4_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2466     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R17C35[2][A]   hdmi_out/encode_b/par5_4_s0/CLK        
  0.528   0.015   tHld        1        R17C35[2][A]   hdmi_out/encode_b/par5_4_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.503 60.120%, 
                    tC2Q: 0.333 39.880%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
No recovery paths to report!
3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
No removal paths to report!
3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_11_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/x_11_s0/CLK                         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/x_11_s0/CLK                         

								MPW2
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/x_9_s0/CLK                          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/x_9_s0/CLK                          

								MPW3
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/x_5_s0/CLK                          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/x_5_s0/CLK                          

								MPW4
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/y_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/y_10_s0/CLK                         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/y_10_s0/CLK                         

								MPW5
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/o_x_7_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/o_x_7_s0/CLK                        

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/o_x_7_s0/CLK                        

								MPW6
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/o_color_19_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   flipflop_drainer/o_color_19_s0/CLK     

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   flipflop_drainer/o_color_19_s0/CLK     

								MPW7
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a11_3_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   flipflop_drainer/a11_3_s0/CLK          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   flipflop_drainer/a11_3_s0/CLK          

								MPW8
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a43_3_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   flipflop_drainer/a43_3_s0/CLK          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   flipflop_drainer/a43_3_s0/CLK          

								MPW9
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a107_3_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   flipflop_drainer/a107_3_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   flipflop_drainer/a107_3_s0/CLK         

								MPW10
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a235_3_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   flipflop_drainer/a235_3_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   flipflop_drainer/a235_3_s0/CLK         

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT   NET NAME    WORST SLACK   MAX DELAY  
 ======== =========== ============= =========== 
  2466     hdmi_clk    0.005         0.659      
  43       not_den18   3.363         3.429      
  32       a0[0]       1.330         6.529      
  27       n14_4       3.501         0.997      
  27       den1        6.417         3.102      
  24       active      6.104         1.355      
  21       par17_23    3.873         1.331      
  21       par17       3.500         1.805      
  21       par17_24    3.287         1.980      
  19       a0[1]       1.560         2.657      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R4C18      0.875              
  R5C18      0.875              
  R4C19      0.847              
  R5C19      0.833              
  R5C36      0.819              
  R15C37     0.819              
  R6C39      0.819              
  R7C38      0.806              
  R6C19      0.792              
  R4C40      0.792              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

