radeon_crtc_fb_gamma_get	,	F_31
unpin_work	,	V_76
drm_vblank_put	,	F_54
radeon_flip_work	,	V_74
dce5_crtc_load_lut	,	F_8
den	,	V_216
radeon_fbdev_init	,	F_147
pll_out_min	,	V_254
RADEON_DAC_CNTL2	,	V_59
dev	,	V_5
CIK_ALPHA_CONTROL	,	V_56
gem_base	,	V_79
load_detect_property	,	V_312
RADEON_PLL_IS_LCD	,	V_251
NI_GRPH_REGAMMA_MODE	,	F_19
new_radeon_fb	,	V_117
drm_framebuffer_init	,	F_119
radeon_user_framebuffer_create_handle	,	F_115
ARRAY_SIZE	,	F_128
dfixed_div	,	F_162
unlikely	,	F_42
ddc_valid	,	V_188
radeon_afmt_fini	,	F_139
vbl_end	,	V_392
devices	,	V_172
AVIVO_DC_LUTA_CONTROL	,	V_11
active	,	V_147
diff	,	V_259
fb_base	,	V_353
radeon_fence	,	V_105
ddc_mux_control_pin	,	V_189
AVIVO_D1GRPH_LUT_SEL	,	V_27
page_flip_flags	,	V_114
cursor_width	,	V_163
radeon_div	,	F_110
radeon_audio_enum_list	,	V_319
size	,	V_69
audio_property	,	V_320
crtc_offset	,	V_12
en_clk_reg	,	V_183
"RADEON_FLIP_SUBMITTED(%d)\n"	,	L_5
post_div_min	,	V_236
in_vbl	,	V_394
"    CRT2: %s\n"	,	L_24
min_feed_div	,	V_284
radeon_crtc_init	,	F_87
bios	,	V_214
hdisplay	,	V_361
usleep_range	,	F_67
radeon_modeset_create_props	,	F_126
"PLL freq %llu %u %u\n"	,	L_35
ref_div_p	,	V_231
ASIC_IS_AVIVO	,	F_29
RREG32	,	F_25
pm_runtime_mark_last_busy	,	F_85
cd_valid	,	V_191
EBUSY	,	V_142
radeon_hpd_fini	,	F_153
reference_freq	,	V_258
radeon_crtc_scaling_mode_fixup	,	F_157
"tmds_pll"	,	L_40
linedur_ns	,	V_110
"  Clock/Data Router 0x%x/0x%x\n"	,	L_20
drm_crtc	,	V_1
hpd	,	V_174
drm_vblank_get	,	F_80
RADEON_CRTC_STATUS	,	V_406
INIT_WORK	,	F_71
a	,	V_380
b	,	V_381
set	,	V_146
NI_OUTPUT_CSC_OVL_MODE	,	F_22
min_udelay	,	V_100
d	,	V_261
"    DFP5: %s\n"	,	L_30
bios_hardcoded_edid	,	V_357
RADEON_PALETTE_INDEX	,	V_61
i	,	V_9
ENOENT	,	V_307
vblank	,	V_102
radeon_get_atom_connector_info_from_supported_devices_table	,	F_98
n	,	V_260
radeon_irq_kms_pflip_irq_put	,	F_55
"flip-ioctl() cur_rbo = %p, new_rbo = %p\n"	,	L_7
r	,	V_77
"underscan hborder"	,	L_44
blue	,	V_66
drm_kms_helper_poll_init	,	F_148
"flip queue: crtc already busy\n"	,	L_11
x	,	V_139
"    DFP1: %s\n"	,	L_26
y	,	V_138
RADEON_FLIP_PENDING	,	V_144
post_div_best	,	V_239
flip_queue	,	V_71
radeon_i2c_fini	,	F_155
RADEON_TILING_MACRO	,	V_135
DRM_DEBUG_KMS	,	F_3
avivo_reduce_ratio	,	F_103
GET_DISTANCE_TO_VBLANKSTART	,	V_108
ASIC_IS_DCE2	,	F_138
ASIC_IS_DCE3	,	F_137
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_335
ktime_get	,	F_163
en_data_reg	,	V_184
drm_crtc_cleanup	,	F_34
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_332
radeon_get_connector_for_encoder	,	F_158
"No GEM object associated to handle 0x%08X, "	,	L_37
to_radeon_framebuffer	,	F_72
RADEON_CRTC2_VLINE_CRNT_VLINE	,	V_408
red	,	V_64
NI_INPUT_GAMMA_USE_LUT	,	V_46
rec	,	V_178
drm_gem_object	,	V_118
native_mode	,	V_372
NI_INPUT_CSC_CONTROL	,	V_39
diff_best	,	V_240
pll_in	,	V_274
ASIC_IS_DCE8	,	F_23
RADEON_HPD_NONE	,	V_175
ATOM_DEVICE_DFP3_SUPPORT	,	V_208
ASIC_IS_DCE6	,	F_134
drm_mode_set	,	V_145
ASIC_IS_DCE4	,	F_28
RADEON_PLL_PREFER_LOW_POST_DIV	,	V_295
ASIC_IS_DCE5	,	F_27
ret	,	V_148
afmt	,	V_330
radeon_irq_kms_pflip_irq_get	,	F_65
"    DFP2: %s\n"	,	L_27
radeon_connector_edid	,	F_160
"failed to pin new rbo buffer before flip\n"	,	L_9
AVIVO_D1CRTC_V_BLANK_START_END	,	V_397
"radeon_crtc-&gt;flip_status = %d != "	,	L_4
radeon_connector	,	V_168
target_clock	,	V_233
rfb	,	V_301
spin_unlock_irqrestore	,	F_49
DRM_ERROR	,	F_43
hsc	,	V_384
fb	,	V_112
"%d - %d, pll dividers - fb: %d.%d ref: %d, post %d\n"	,	L_34
crtcs	,	V_81
work_struct	,	V_72
RADEON_GEM_DOMAIN_VRAM	,	V_128
drm_helper_mode_fill_fb_struct	,	F_118
AVIVO_DC_LUTA_BLACK_OFFSET_GREEN	,	V_14
is_atom_bios	,	V_165
radeon_i2c_init	,	F_142
drm_gem_object_reference	,	F_73
drm_kms_helper_poll_fini	,	F_152
radeon_page_flip_pending	,	F_50
radeon_afmt	,	V_339
v_border	,	V_369
end	,	V_70
frac_feedback_div	,	V_289
nom_min	,	V_217
hpos	,	V_85
CURSOR_HEIGHT	,	V_161
DRM_MODE_CONNECTOR_HDMIB	,	V_200
DRM_MODE_CONNECTOR_HDMIA	,	V_199
radeon_get_crtc_scanoutpos	,	F_51
ASIC_IS_DCE41	,	F_135
RADEONFB_CONN_LIMIT	,	V_151
flip_status	,	V_89
prefer_shadow	,	V_352
RADEON_PLL_USE_FRAC_FB_DIV	,	V_234
cd_mux_state	,	V_193
NI_GRPH_DEGAMMA_MODE	,	F_13
dev_private	,	V_8
best_vco_diff	,	V_272
obj	,	V_119
radeon_bo_pin_restricted	,	F_75
NI_DEGAMMA_CONTROL	,	V_47
AVIVO_DC_LUTA_BLACK_OFFSET_BLUE	,	V_13
family	,	V_154
ATOM_DEVICE_LCD1_SUPPORT	,	V_205
radeon_fbdev_fini	,	F_151
ENOMEM	,	V_125
"  DDC: no ddc bus - possible BIOS bug - please report to xorg-driver-ati@lists.x.org\n"	,	L_21
radeon_framebuffer_init	,	F_117
ATOM_DEVICE_CRT1_SUPPORT	,	V_201
radeon_pm_late_init	,	F_149
legacy_crtc_load_lut	,	F_24
bits_per_pixel	,	V_134
ATOM_DEVICE_DFP1_SUPPORT	,	V_206
"%lld %d, pll dividers - fb: %d.%d ref: %d, post %d\n"	,	L_36
max_width	,	V_349
NI_GRPH_INPUT_GAMMA_MODE	,	F_11
have_disp_power_ref	,	V_149
tmp	,	V_219
event_lock	,	V_88
ASIC_IS_NODCE	,	F_133
fence_wait	,	F_63
id	,	V_340
RADEON_CRTC_V_DISP_SHIFT	,	V_403
max_frac_feed_div	,	V_288
ddev	,	V_87
likely	,	F_40
mode_config	,	V_162
index	,	V_150
max_feedback_div	,	V_242
RADEON_PLL_USE_POST_DIV	,	V_248
handle	,	V_300
radeon_bo_get_tiling_flags	,	F_78
encoder	,	V_170
fb_div	,	V_223
post_div_max	,	V_237
connector	,	V_167
"    LCD1: %s\n"	,	L_25
min_post_div	,	V_256
RADEON_FLIP_SUBMITTED	,	V_90
AVIVO_DC_LUTA_WHITE_OFFSET_GREEN	,	V_17
"failed to reserve new rbo in error path\n"	,	L_12
radeon_crtc_funcs	,	V_153
hpd_names	,	V_176
DRM_INFO	,	F_94
y_data_reg	,	V_186
vsc	,	V_383
EVERGREEN_DC_LUT_WRITE_EN_MASK	,	V_36
"  %s\n"	,	L_17
ATOM_DEVICE_DFP6_SUPPORT	,	V_211
radeon_fb	,	V_297
post_div	,	V_220
crtc_vtotal	,	V_412
drm_property_create_enum	,	F_129
fb_div_p	,	V_229
underscan_hborder	,	V_377
radeon_crtc_gamma_set	,	F_32
UNDERSCAN_ON	,	V_375
u16	,	T_2
radeon_output_poll_changed	,	F_124
AVIVO_D2CRTC_V_BLANK_START_END	,	V_399
avivo_crtc_load_lut	,	F_1
NI_OUTPUT_CSC_GRPH_MODE	,	F_21
max	,	F_66
radeon_crtc_load_lut	,	F_26
DRM_SCANOUTPOS_IN_VBLANK	,	V_411
etime	,	V_387
stat_crtc	,	V_388
"can't create framebuffer\n"	,	L_38
NI_ICON_DEGAMMA_MODE	,	F_15
"  DDC: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x\n"	,	L_18
up_read	,	F_61
radeon_disp_priority	,	V_325
avivo_get_fb_ref_div	,	F_106
drm_mode_create_scaling_mode_property	,	F_130
__work	,	V_73
radeon_crtc_destroy	,	F_33
reservation_object_get_excl	,	F_77
radeon_crtc_set_config	,	F_81
exclusive_lock	,	V_103
"failed to unpin buffer after flip\n"	,	L_2
"failed to unpin new rbo in error path\n"	,	L_13
max_ref_div	,	V_247
RADEON_PLL_NO_ODD_POST_DIV	,	V_279
RADEON_DAC2_PALETTE_ACC_CTL	,	V_60
mode	,	V_359
pdev	,	V_306
drm_encoder	,	V_169
NI_INPUT_CSC_OVL_MODE	,	F_10
u32	,	T_3
h_border	,	V_368
DCE3_HDMI_OFFSET1	,	V_342
mc	,	V_354
radeon_output_csc_enum_list	,	V_323
DCE3_HDMI_OFFSET0	,	V_341
pitches	,	V_133
pipe	,	V_385
tiling_flags	,	V_122
radeon_crtc_handle_vblank	,	F_46
radeon_user_framebuffer_create	,	F_120
radeon_crtc	,	V_3
output_csc	,	V_54
EVERGREEN_DC_LUT_WHITE_OFFSET_BLUE	,	V_32
RMX_OFF	,	V_371
best_post_div	,	V_266
DCE2_HDMI_OFFSET0	,	V_343
WREG32_P	,	F_6
drm_vblank_crtc	,	V_101
radeon_get_legacy_connector_info_from_bios	,	F_100
DCE2_HDMI_OFFSET1	,	V_345
encoder_id	,	V_203
RADEON_CRTC2_STATUS	,	V_409
spin_lock_irqsave	,	F_47
cleanup	,	V_127
position	,	V_390
CIK_CURSOR_ALPHA_BLND_ENA	,	V_57
list_for_each_entry	,	F_84
DRM_MODE_CONNECTOR_VGA	,	V_195
pitch_pixels	,	V_123
CHIP_BONAIRE	,	V_155
vblank_cleanup	,	V_143
dac2_cntl	,	V_58
dst_v	,	V_365
ATOM_DEVICE_CRT2_SUPPORT	,	V_204
radeon_mode_funcs	,	V_348
RADEON_PLL_PREFER_LOW_REF_DIV	,	V_291
"dither"	,	L_47
EVERGREEN_DC_LUT_RW_MODE	,	V_35
drm_framebuffer	,	V_111
to_radeon_connector	,	F_95
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_337
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_334
underscan_type	,	V_374
dst_h	,	V_367
radeon_crtc_handle_flip	,	F_52
AVIVO_DC_LUT_RW_INDEX	,	V_22
ddc_mux_state	,	V_190
radeon_hpd_init	,	F_146
"    DFP3: %s\n"	,	L_28
radeon_framebuffer	,	V_115
feedback_div	,	V_281
pll	,	V_226
container_of	,	F_38
EVERGREEN_DC_LUT_RW_INDEX	,	V_37
min_frac_feedback_div	,	V_277
AVIVO_DC_LUTA_WHITE_OFFSET_RED	,	V_18
drm_file	,	V_298
fence	,	V_104
handles	,	V_305
NI_OUTPUT_CSC_BYPASS	,	V_55
DIV_ROUND_UP	,	F_105
ATOM_DEVICE_DFP5_SUPPORT	,	V_210
DRM_MODE_CONNECTOR_DVII	,	V_196
best_frac_feedback_div	,	V_269
ATOM_DEVICE_CV_SUPPORT	,	V_213
pm_runtime_put_autosuspend	,	F_86
ddc_bus	,	V_177
radeon_print_display_setup	,	F_93
radeon_setup_encoder_clones	,	F_102
rmx_type	,	V_370
file_priv	,	V_299
"underscan"	,	L_43
"Scaling not consistent across encoder.\n"	,	L_49
NI_INPUT_GAMMA_CONTROL	,	V_45
to_radeon_fence	,	F_59
vpos	,	V_84
radeon_user_framebuffer_destroy	,	F_113
adjusted_mode	,	V_362
DRM_MODE_CONNECTOR_DVIA	,	V_198
do_div	,	F_111
mode_config_initialized	,	V_346
radeon_fb_output_poll_changed	,	F_125
drm_mode_config_init	,	F_141
DRM_MODE_CONNECTOR_DVID	,	V_197
AVIVO_DC_LUT_RW_MODE	,	V_20
destroy_workqueue	,	F_35
max_fractional_feed_div	,	V_264
radeon_r4xx_atom	,	V_166
RADEON_PLL_PREFER_HIGH_REF_DIV	,	V_292
best_feedback_div	,	V_268
NI_REGAMMA_BYPASS	,	V_52
GFP_KERNEL	,	V_124
src_h	,	V_366
radeon_flip_work_func	,	F_57
ATOM_DEVICE_DFP2_SUPPORT	,	V_207
freq	,	V_227
mid	,	V_273
ref_div	,	V_224
src_v	,	V_364
min	,	F_107
lb_vblank_lead_lines	,	V_410
"  Encoders:\n"	,	L_22
rdev	,	V_7
radeon_gpu_reset	,	F_62
to_radeon_encoder	,	F_96
vco_max	,	V_250
NI_GAMUT_REMAP_BYPASS	,	V_50
stat	,	V_99
"failed to reserve new rbo buffer before flip\n"	,	L_8
CIK_CURSOR_HEIGHT	,	V_159
sz	,	V_308
uint32_t	,	T_1
"  DDC Router 0x%x/0x%x\n"	,	L_19
EVERGREEN_DC_LUT_BLACK_OFFSET_BLUE	,	V_29
pm_runtime_get_sync	,	F_82
RADEON_MAX_AFMT_BLOCKS	,	V_329
drm_mode_crtc_set_gamma_size	,	F_89
drm_gem_object_unreference_unlocked	,	F_45
"coherent"	,	L_39
AVIVO_DC_LUT_WRITE_EN_MASK	,	V_21
gem_to_radeon_bo	,	F_74
disp_priority	,	V_328
radeon_atom_encoder_init	,	F_144
radeon_use_pflipirq	,	V_86
cursor_height	,	V_164
y_clk_reg	,	V_185
drm_property_create_range	,	F_127
radeon_modeset_fini	,	F_150
ERR_PTR	,	F_123
EVERGREEN_DC_LUT_30_COLOR	,	V_38
radeon_device	,	V_6
min_feedback_div	,	V_241
EVERGREEN_DC_LUT_WHITE_OFFSET_RED	,	V_34
underscan_property	,	V_316
EVERGREEN_DC_LUT_BLACK_OFFSET_GREEN	,	V_30
NI_OVL_PRESCALE_BYPASS	,	V_44
"%d\n"	,	L_1
RADEON_PLL_LEGACY	,	V_280
RADEON_PALETTE_30_DATA	,	V_62
best_error	,	V_271
tv_std_property	,	V_314
connector_type	,	V_194
down_read	,	F_58
drm_display_mode	,	V_358
radeon_tv_std_enum_list	,	V_313
drm_crtc_init	,	F_88
"    DFP4: %s\n"	,	L_29
AVIVO_DC_LUTA_WHITE_OFFSET_BLUE	,	V_16
byteshift	,	V_136
RADEON_PLL_PREFER_LOW_FB_DIV	,	V_293
max_post_div	,	V_257
underscan_vborder	,	V_378
vco_min	,	V_249
RADEON_PLL_PREFER_HIGH_POST_DIV	,	V_296
pll_in_max	,	V_276
mode_info	,	V_80
radeon_bo_unpin	,	F_41
fence_put	,	F_64
radeon_fb_funcs	,	V_304
name	,	V_173
NI_PRESCALE_GRPH_CONTROL	,	V_41
full	,	V_382
"    CRT1: %s\n"	,	L_23
"failed to get vblank before flip\n"	,	L_10
radeon_tmds_pll_enum_list	,	V_310
WREG32	,	F_4
CHIP_RV515	,	V_326
BUG_ON	,	F_136
num_afmt	,	V_338
NI_OVL_DEGAMMA_MODE	,	F_14
RADEON_CRTC_V_TOTAL	,	V_405
AVIVO_DC_LUT_30_COLOR	,	V_23
nom	,	V_215
dev_err	,	F_122
min_fractional_feed_div	,	V_263
lcd_pll_out_min	,	V_252
kzalloc	,	F_70
create_singlethread_workqueue	,	F_90
RADEON_PLL_PREFER_MINM_OVER_MAXP	,	V_246
output_csc_property	,	V_324
RADEON_IS_IGP	,	V_327
radeon_get_atom_connector_info_from_object_table	,	F_99
AVIVO_D1CRTC_STATUS_POSITION	,	V_398
EVERGREEN_CRTC_STATUS_POSITION	,	V_396
radeon_bo	,	V_120
flip_work	,	V_96
"failed to wait on page flip fence (%d)!\n"	,	L_6
green	,	V_65
vdisplay	,	V_360
"failed to reserve buffer after flip\n"	,	L_3
NI_INPUT_CSC_BYPASS	,	V_40
start	,	V_68
radeon_crtc_page_flip	,	F_69
radeon_combios_check_hardcoded_edid	,	F_143
"Connector %d:\n"	,	L_16
RADEON_CRTC_V_DISP	,	V_402
reference_div	,	V_244
fb_div_min	,	V_235
"underscan vborder"	,	L_45
drm_mode_fb_cmd2	,	V_302
NI_INPUT_CSC_GRPH_MODE	,	F_9
RMX_FULL	,	V_379
radeon_underscan_enum_list	,	V_315
current_freq	,	V_282
fence_get	,	F_76
base	,	V_93
best_ref_div	,	V_267
mod	,	V_262
DRM_MODE_FLAG_INTERLACE	,	V_373
uint64_t	,	T_4
pflip_cleanup	,	V_141
lut_b	,	V_26
gcd	,	F_104
radeon_unpin_work_func	,	F_37
hwmode	,	V_94
max_height	,	V_350
radeon_page_flip	,	F_68
radeon_crtc_fb_gamma_set	,	F_30
drm_device	,	V_4
radeon_modeset_init	,	F_140
CURSOR_WIDTH	,	V_160
lut_r	,	V_24
CIK_CURSOR_WIDTH	,	V_157
"audio"	,	L_46
DIV_ROUND_CLOSEST	,	F_108
max_cursor_width	,	V_156
lut_g	,	V_25
DRM_DEBUG_DRIVER	,	F_48
regno	,	V_67
new_rbo	,	V_121
best_freq	,	V_270
coherent_mode_property	,	V_309
vbl_start	,	V_391
work	,	V_75
pll_out_max	,	V_255
cd_mux_control_pin	,	V_192
radeon_setup_enc_conn	,	F_97
aper_base	,	V_355
crtc_vdisplay	,	V_95
crtc	,	V_2
ATOM_DEVICE_TV1_SUPPORT	,	V_212
AVIVO_D2CRTC_STATUS_POSITION	,	V_400
tmds_pll_property	,	V_311
EVERGREEN_CRTC_V_BLANK_START_END	,	V_395
ASIC_IS_R300	,	F_79
NI_OVL_INPUT_GAMMA_MODE	,	F_12
NI_CURSOR_DEGAMMA_MODE	,	F_16
primary	,	V_126
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_333
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_336
vbl	,	V_389
kfree	,	F_36
flags	,	V_82
drm_gem_handle_create	,	F_116
stime	,	V_386
enabled	,	V_63
best_vco	,	V_265
num_crtc	,	V_356
radeon_update_display_priority	,	F_131
AVIVO_DC_LUT_RW_SELECT	,	V_19
is_hdtv_mode	,	F_156
max_feed_div	,	V_285
underscan_vborder_property	,	V_318
event	,	V_98
frac_fb_div_p	,	V_230
EVERGREEN_DC_LUT_CONTROL	,	V_28
min_frac_feed_div	,	V_287
vco	,	V_286
eg_offsets	,	V_331
vco_diff	,	V_283
ref_div_max	,	V_222
underscan_hborder_property	,	V_317
"    CV: %s\n"	,	L_33
EAGAIN	,	V_107
EDEADLK	,	V_106
drm_send_vblank_event	,	F_53
AVIVO_DC_LUTA_BLACK_OFFSET_RED	,	V_15
EINVAL	,	V_129
drm_framebuffer_cleanup	,	F_114
RADEON_CRTC_VLINE_CRNT_VLINE	,	V_404
RADEON_PLL_PREFER_HIGH_FB_DIV	,	V_294
USE_REAL_VBLANKSTART	,	V_92
NI_REGAMMA_CONTROL	,	V_51
radeon_afmt_init	,	F_132
mask_clk_reg	,	V_179
a_data_reg	,	V_182
vtotal	,	V_393
first	,	V_363
UNDERSCAN_AUTO	,	V_376
mode_cmd	,	V_303
ktime_t	,	T_6
radeon_get_legacy_connector_info_from_table	,	F_101
radeon_dither_enum_list	,	V_321
NI_GRPH_PRESCALE_BYPASS	,	V_42
router	,	V_187
radeon_pll	,	V_225
RADEON_PLL_USE_REF_DIV	,	V_243
ref_div_min	,	V_238
radeon_compute_pll_avivo	,	F_109
dither_property	,	V_322
NI_OVL_GAMUT_REMAP_MODE	,	F_18
EVERGREEN_DC_LUT_WHITE_OFFSET_GREEN	,	V_33
max_cursor_height	,	V_158
radeon_atombios_init_crtc	,	F_91
"load detection"	,	L_41
RADEON_PLL_PREFER_CLOSEST_LOWER	,	V_290
NI_OUTPUT_CSC_CONTROL	,	V_53
drm_crtc_helper_set_config	,	F_83
to_radeon_crtc	,	F_2
tile_addr	,	V_137
den_min	,	V_218
DRM_SCANOUTPOS_VALID	,	V_91
offset	,	V_140
RADEON_CRTC_V_TOTAL_DISP	,	V_401
drm_pending_vblank_event	,	V_113
radeon_encoder	,	V_171
encoder_names	,	V_202
radeon_atom_disp_eng_pll_init	,	F_145
"    DFP6: %s\n"	,	L_31
NI_PRESCALE_OVL_CONTROL	,	V_43
old_radeon_fb	,	V_116
max_frac_feedback_div	,	V_278
RADEON_CRTC2_V_TOTAL_DISP	,	V_407
drm_mode_config_cleanup	,	F_154
pll_in_min	,	V_275
dce4_crtc_load_lut	,	F_7
preferred_depth	,	V_351
"    TV1: %s\n"	,	L_32
"radeon-crtc"	,	L_14
dfixed_const	,	F_161
NI_GRPH_GAMUT_REMAP_MODE	,	F_17
DRM_SCANOUTPOS_ACCURATE	,	V_109
tbo	,	V_130
"Radeon Display Connectors\n"	,	L_15
ATOM_DEVICE_DFP4_SUPPORT	,	V_209
lcd_pll_out_max	,	V_253
update_pending	,	V_83
legacy_display_base_addr	,	V_132
NI_OVL_REGAMMA_MODE	,	F_20
"output_csc"	,	L_48
drm_connector	,	V_152
drm_gem_object_lookup	,	F_121
radeon_fence_wait	,	F_60
dot_clock_p	,	V_228
min_ref_div	,	V_245
radeon_compute_pll_legacy	,	F_112
radeon_bo_reserve	,	F_39
RADEON_FLIP_NONE	,	V_97
drm_detect_hdmi_monitor	,	F_159
resv	,	V_131
EVERGREEN_DC_LUT_BLACK_OFFSET_RED	,	V_31
mask_data_reg	,	V_180
old_rbo	,	V_78
WREG8	,	F_5
"tv standard"	,	L_42
NI_DEGAMMA_BYPASS	,	V_48
queue_work	,	F_56
radeon_bo_unreserve	,	F_44
post_div_p	,	V_232
a_clk_reg	,	V_181
funcs	,	V_347
fixed20_12	,	T_5
crtc_id	,	V_10
NI_GAMUT_REMAP_CONTROL	,	V_49
radeon_legacy_init_crtc	,	F_92
CHIP_R600	,	V_344
fb_div_max	,	V_221
