 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : pe_tile_new_unq1
Version: L-2016.03-SP5-5
Date   : Tue Oct  1 03:16:08 2019
****************************************


Library(s) Used:

    tcbn40lpbwptc (File: /tsmc40r/pdk/2019.05.21_TSMC/tcbn40lpbwp_200a/tcbn40lpbwp_200a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwptc.db)
    hybrid40tt (File: /home/akashl/Hybrid-RRAM-NEMS/model/sismart/devicetest/models/liberty/nldm_hybrid40tt.db)


Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: Inactive.


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
pe_tile_new_unq1                          1.201    1.296 1.27e+03    2.498 100.0
  test_pe (test_pe_unq1_0)                0.246    0.342  474.364    0.589  23.6
    test_debug_bit (test_debug_reg_DataWidth1_0)
                                       2.29e-05 2.84e-03    0.704 2.87e-03   0.1
    test_debug_data (test_debug_reg_DataWidth16_0)
                                       1.93e-03 6.03e-03   11.311 7.97e-03   0.3
    test_lut (test_lut_DataWidth1_0)   4.48e-05 2.68e-03    3.375 2.73e-03   0.1
    test_pe_comp (test_pe_comp_unq1_0)    0.203    0.290  355.831    0.493  19.7
      test_shifter (test_shifter_unq1_DataWidth16_0)
                                       8.60e-03 7.19e-03   14.767 1.58e-02   0.6
      test_mult_add (test_mult_add_DataWidth16_0)
                                          0.178    0.263  273.502    0.441  17.6
      cmpr (test_cmpr_0)               1.34e-04 1.12e-04    1.016 2.47e-04   0.0
      GEN_ADD[0].full_add (test_full_add_DataWidth16_0)
                                       3.69e-03 5.72e-03   10.549 9.42e-03   0.4
    test_opt_reg_f (test_opt_reg_DataWidth1_4)
                                       8.85e-08 2.69e-03    0.945 2.69e-03   0.1
    test_opt_reg_e (test_opt_reg_DataWidth1_5)
                                       1.05e-06 2.69e-03    0.952 2.69e-03   0.1
    test_opt_reg_d (test_opt_reg_DataWidth1_3)
                                       1.32e-05 2.66e-03    1.171 2.67e-03   0.1
    test_opt_reg_file (test_opt_reg_file_DataWidth16_0)
                                       9.52e-03 9.23e-03   20.713 1.88e-02   0.8
    test_opt_reg_a (test_opt_reg_DataWidth16_0)
                                       8.52e-03 9.59e-03   22.343 1.81e-02   0.7
  sb_1b (sb_unq2_0)                    2.76e-02 5.43e-02   43.487 8.19e-02   3.3
  sb_wide (sb_unq1_0)                     0.918    0.890  635.418    1.809  72.4
  cb_cg_en (cb_unq2_5)                    0.000 5.39e-06    3.683 9.07e-06   0.0
  cb_bit2 (cb_unq2_6)                     0.000 3.65e-06    2.945 6.59e-06   0.0
  cb_bit1 (cb_unq2_7)                  5.28e-06 4.92e-06    3.432 1.36e-05   0.0
  cb_bit0 (cb_unq2_4)                  1.93e-05 1.57e-05    3.602 3.86e-05   0.0
  cb_data1 (cb_unq1_3)                 3.39e-03 2.05e-03   40.850 5.48e-03   0.2
  cb_data0 (cb_unq1_2)                 5.45e-03 4.02e-03   42.612 9.52e-03   0.4
1
