<!doctype html>
<html>
<head>
<title>DTPR2 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DTPR2 (DDR_PHY) Register</p><h1>DTPR2 (DDR_PHY) Register</h1>
<h2>DTPR2 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DTPR2</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000118</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080118 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x000B01D0</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DRAM Timing Parameters Register 2</td></tr>
</table>
<p></p>
<h2>DTPR2 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:29</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>tRTW</td><td class="center">28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Read to Write command delay. Valid values are:<br/>0 = standard bus turn around delay<br/>1 = add 1 clock to standard bus turn around delay<br/>This parameter allows the user to increase the delay between issuing<br/>Write commands to the SDRAM when preceded by Read commands.<br/>This provides an option to increase bus turn-around margin for high<br/>frequency systems.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">27:25</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>tRTODT</td><td class="center">24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Read to ODT delay. Setting to 1 increases read-to-write transaction<br/>spacing by 1 DRAM clock cycle. This is intended a programmable<br/>margin for host ODT turn-off timing.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">23:20</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>tCKE</td><td class="center">19:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xB</td><td>CKE minimum pulse width. Also specifies the minimum time that the<br/>SDRAM must remain in power down or self refresh mode. For DDR3<br/>and LPDDR3, this parameter must be set to the value of tCKESR, which<br/>is usually bigger than the value of tCKE. Valid values are 2 to 15.<br/>Larger values give more conservative command-to-command timings.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:10</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>tXS</td><td class="center"> 9:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1D0</td><td>Self refresh exit delay. The minimum time between a self refresh exit<br/>command and any other command. This parameter must be set to the<br/>maximum of the various minimum self refresh exit delay parameters<br/>specified in the SDRAM datasheet, i.e. max(tXS, tXSDLL) for DDR3 and<br/>DDR4. Valid values are 2 to 1023.<br/>For LPDDR3 and LPDDR4 mode, program this value to set tXSR, as<br/>specified in the SDRAM datasheet.<br/>Larger values give more conservative command-to-command timings.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>