module io_out_port(in_1,in_2,in_3,out1_0,out1_1,out2_0,out2_1,out3_0,out3_1);
	input [31:0] in_1,in_2,in_3;
	output [6:0] out1_0,out1_1,out2_0,out2_1,out3_0,out3_1;
	
	reg [3:0] num5,num4,num3,num2,num1,num0;

	sevenseg display_1( num5, out3_1 );
	sevenseg display_0( num4, out3_0 );
	sevenseg display_1( num3, out2_1 );
	sevenseg display_0( num2, out2_0 );
	sevenseg display_1( num1, out1_1 );
	sevenseg display_0( num0, out1_0 );
	
	always @ (in_1||in_2||in_3)
	begin
		if(in_1)
		begin
			num1 = ( in_1 / 10 ) % 10;
			num0 = in_1 % 10;
		end
		if(in_2)
		begin
			num3 = ( in_2 / 10 ) % 10;
			num2 = in_2 % 10;
		end
		if(in_3)
		begin
			num5 = ( in_3 / 10 ) % 10;
			num4 = in_3 % 10;
		end
	end
	
endmodule