<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/><requireUniquify/></vendorExtensions></file><file fileid="1"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/coreaxi4dmacontroller_firmware_driver_model.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="2"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/coreaxi4dmacontroller_application.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="3"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_master.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="4"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_stream_master.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="5"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_stream_master_application.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="6"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_slave_ram.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="7"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_to_axi4_lite_bridge.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="8"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_readAddressChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="9"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_readDataChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="10"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeAddressChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="11"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeDataChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="12"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeResponseChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="13"><name>../../../Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="14"><name>rtl/vlog/test/coreaxi4dmacontroller_testbench.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><ModuleUnderTest>CoreAXI4DMAController_testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="15"><name>rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="16"><name>rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="17"><name>rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>