Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/johns/Desktop/ClaBaseProject/HAdelay_HAdelay_sch_tb_isim_beh.exe -prj C:/Users/johns/Desktop/ClaBaseProject/HAdelay_HAdelay_sch_tb_beh.prj work.HAdelay_HAdelay_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/johns/Desktop/ClaBaseProject/XOR2Delay.vhd" into library work
Parsing VHDL file "C:/Users/johns/Desktop/ClaBaseProject/AND2Delay.vhd" into library work
Parsing VHDL file "C:/Users/johns/Desktop/ClaBaseProject/HAdelay.vhf" into library work
Parsing VHDL file "C:/Users/johns/Desktop/ClaBaseProject/HAdelay_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture behavioral of entity AND2Delay [and2delay_default]
Compiling architecture behavioral of entity XOR2Delay [xor2delay_default]
Compiling architecture behavioral of entity HAdelay [hadelay_default]
Compiling architecture behavioral of entity hadelay_hadelay_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/johns/Desktop/ClaBaseProject/HAdelay_HAdelay_sch_tb_isim_beh.exe
Fuse Memory Usage: 46812 KB
Fuse CPU Usage: 359 ms
