-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
-- Date        : Thu Jul 13 18:27:11 2023
-- Host        : DESKTOP-1U5KA9Q running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/work/2021/RCI_Yu_0713/design/bd/design_0/ip/design_0_IR_vdma_0/design_0_IR_vdma_0_sim_netlist.vhdl
-- Design      : design_0_IR_vdma_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu15eg-ffvb1156-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_ibttcc is
  port (
    sig_psm_pop_input_cmd : out STD_LOGIC;
    sig_csm_pop_child_cmd : out STD_LOGIC;
    sig_mstr2dre_cmd_valid : out STD_LOGIC;
    sig_psm_halt : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 73 downto 0 );
    sig_xfer_cmd_cmplt_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_realign_strt_offset_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_child_qual_first_of_2 : out STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]_0\ : out STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_input_cache_type_reg0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 81 downto 0 );
    sig_xfer_is_seq_reg_reg_0 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_csm_state_reg[4]_0\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_xfer_is_seq_reg_reg_1 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    \sig_realign_strt_offset_reg_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_ibttcc : entity is "axi_datamover_ibttcc";
end design_0_IR_vdma_0_axi_datamover_ibttcc;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_ibttcc is
  signal \FSM_onehot_sig_csm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_11_n_0\ : STD_LOGIC;
  signal \i__carry_i_12_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14_n_0\ : STD_LOGIC;
  signal \i__carry_i_15_n_0\ : STD_LOGIC;
  signal \i__carry_i_16_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal lsig_acntr_msh_eq_max : STD_LOGIC;
  signal lsig_acntr_msh_eq_max_reg : STD_LOGIC;
  signal lsig_acntr_seg3_eq_max : STD_LOGIC;
  signal lsig_acntr_seg3_eq_max_reg : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in8_in : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_17_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_17_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_18_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_10_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_11_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_12_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_13_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_14_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_4 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_7 : STD_LOGIC;
  signal sig_btt_residue_slice : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_btt_upper_slice : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_bytes_to_mbaa : STD_LOGIC_VECTOR ( 10 to 10 );
  signal sig_calc2dm_calc_err : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^sig_child_addr_cntr_lsh_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sig_child_addr_cntr_msh[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_child_addr_lsh_rollover9_out : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_10_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_11_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_12_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_4_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_5_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_6_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_7_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_8_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_9_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_4 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_5 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_6 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_7 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_4 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_5 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_6 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_7 : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[33]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[34]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[35]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[36]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[37]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[38]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[39]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[40]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[41]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[42]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[43]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[44]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[45]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[46]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[47]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[48]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[49]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[50]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[51]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[52]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[53]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[54]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[55]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[56]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[57]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[58]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[59]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[60]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[61]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[62]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[63]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_child_burst_type_reg : STD_LOGIC;
  signal sig_child_cmd_reg_full : STD_LOGIC;
  signal sig_child_error_reg : STD_LOGIC;
  signal sig_child_qual_burst_type : STD_LOGIC;
  signal sig_child_qual_error_reg : STD_LOGIC;
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_child_qual_first_of_2_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_csm_ld_xfer : STD_LOGIC;
  signal sig_csm_ld_xfer_ns : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal sig_csm_pop_child_cmd_ns : STD_LOGIC;
  signal sig_csm_pop_sf_fifo_ns : STD_LOGIC;
  signal sig_first_realigner_cmd : STD_LOGIC;
  signal sig_first_realigner_cmd_i_1_n_0 : STD_LOGIC;
  signal sig_input_addr_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_input_addr_reg : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_input_addr_reg : signal is "no";
  signal sig_input_addr_reg1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg1 : signal is "true";
  attribute equivalent_register_removal of sig_input_addr_reg1 : signal is "no";
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_eof_reg : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2dre_cmd_valid\ : STD_LOGIC;
  signal sig_needed_2_realign_cmds : STD_LOGIC;
  signal sig_needed_2_realign_cmds_i_1_n_0 : STD_LOGIC;
  signal sig_pcc2sf_xfer_ready : STD_LOGIC;
  signal sig_predict_child_addr_lsh : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^sig_psm_halt\ : STD_LOGIC;
  signal sig_psm_halt_ns : STD_LOGIC;
  signal sig_psm_ld_calc1 : STD_LOGIC;
  signal sig_psm_ld_calc1_ns : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg_ns : STD_LOGIC;
  signal sig_psm_ld_realigner_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg_ns : STD_LOGIC;
  signal sig_psm_pop_input_cmd_i_2_n_0 : STD_LOGIC;
  signal sig_psm_pop_input_cmd_ns : STD_LOGIC;
  signal sig_psm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_psm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_input_reg16_out : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_10_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_3_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_6_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_7_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_8_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_9_n_0 : STD_LOGIC;
  signal sig_realign_eof_reg0 : STD_LOGIC;
  signal sig_realign_reg_empty : STD_LOGIC;
  signal sig_realign_strt_offset : STD_LOGIC;
  signal sig_realign_tag_reg0 : STD_LOGIC;
  signal sig_realigner_btt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_realigner_btt2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_realigner_btt2[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_skip_align2mbaa : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_cache_reg0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[1]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[5]_i_1\ : label is "soft_lutpair114";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[0]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[1]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[2]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[4]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[5]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[0]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[2]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[2]_i_5\ : label is "soft_lutpair115";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[0]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[1]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[2]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2\ : label is "soft_lutpair109";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa2_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sig_btt_lt_b2mbaa2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_lsh[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_lsh[1]_i_1\ : label is "soft_lutpair124";
  attribute METHODOLOGY_DRC_VIOS of \sig_child_addr_cntr_lsh_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_child_addr_cntr_lsh_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[10]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[4]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[5]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[9]_i_2\ : label is "soft_lutpair108";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sig_child_addr_lsh_rollover_reg_reg_i_2 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sig_child_addr_lsh_rollover_reg_reg_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of sig_child_addr_lsh_rollover_reg_reg_i_3 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sig_child_addr_lsh_rollover_reg_reg_i_3 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of sig_csm_pop_sf_fifo_i_1 : label is "soft_lutpair114";
  attribute KEEP : string;
  attribute KEEP of \sig_input_addr_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[0]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[10]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[11]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[12]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[13]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[14]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[15]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[16]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[17]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[18]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[19]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[1]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[20]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[21]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[22]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[23]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[24]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[25]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[26]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[27]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[28]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[29]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[2]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[30]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[31]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[32]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[32]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[33]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[33]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[34]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[34]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[35]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[35]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[36]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[36]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[37]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[37]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[38]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[38]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[39]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[39]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[3]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[40]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[40]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[41]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[41]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[42]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[42]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[43]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[43]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[44]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[44]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[45]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[45]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[46]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[46]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[47]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[47]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[48]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[48]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[49]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[49]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[4]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[50]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[50]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[51]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[51]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[52]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[52]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[53]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[53]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[54]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[54]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[55]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[55]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[56]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[56]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[57]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[57]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[58]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[58]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[59]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[59]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[5]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[60]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[60]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[61]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[61]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[62]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[62]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[63]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[63]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[6]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[7]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[8]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of sig_psm_ld_chcmd_reg_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of sig_psm_ld_realigner_reg_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of sig_psm_pop_input_cmd_i_2 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[10]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[11]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[12]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[13]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[14]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[9]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of sig_xfer_cmd_cmplt_reg_i_1 : label is "soft_lutpair121";
begin
  \sig_child_addr_cntr_lsh_reg[2]_0\(0) <= \^sig_child_addr_cntr_lsh_reg[2]_0\(0);
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_csm_pop_child_cmd <= \^sig_csm_pop_child_cmd\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2dre_cmd_valid <= \^sig_mstr2dre_cmd_valid\;
  sig_psm_halt <= \^sig_psm_halt\;
\FSM_onehot_sig_csm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5151FF51"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state[1]_i_2_n_0\,
      I1 => \^sig_child_qual_first_of_2\,
      I2 => dout(10),
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I4 => sig_child_cmd_reg_full,
      I5 => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      O => \FSM_onehot_sig_csm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_pcc2sf_xfer_ready,
      I1 => dout(9),
      O => \FSM_onehot_sig_csm_state[1]_i_2_n_0\
    );
\FSM_onehot_sig_csm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      I3 => sig_child_cmd_reg_full,
      I4 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I5 => sig_child_error_reg,
      O => \FSM_onehot_sig_csm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg[4]_0\,
      I1 => sig_pcc2sf_xfer_ready,
      I2 => sig_csm_pop_child_cmd_ns,
      I3 => sig_child_error_reg,
      I4 => empty,
      I5 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      O => \FSM_onehot_sig_csm_state[4]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I3 => empty,
      I4 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      O => \FSM_onehot_sig_csm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      S => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[2]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[4]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA45EF45"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => \FSM_sequential_sig_psm_state[0]_i_2_n_0\,
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      I4 => sig_push_input_reg16_out,
      O => sig_psm_state_ns(0)
    );
\FSM_sequential_sig_psm_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_calc2dm_calc_err,
      I2 => sig_psm_state(0),
      I3 => sig_realign_reg_empty,
      O => \FSM_sequential_sig_psm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AFC0"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_push_input_reg16_out,
      I2 => sig_psm_state(0),
      I3 => sig_psm_state(1),
      I4 => sig_psm_state(2),
      O => sig_psm_state_ns(1)
    );
\FSM_sequential_sig_psm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABF0000"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa,
      I3 => sig_skip_align2mbaa_s_h,
      I4 => sig_psm_ld_chcmd_reg_ns,
      I5 => \FSM_sequential_sig_psm_state[2]_i_3_n_0\,
      O => sig_psm_state_ns(2)
    );
\FSM_sequential_sig_psm_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \FSM_sequential_sig_psm_state[2]_i_4_n_0\,
      I1 => \FSM_sequential_sig_psm_state[2]_i_5_n_0\,
      I2 => sig_btt_lt_b2mbaa2,
      I3 => sig_realign_cmd_cmplt_reg_i_3_n_0,
      I4 => sig_bytes_to_mbaa(10),
      I5 => sig_calc2dm_calc_err,
      O => sig_skip_align2mbaa
    );
\FSM_sequential_sig_psm_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(0),
      O => \FSM_sequential_sig_psm_state[2]_i_3_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => sig_btt_residue_slice(8),
      I1 => sig_btt_lt_b2mbaa2_carry_i_13_n_0,
      I2 => sig_btt_residue_slice(9),
      I3 => \sig_realigner_btt2[9]_i_2_n_0\,
      I4 => \FSM_sequential_sig_psm_state[2]_i_6_n_0\,
      I5 => \FSM_sequential_sig_psm_state[2]_i_7_n_0\,
      O => \FSM_sequential_sig_psm_state[2]_i_4_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBE"
    )
        port map (
      I0 => sig_realign_cmd_cmplt_reg_i_7_n_0,
      I1 => sig_btt_residue_slice(10),
      I2 => sig_bytes_to_mbaa(10),
      I3 => sig_realign_cmd_cmplt_reg_i_5_n_0,
      O => \FSM_sequential_sig_psm_state[2]_i_5_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2481"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_btt_residue_slice(1),
      O => \FSM_sequential_sig_psm_state[2]_i_6_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F99F9F9F9FF6"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_btt_residue_slice(3),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(1),
      I5 => sig_btt_residue_slice(2),
      O => \FSM_sequential_sig_psm_state[2]_i_7_n_0\
    );
\FSM_sequential_sig_psm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(0),
      Q => sig_psm_state(0),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(1),
      Q => sig_psm_state(1),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(2),
      Q => sig_psm_state(2),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(15),
      I1 => sig_child_addr_cntr_msh_reg(13),
      I2 => sig_child_addr_cntr_msh_reg(12),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I4 => sig_child_addr_cntr_msh_reg(11),
      I5 => sig_child_addr_cntr_msh_reg(14),
      O => lsig_acntr_msh_eq_max
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(9),
      I1 => sig_child_addr_cntr_msh_reg(7),
      I2 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I3 => sig_child_addr_cntr_msh_reg(6),
      I4 => sig_child_addr_cntr_msh_reg(8),
      I5 => sig_child_addr_cntr_msh_reg(10),
      O => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => lsig_acntr_msh_eq_max,
      Q => lsig_acntr_msh_eq_max_reg,
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      O => lsig_acntr_seg3_eq_max
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      O => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => lsig_acntr_seg3_eq_max,
      Q => lsig_acntr_seg3_eq_max_reg,
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[32]\,
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I2 => \^sig_csm_pop_child_cmd\,
      O => \p_0_in__0\(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B88BB8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[42]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\,
      O => \p_0_in__0\(10)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[43]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      O => \p_0_in__0\(11)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[44]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\,
      O => \p_0_in__0\(12)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[45]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      O => \p_0_in__0\(13)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[46]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      O => \p_0_in__0\(14)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => lsig_acntr_msh_eq_max_reg,
      I2 => sig_predict_child_addr_lsh(15),
      I3 => p_1_in8_in,
      I4 => sig_csm_ld_xfer,
      I5 => sig_child_qual_burst_type,
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[47]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      O => \p_0_in__0\(15)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[33]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      O => \p_0_in__0\(1)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[34]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      O => \p_0_in__0\(2)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[35]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      O => \p_0_in__0\(3)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[36]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\,
      O => \p_0_in__0\(4)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[37]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0\,
      O => \p_0_in__0\(5)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[38]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      O => \p_0_in__0\(6)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[39]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      O => \p_0_in__0\(7)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[40]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      O => \p_0_in__0\(8)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[41]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_2_n_0\,
      O => \p_0_in__0\(9)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[48]\,
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I2 => \^sig_csm_pop_child_cmd\,
      O => \p_0_in__1\(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[58]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\,
      O => \p_0_in__1\(10)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[59]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      O => \p_0_in__1\(11)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[60]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      O => \p_0_in__1\(12)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBB88B88888"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[61]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      O => \p_0_in__1\(13)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[62]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_4_n_0\,
      O => \p_0_in__1\(14)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\,
      I2 => p_1_in8_in,
      I3 => sig_predict_child_addr_lsh(15),
      I4 => lsig_acntr_msh_eq_max_reg,
      I5 => lsig_acntr_seg3_eq_max_reg,
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[63]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_4_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      O => \p_0_in__1\(15)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_csm_ld_xfer,
      I1 => sig_child_qual_burst_type,
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_4_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[49]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      O => \p_0_in__1\(1)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[50]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      O => \p_0_in__1\(2)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[51]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      O => \p_0_in__1\(3)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[52]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\,
      O => \p_0_in__1\(4)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[53]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\,
      O => \p_0_in__1\(5)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[54]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      O => \p_0_in__1\(6)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[55]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      O => \p_0_in__1\(7)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[56]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      O => \p_0_in__1\(8)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[57]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\,
      O => \p_0_in__1\(9)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      R => sig_init_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(63)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(62)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(53)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(52)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(51)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(50)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(49)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(48)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(47)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(46)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(45)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(44)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(61)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(43)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(42)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(41)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(40)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(39)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(38)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(37)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(36)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(35)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(34)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(60)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(33)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(32)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(31)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(30)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(29)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(28)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(27)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(26)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(25)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(24)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(59)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(23)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(22)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(21)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(20)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(19)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(18)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(17)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(16)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(15)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(14)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(58)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(13)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(12)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(11)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(10)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(9)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(8)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(7)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(6)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(5)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(4)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(57)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(3)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(2)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(1)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(0)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(56)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(55)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(54)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[15]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => p_1_in8_in,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[14]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(14),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[13]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(13),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[12]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(12),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[11]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(11),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(8),
      I1 => sig_child_addr_cntr_lsh_reg(10),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[10]\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(6),
      I1 => sig_child_addr_cntr_lsh_reg(8),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[8]\,
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(5),
      I1 => sig_child_addr_cntr_lsh_reg(7),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[7]\,
      O => \i__carry_i_11_n_0\
    );
\i__carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(4),
      I1 => sig_child_addr_cntr_lsh_reg(6),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[6]\,
      O => \i__carry_i_12_n_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(3),
      I1 => sig_child_addr_cntr_lsh_reg(5),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[5]\,
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(2),
      I1 => sig_child_addr_cntr_lsh_reg(4),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[4]\,
      O => \i__carry_i_14_n_0\
    );
\i__carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(1),
      I1 => sig_child_addr_cntr_lsh_reg(3),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[3]\,
      O => \i__carry_i_15_n_0\
    );
\i__carry_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(0),
      I1 => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[2]\,
      O => \i__carry_i_16_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(7),
      I1 => sig_child_addr_cntr_lsh_reg(9),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[9]\,
      O => \i__carry_i_9_n_0\
    );
\sig_btt_cntr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_1_n_0\
    );
\sig_btt_cntr[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(15),
      I1 => sig_btt_upper_slice(4),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(15),
      O => \sig_btt_cntr[15]_i_10_n_0\
    );
\sig_btt_cntr[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(14),
      I1 => sig_btt_upper_slice(3),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(14),
      O => \sig_btt_cntr[15]_i_11_n_0\
    );
\sig_btt_cntr[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(13),
      I1 => sig_btt_upper_slice(2),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(13),
      O => \sig_btt_cntr[15]_i_12_n_0\
    );
\sig_btt_cntr[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(12),
      I1 => sig_btt_upper_slice(1),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(12),
      O => \sig_btt_cntr[15]_i_13_n_0\
    );
\sig_btt_cntr[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(11),
      I1 => sig_btt_upper_slice(0),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(11),
      O => \sig_btt_cntr[15]_i_14_n_0\
    );
\sig_btt_cntr[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(10),
      I1 => sig_btt_residue_slice(10),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(10),
      O => \sig_btt_cntr[15]_i_15_n_0\
    );
\sig_btt_cntr[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(9),
      I1 => sig_btt_residue_slice(9),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(9),
      O => \sig_btt_cntr[15]_i_16_n_0\
    );
\sig_btt_cntr[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(8),
      I1 => sig_btt_residue_slice(8),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(8),
      O => \sig_btt_cntr[15]_i_17_n_0\
    );
\sig_btt_cntr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(14),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_3_n_0\
    );
\sig_btt_cntr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(13),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_4_n_0\
    );
\sig_btt_cntr[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(12),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_5_n_0\
    );
\sig_btt_cntr[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(11),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_6_n_0\
    );
\sig_btt_cntr[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(10),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_7_n_0\
    );
\sig_btt_cntr[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(9),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_8_n_0\
    );
\sig_btt_cntr[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(8),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_9_n_0\
    );
\sig_btt_cntr[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(0),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_10_n_0\
    );
\sig_btt_cntr[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(7),
      I1 => sig_btt_residue_slice(7),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(7),
      O => \sig_btt_cntr[7]_i_11_n_0\
    );
\sig_btt_cntr[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(6),
      I1 => sig_btt_residue_slice(6),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(6),
      O => \sig_btt_cntr[7]_i_12_n_0\
    );
\sig_btt_cntr[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(5),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(5),
      O => \sig_btt_cntr[7]_i_13_n_0\
    );
\sig_btt_cntr[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(4),
      I1 => sig_btt_residue_slice(4),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(4),
      O => \sig_btt_cntr[7]_i_14_n_0\
    );
\sig_btt_cntr[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(3),
      I1 => sig_btt_residue_slice(3),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(3),
      O => \sig_btt_cntr[7]_i_15_n_0\
    );
\sig_btt_cntr[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(2),
      I1 => sig_btt_residue_slice(2),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(2),
      O => \sig_btt_cntr[7]_i_16_n_0\
    );
\sig_btt_cntr[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(1),
      I1 => sig_btt_residue_slice(1),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(1),
      O => \sig_btt_cntr[7]_i_17_n_0\
    );
\sig_btt_cntr[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(0),
      I1 => sig_btt_residue_slice(0),
      I2 => sig_push_input_reg16_out,
      I3 => \out\(0),
      O => \sig_btt_cntr[7]_i_18_n_0\
    );
\sig_btt_cntr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => Q(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_2_n_0\
    );
\sig_btt_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(7),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_3_n_0\
    );
\sig_btt_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(6),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_4_n_0\
    );
\sig_btt_cntr[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(5),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_5_n_0\
    );
\sig_btt_cntr[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(4),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_6_n_0\
    );
\sig_btt_cntr[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(3),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_7_n_0\
    );
\sig_btt_cntr[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(2),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_8_n_0\
    );
\sig_btt_cntr[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(1),
      I1 => sig_calc2dm_calc_err,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_15\,
      Q => sig_btt_residue_slice(0),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_13\,
      Q => sig_btt_residue_slice(10),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_12\,
      Q => sig_btt_upper_slice(0),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_11\,
      Q => sig_btt_upper_slice(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_10\,
      Q => sig_btt_upper_slice(2),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_9\,
      Q => sig_btt_upper_slice(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_8\,
      Q => sig_btt_upper_slice(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \sig_btt_cntr_reg[15]_i_2_n_1\,
      CO(5) => \sig_btt_cntr_reg[15]_i_2_n_2\,
      CO(4) => \sig_btt_cntr_reg[15]_i_2_n_3\,
      CO(3) => \sig_btt_cntr_reg[15]_i_2_n_4\,
      CO(2) => \sig_btt_cntr_reg[15]_i_2_n_5\,
      CO(1) => \sig_btt_cntr_reg[15]_i_2_n_6\,
      CO(0) => \sig_btt_cntr_reg[15]_i_2_n_7\,
      DI(7) => '0',
      DI(6) => \sig_btt_cntr[15]_i_3_n_0\,
      DI(5) => \sig_btt_cntr[15]_i_4_n_0\,
      DI(4) => \sig_btt_cntr[15]_i_5_n_0\,
      DI(3) => \sig_btt_cntr[15]_i_6_n_0\,
      DI(2) => \sig_btt_cntr[15]_i_7_n_0\,
      DI(1) => \sig_btt_cntr[15]_i_8_n_0\,
      DI(0) => \sig_btt_cntr[15]_i_9_n_0\,
      O(7) => \sig_btt_cntr_reg[15]_i_2_n_8\,
      O(6) => \sig_btt_cntr_reg[15]_i_2_n_9\,
      O(5) => \sig_btt_cntr_reg[15]_i_2_n_10\,
      O(4) => \sig_btt_cntr_reg[15]_i_2_n_11\,
      O(3) => \sig_btt_cntr_reg[15]_i_2_n_12\,
      O(2) => \sig_btt_cntr_reg[15]_i_2_n_13\,
      O(1) => \sig_btt_cntr_reg[15]_i_2_n_14\,
      O(0) => \sig_btt_cntr_reg[15]_i_2_n_15\,
      S(7) => \sig_btt_cntr[15]_i_10_n_0\,
      S(6) => \sig_btt_cntr[15]_i_11_n_0\,
      S(5) => \sig_btt_cntr[15]_i_12_n_0\,
      S(4) => \sig_btt_cntr[15]_i_13_n_0\,
      S(3) => \sig_btt_cntr[15]_i_14_n_0\,
      S(2) => \sig_btt_cntr[15]_i_15_n_0\,
      S(1) => \sig_btt_cntr[15]_i_16_n_0\,
      S(0) => \sig_btt_cntr[15]_i_17_n_0\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_14\,
      Q => sig_btt_residue_slice(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_13\,
      Q => sig_btt_residue_slice(2),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_12\,
      Q => sig_btt_residue_slice(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_11\,
      Q => sig_btt_residue_slice(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_10\,
      Q => sig_btt_residue_slice(5),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_9\,
      Q => sig_btt_residue_slice(6),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_8\,
      Q => sig_btt_residue_slice(7),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_reg[7]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_reg[7]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_reg[7]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_reg[7]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_reg[7]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_reg[7]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_reg[7]_i_1_n_7\,
      DI(7) => \sig_btt_cntr[7]_i_3_n_0\,
      DI(6) => \sig_btt_cntr[7]_i_4_n_0\,
      DI(5) => \sig_btt_cntr[7]_i_5_n_0\,
      DI(4) => \sig_btt_cntr[7]_i_6_n_0\,
      DI(3) => \sig_btt_cntr[7]_i_7_n_0\,
      DI(2) => \sig_btt_cntr[7]_i_8_n_0\,
      DI(1) => \sig_btt_cntr[7]_i_9_n_0\,
      DI(0) => \sig_btt_cntr[7]_i_10_n_0\,
      O(7) => \sig_btt_cntr_reg[7]_i_1_n_8\,
      O(6) => \sig_btt_cntr_reg[7]_i_1_n_9\,
      O(5) => \sig_btt_cntr_reg[7]_i_1_n_10\,
      O(4) => \sig_btt_cntr_reg[7]_i_1_n_11\,
      O(3) => \sig_btt_cntr_reg[7]_i_1_n_12\,
      O(2) => \sig_btt_cntr_reg[7]_i_1_n_13\,
      O(1) => \sig_btt_cntr_reg[7]_i_1_n_14\,
      O(0) => \sig_btt_cntr_reg[7]_i_1_n_15\,
      S(7) => \sig_btt_cntr[7]_i_11_n_0\,
      S(6) => \sig_btt_cntr[7]_i_12_n_0\,
      S(5) => \sig_btt_cntr[7]_i_13_n_0\,
      S(4) => \sig_btt_cntr[7]_i_14_n_0\,
      S(3) => \sig_btt_cntr[7]_i_15_n_0\,
      S(2) => \sig_btt_cntr[7]_i_16_n_0\,
      S(1) => \sig_btt_cntr[7]_i_17_n_0\,
      S(0) => \sig_btt_cntr[7]_i_18_n_0\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_15\,
      Q => sig_btt_residue_slice(8),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_14\,
      Q => sig_btt_residue_slice(9),
      R => sig_init_reg
    );
sig_btt_lt_b2mbaa2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => sig_btt_lt_b2mbaa2,
      CO(4) => sig_btt_lt_b2mbaa2_carry_n_3,
      CO(3) => sig_btt_lt_b2mbaa2_carry_n_4,
      CO(2) => sig_btt_lt_b2mbaa2_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa2_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa2_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5) => sig_btt_lt_b2mbaa2_carry_i_1_n_0,
      DI(4) => sig_btt_lt_b2mbaa2_carry_i_2_n_0,
      DI(3) => sig_btt_lt_b2mbaa2_carry_i_3_n_0,
      DI(2) => sig_btt_lt_b2mbaa2_carry_i_4_n_0,
      DI(1) => sig_btt_lt_b2mbaa2_carry_i_5_n_0,
      DI(0) => sig_btt_lt_b2mbaa2_carry_i_6_n_0,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => sig_btt_lt_b2mbaa2_carry_i_7_n_0,
      S(4) => sig_btt_lt_b2mbaa2_carry_i_8_n_0,
      S(3) => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      S(2) => sig_btt_lt_b2mbaa2_carry_i_10_n_0,
      S(1) => sig_btt_lt_b2mbaa2_carry_i_11_n_0,
      S(0) => sig_btt_lt_b2mbaa2_carry_i_12_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => sig_input_addr_reg(9),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(8),
      I4 => sig_input_addr_reg(7),
      I5 => sig_btt_residue_slice(10),
      O => sig_btt_lt_b2mbaa2_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01686801"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_btt_lt_b2mbaa2_carry_i_14_n_0,
      I2 => sig_input_addr_reg(4),
      I3 => sig_btt_residue_slice(5),
      I4 => sig_input_addr_reg(5),
      O => sig_btt_lt_b2mbaa2_carry_i_10_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000156A856A80001"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(2),
      I4 => sig_btt_residue_slice(3),
      I5 => sig_input_addr_reg(3),
      O => sig_btt_lt_b2mbaa2_carry_i_11_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2481"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_btt_residue_slice(1),
      O => sig_btt_lt_b2mbaa2_carry_i_12_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => sig_input_addr_reg(8),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(7),
      O => sig_btt_lt_b2mbaa2_carry_i_13_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(2),
      O => sig_btt_lt_b2mbaa2_carry_i_14_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => sig_btt_residue_slice(9),
      I1 => \sig_realigner_btt2[9]_i_2_n_0\,
      I2 => sig_btt_lt_b2mbaa2_carry_i_13_n_0,
      I3 => sig_btt_residue_slice(8),
      O => sig_btt_lt_b2mbaa2_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"104551C7"
    )
        port map (
      I0 => sig_btt_residue_slice(7),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(7),
      I4 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_input_addr_reg(4),
      I2 => sig_btt_lt_b2mbaa2_carry_i_14_n_0,
      I3 => sig_input_addr_reg(5),
      I4 => sig_btt_residue_slice(4),
      O => sig_btt_lt_b2mbaa2_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111411177774"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(2),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_lt_b2mbaa2_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"145C"
    )
        port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_btt_residue_slice(0),
      O => sig_btt_lt_b2mbaa2_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFEF"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => sig_input_addr_reg(8),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(6),
      I4 => sig_input_addr_reg(9),
      I5 => sig_btt_residue_slice(10),
      O => sig_btt_lt_b2mbaa2_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sig_realigner_btt2[9]_i_2_n_0\,
      I1 => sig_btt_residue_slice(9),
      I2 => sig_btt_lt_b2mbaa2_carry_i_13_n_0,
      I3 => sig_btt_residue_slice(8),
      O => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41822418"
    )
        port map (
      I0 => sig_btt_residue_slice(7),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(7),
      I4 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_9_n_0
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => sig_calc2dm_calc_err,
      O => sig_calc_error_reg_i_1_n_0
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(3),
      I4 => \out\(2),
      I5 => sig_calc_error_reg_i_4_n_0,
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      I2 => \out\(10),
      I3 => \out\(11),
      I4 => \out\(15),
      I5 => \out\(14),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      I2 => \out\(4),
      I3 => \out\(5),
      I4 => \out\(9),
      I5 => \out\(8),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_calc_error_reg_i_1_n_0,
      Q => sig_calc2dm_calc_err,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[0]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(0),
      O => \sig_child_addr_cntr_lsh[0]_i_1_n_0\
    );
\sig_child_addr_cntr_lsh[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => sig_child_qual_burst_type,
      I2 => sig_csm_ld_xfer,
      O => \sig_child_addr_cntr_lsh[15]_i_1_n_0\
    );
\sig_child_addr_cntr_lsh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[1]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(1),
      O => \sig_child_addr_cntr_lsh[1]_i_1_n_0\
    );
\sig_child_addr_cntr_lsh_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\,
      CO(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_1\,
      CO(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_2\,
      CO(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_3\,
      CO(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_4\,
      CO(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_5\,
      CO(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_6\,
      CO(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\,
      O(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\,
      O(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\,
      O(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\,
      O(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\,
      O(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\,
      O(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\,
      O(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\,
      S(7) => \i__carry_i_9_n_0\,
      S(6) => \i__carry_i_10_n_0\,
      S(5) => \i__carry_i_11_n_0\,
      S(4) => \i__carry_i_12_n_0\,
      S(3) => \i__carry_i_13_n_0\,
      S(2) => \i__carry_i_14_n_0\,
      S(1) => \i__carry_i_15_n_0\,
      S(0) => \i__carry_i_16_n_0\
    );
\sig_child_addr_cntr_lsh_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_3\,
      CO(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_4\,
      CO(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_5\,
      CO(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_6\,
      CO(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \sig_child_addr_cntr_lsh_reg[15]_0\(0),
      O(7 downto 6) => \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 6),
      O(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\,
      O(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\,
      O(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\,
      O(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\,
      O(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\,
      O(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\,
      S(7 downto 6) => B"00",
      S(5) => \i__carry__0_i_2_n_0\,
      S(4) => \i__carry__0_i_3_n_0\,
      S(3) => \i__carry__0_i_4_n_0\,
      S(2) => \i__carry__0_i_5_n_0\,
      S(1) => \i__carry__0_i_6_n_0\,
      S(0) => \i__carry__0_i_7_n_0\
    );
\sig_child_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      Q => sig_child_addr_cntr_lsh_reg(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\,
      Q => sig_child_addr_cntr_lsh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\,
      Q => sig_child_addr_cntr_lsh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\,
      Q => sig_child_addr_cntr_lsh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\,
      Q => sig_child_addr_cntr_lsh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\,
      Q => sig_child_addr_cntr_lsh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\,
      Q => p_1_in8_in,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh[1]_i_1_n_0\,
      Q => sig_child_addr_cntr_lsh_reg(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\,
      Q => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\,
      Q => sig_child_addr_cntr_lsh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\,
      Q => sig_child_addr_cntr_lsh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\,
      Q => sig_child_addr_cntr_lsh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\,
      Q => sig_child_addr_cntr_lsh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\,
      Q => sig_child_addr_cntr_lsh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\,
      Q => sig_child_addr_cntr_lsh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\,
      Q => sig_child_addr_cntr_lsh_reg(9),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => data(0),
      I1 => sig_child_addr_cntr_msh_reg(0),
      I2 => \^sig_csm_pop_child_cmd\,
      O => p_0_in(0)
    );
\sig_child_addr_cntr_msh[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(10),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(10),
      I3 => \sig_child_addr_cntr_msh[10]_i_2_n_0\,
      O => p_0_in(10)
    );
\sig_child_addr_cntr_msh[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(8),
      I1 => sig_child_addr_cntr_msh_reg(6),
      I2 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I3 => sig_child_addr_cntr_msh_reg(7),
      I4 => sig_child_addr_cntr_msh_reg(9),
      O => \sig_child_addr_cntr_msh[10]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(11),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(11),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      O => p_0_in(11)
    );
\sig_child_addr_cntr_msh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => data(12),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(12),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I4 => sig_child_addr_cntr_msh_reg(11),
      O => p_0_in(12)
    );
\sig_child_addr_cntr_msh[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBB88B88888"
    )
        port map (
      I0 => data(13),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(11),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I4 => sig_child_addr_cntr_msh_reg(12),
      I5 => sig_child_addr_cntr_msh_reg(13),
      O => p_0_in(13)
    );
\sig_child_addr_cntr_msh[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => data(14),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(14),
      I3 => \sig_child_addr_cntr_msh[15]_i_3_n_0\,
      O => p_0_in(14)
    );
\sig_child_addr_cntr_msh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => sig_csm_ld_xfer,
      I2 => sig_child_qual_burst_type,
      I3 => sig_child_addr_lsh_rollover_reg,
      O => \sig_child_addr_cntr_msh[15]_i_1_n_0\
    );
\sig_child_addr_cntr_msh[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(15),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(15),
      I3 => \sig_child_addr_cntr_msh[15]_i_3_n_0\,
      I4 => sig_child_addr_cntr_msh_reg(14),
      O => p_0_in(15)
    );
\sig_child_addr_cntr_msh[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(13),
      I1 => sig_child_addr_cntr_msh_reg(12),
      I2 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I3 => sig_child_addr_cntr_msh_reg(11),
      O => \sig_child_addr_cntr_msh[15]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => data(1),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(0),
      I3 => sig_child_addr_cntr_msh_reg(1),
      O => p_0_in(1)
    );
\sig_child_addr_cntr_msh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(2),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(2),
      I3 => sig_child_addr_cntr_msh_reg(0),
      I4 => sig_child_addr_cntr_msh_reg(1),
      O => p_0_in(2)
    );
\sig_child_addr_cntr_msh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => data(3),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(3),
      I3 => sig_child_addr_cntr_msh_reg(1),
      I4 => sig_child_addr_cntr_msh_reg(0),
      I5 => sig_child_addr_cntr_msh_reg(2),
      O => p_0_in(3)
    );
\sig_child_addr_cntr_msh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(4),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(4),
      I3 => \sig_child_addr_cntr_msh[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\sig_child_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(2),
      I1 => sig_child_addr_cntr_msh_reg(0),
      I2 => sig_child_addr_cntr_msh_reg(1),
      I3 => sig_child_addr_cntr_msh_reg(3),
      O => \sig_child_addr_cntr_msh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(5),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(5),
      I3 => \sig_child_addr_cntr_msh[5]_i_2_n_0\,
      O => p_0_in(5)
    );
\sig_child_addr_cntr_msh[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(3),
      I1 => sig_child_addr_cntr_msh_reg(1),
      I2 => sig_child_addr_cntr_msh_reg(0),
      I3 => sig_child_addr_cntr_msh_reg(2),
      I4 => sig_child_addr_cntr_msh_reg(4),
      O => \sig_child_addr_cntr_msh[5]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(6),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(6),
      I3 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      O => p_0_in(6)
    );
\sig_child_addr_cntr_msh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B88BB8"
    )
        port map (
      I0 => data(7),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(7),
      I3 => sig_child_addr_cntr_msh_reg(6),
      I4 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      O => p_0_in(7)
    );
\sig_child_addr_cntr_msh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => data(8),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(8),
      I3 => sig_child_addr_cntr_msh_reg(6),
      I4 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I5 => sig_child_addr_cntr_msh_reg(7),
      O => p_0_in(8)
    );
\sig_child_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(4),
      I1 => sig_child_addr_cntr_msh_reg(2),
      I2 => sig_child_addr_cntr_msh_reg(0),
      I3 => sig_child_addr_cntr_msh_reg(1),
      I4 => sig_child_addr_cntr_msh_reg(3),
      I5 => sig_child_addr_cntr_msh_reg(5),
      O => \sig_child_addr_cntr_msh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(9),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(9),
      I3 => \sig_child_addr_cntr_msh[9]_i_2_n_0\,
      O => p_0_in(9)
    );
\sig_child_addr_cntr_msh[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(7),
      I1 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I2 => sig_child_addr_cntr_msh_reg(6),
      I3 => sig_child_addr_cntr_msh_reg(8),
      O => \sig_child_addr_cntr_msh[9]_i_2_n_0\
    );
\sig_child_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(0),
      Q => sig_child_addr_cntr_msh_reg(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(10),
      Q => sig_child_addr_cntr_msh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(11),
      Q => sig_child_addr_cntr_msh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(12),
      Q => sig_child_addr_cntr_msh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(13),
      Q => sig_child_addr_cntr_msh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(14),
      Q => sig_child_addr_cntr_msh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(15),
      Q => sig_child_addr_cntr_msh_reg(15),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(1),
      Q => sig_child_addr_cntr_msh_reg(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(2),
      Q => sig_child_addr_cntr_msh_reg(2),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(3),
      Q => sig_child_addr_cntr_msh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(4),
      Q => sig_child_addr_cntr_msh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(5),
      Q => sig_child_addr_cntr_msh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(6),
      Q => sig_child_addr_cntr_msh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(7),
      Q => sig_child_addr_cntr_msh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(8),
      Q => sig_child_addr_cntr_msh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(9),
      Q => sig_child_addr_cntr_msh_reg(9),
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => sig_predict_child_addr_lsh(15),
      O => sig_child_addr_lsh_rollover9_out
    );
sig_child_addr_lsh_rollover_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(4),
      I1 => dout(2),
      O => sig_child_addr_lsh_rollover_reg_i_10_n_0
    );
sig_child_addr_lsh_rollover_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(3),
      I1 => dout(1),
      O => sig_child_addr_lsh_rollover_reg_i_11_n_0
    );
sig_child_addr_lsh_rollover_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      I1 => dout(0),
      O => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
sig_child_addr_lsh_rollover_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(10),
      I1 => dout(8),
      O => sig_child_addr_lsh_rollover_reg_i_4_n_0
    );
sig_child_addr_lsh_rollover_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(9),
      I1 => dout(7),
      O => sig_child_addr_lsh_rollover_reg_i_5_n_0
    );
sig_child_addr_lsh_rollover_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(8),
      I1 => dout(6),
      O => sig_child_addr_lsh_rollover_reg_i_6_n_0
    );
sig_child_addr_lsh_rollover_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(7),
      I1 => dout(5),
      O => sig_child_addr_lsh_rollover_reg_i_7_n_0
    );
sig_child_addr_lsh_rollover_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(6),
      I1 => dout(4),
      O => sig_child_addr_lsh_rollover_reg_i_8_n_0
    );
sig_child_addr_lsh_rollover_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(5),
      I1 => dout(3),
      O => sig_child_addr_lsh_rollover_reg_i_9_n_0
    );
sig_child_addr_lsh_rollover_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_addr_lsh_rollover9_out,
      Q => sig_child_addr_lsh_rollover_reg,
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CI_TOP => '0',
      CO(7 downto 5) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(7 downto 5),
      CO(4) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_3,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_4,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_5,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_6,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_7,
      DI(7 downto 1) => B"0000000",
      DI(0) => sig_child_addr_cntr_lsh_reg(10),
      O(7 downto 6) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED(7 downto 6),
      O(5) => sig_predict_child_addr_lsh(15),
      O(4 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED(4 downto 0),
      S(7 downto 6) => B"00",
      S(5) => p_1_in8_in,
      S(4 downto 1) => sig_child_addr_cntr_lsh_reg(14 downto 11),
      S(0) => sig_child_addr_lsh_rollover_reg_i_4_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(6) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,
      CO(5) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,
      CO(4) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_3,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_4,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_5,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_6,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_7,
      DI(7 downto 1) => sig_child_addr_cntr_lsh_reg(9 downto 3),
      DI(0) => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      O(7 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7) => sig_child_addr_lsh_rollover_reg_i_5_n_0,
      S(6) => sig_child_addr_lsh_rollover_reg_i_6_n_0,
      S(5) => sig_child_addr_lsh_rollover_reg_i_7_n_0,
      S(4) => sig_child_addr_lsh_rollover_reg_i_8_n_0,
      S(3) => sig_child_addr_lsh_rollover_reg_i_9_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_10_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_11_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
\sig_child_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(0),
      Q => \sig_child_addr_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(10),
      Q => \sig_child_addr_reg_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(11),
      Q => \sig_child_addr_reg_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(12),
      Q => \sig_child_addr_reg_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(13),
      Q => \sig_child_addr_reg_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(14),
      Q => \sig_child_addr_reg_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(15),
      Q => \sig_child_addr_reg_reg_n_0_[15]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(16),
      Q => data(0),
      R => SR(0)
    );
\sig_child_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(17),
      Q => data(1),
      R => SR(0)
    );
\sig_child_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(18),
      Q => data(2),
      R => SR(0)
    );
\sig_child_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(19),
      Q => data(3),
      R => SR(0)
    );
\sig_child_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(1),
      Q => \sig_child_addr_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(20),
      Q => data(4),
      R => SR(0)
    );
\sig_child_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(21),
      Q => data(5),
      R => SR(0)
    );
\sig_child_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(22),
      Q => data(6),
      R => SR(0)
    );
\sig_child_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(23),
      Q => data(7),
      R => SR(0)
    );
\sig_child_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(24),
      Q => data(8),
      R => SR(0)
    );
\sig_child_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(25),
      Q => data(9),
      R => SR(0)
    );
\sig_child_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(26),
      Q => data(10),
      R => SR(0)
    );
\sig_child_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(27),
      Q => data(11),
      R => SR(0)
    );
\sig_child_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(28),
      Q => data(12),
      R => SR(0)
    );
\sig_child_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(29),
      Q => data(13),
      R => SR(0)
    );
\sig_child_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(2),
      Q => \sig_child_addr_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(30),
      Q => data(14),
      R => SR(0)
    );
\sig_child_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(31),
      Q => data(15),
      R => SR(0)
    );
\sig_child_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(32),
      Q => \sig_child_addr_reg_reg_n_0_[32]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(33),
      Q => \sig_child_addr_reg_reg_n_0_[33]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(34),
      Q => \sig_child_addr_reg_reg_n_0_[34]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(35),
      Q => \sig_child_addr_reg_reg_n_0_[35]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(36),
      Q => \sig_child_addr_reg_reg_n_0_[36]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(37),
      Q => \sig_child_addr_reg_reg_n_0_[37]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(38),
      Q => \sig_child_addr_reg_reg_n_0_[38]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(39),
      Q => \sig_child_addr_reg_reg_n_0_[39]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(3),
      Q => \sig_child_addr_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(40),
      Q => \sig_child_addr_reg_reg_n_0_[40]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(41),
      Q => \sig_child_addr_reg_reg_n_0_[41]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(42),
      Q => \sig_child_addr_reg_reg_n_0_[42]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(43),
      Q => \sig_child_addr_reg_reg_n_0_[43]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(44),
      Q => \sig_child_addr_reg_reg_n_0_[44]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(45),
      Q => \sig_child_addr_reg_reg_n_0_[45]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(46),
      Q => \sig_child_addr_reg_reg_n_0_[46]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(47),
      Q => \sig_child_addr_reg_reg_n_0_[47]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(48),
      Q => \sig_child_addr_reg_reg_n_0_[48]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(49),
      Q => \sig_child_addr_reg_reg_n_0_[49]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(4),
      Q => \sig_child_addr_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(50),
      Q => \sig_child_addr_reg_reg_n_0_[50]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(51),
      Q => \sig_child_addr_reg_reg_n_0_[51]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(52),
      Q => \sig_child_addr_reg_reg_n_0_[52]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(53),
      Q => \sig_child_addr_reg_reg_n_0_[53]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(54),
      Q => \sig_child_addr_reg_reg_n_0_[54]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(55),
      Q => \sig_child_addr_reg_reg_n_0_[55]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(56),
      Q => \sig_child_addr_reg_reg_n_0_[56]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(57),
      Q => \sig_child_addr_reg_reg_n_0_[57]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(58),
      Q => \sig_child_addr_reg_reg_n_0_[58]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(59),
      Q => \sig_child_addr_reg_reg_n_0_[59]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(5),
      Q => \sig_child_addr_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(60),
      Q => \sig_child_addr_reg_reg_n_0_[60]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(61),
      Q => \sig_child_addr_reg_reg_n_0_[61]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(62),
      Q => \sig_child_addr_reg_reg_n_0_[62]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(63),
      Q => \sig_child_addr_reg_reg_n_0_[63]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(6),
      Q => \sig_child_addr_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(7),
      Q => \sig_child_addr_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(8),
      Q => \sig_child_addr_reg_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(9),
      Q => \sig_child_addr_reg_reg_n_0_[9]\,
      R => SR(0)
    );
sig_child_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_burst_type_reg,
      Q => sig_child_burst_type_reg,
      R => SR(0)
    );
sig_child_cmd_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_psm_ld_chcmd_reg,
      Q => sig_child_cmd_reg_full,
      R => SR(0)
    );
sig_child_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_calc2dm_calc_err,
      Q => sig_child_error_reg,
      R => SR(0)
    );
sig_child_qual_burst_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_burst_type_reg,
      Q => sig_child_qual_burst_type,
      R => sig_init_reg
    );
sig_child_qual_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_error_reg,
      Q => sig_child_qual_error_reg,
      R => sig_init_reg
    );
sig_child_qual_first_of_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070777000"
    )
        port map (
      I0 => dout(9),
      I1 => sig_pcc2sf_xfer_ready,
      I2 => sig_needed_2_realign_cmds,
      I3 => \^sig_csm_pop_child_cmd\,
      I4 => \^sig_child_qual_first_of_2\,
      I5 => sig_init_reg,
      O => sig_child_qual_first_of_2_i_1_n_0
    );
sig_child_qual_first_of_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_first_of_2_i_1_n_0,
      Q => \^sig_child_qual_first_of_2\,
      R => '0'
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55054444"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_csm_ld_xfer,
      I2 => sig_inhibit_rdy_n_0,
      I3 => sig_cmd2addr_valid_reg_0,
      I4 => \^sig_mstr2addr_cmd_valid\,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_csm_ld_xfer,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_cmd2data_valid_reg_0,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_csm_ld_xfer_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      O => sig_csm_ld_xfer_ns
    );
sig_csm_ld_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_ld_xfer_ns,
      Q => sig_csm_ld_xfer,
      R => sig_init_reg
    );
sig_csm_pop_child_cmd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      O => sig_csm_pop_child_cmd_ns
    );
sig_csm_pop_child_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_child_cmd_ns,
      Q => \^sig_csm_pop_child_cmd\,
      R => sig_init_reg
    );
sig_csm_pop_sf_fifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => \^sig_mstr2data_cmd_valid\,
      O => sig_csm_pop_sf_fifo_ns
    );
sig_csm_pop_sf_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_sf_fifo_ns,
      Q => sig_pcc2sf_xfer_ready,
      R => sig_init_reg
    );
sig_first_realigner_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DC"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => sig_push_input_reg16_out,
      I2 => sig_first_realigner_cmd,
      I3 => sig_init_reg,
      O => sig_first_realigner_cmd_i_1_n_0
    );
sig_first_realigner_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_first_realigner_cmd_i_1_n_0,
      Q => sig_first_realigner_cmd,
      R => '0'
    );
\sig_input_addr_reg[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^sig_psm_halt\,
      I1 => \^sig_input_reg_empty\,
      I2 => Q(0),
      I3 => sig_calc2dm_calc_err,
      O => sig_push_input_reg16_out
    );
\sig_input_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(18),
      Q => sig_input_addr_reg(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(28),
      Q => sig_input_addr_reg(10),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(29),
      Q => sig_input_addr_reg(11),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(30),
      Q => sig_input_addr_reg(12),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(31),
      Q => sig_input_addr_reg(13),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(32),
      Q => sig_input_addr_reg(14),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(33),
      Q => sig_input_addr_reg(15),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(34),
      Q => sig_input_addr_reg(16),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(35),
      Q => sig_input_addr_reg(17),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(36),
      Q => sig_input_addr_reg(18),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(37),
      Q => sig_input_addr_reg(19),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(19),
      Q => sig_input_addr_reg(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(38),
      Q => sig_input_addr_reg(20),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(39),
      Q => sig_input_addr_reg(21),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(40),
      Q => sig_input_addr_reg(22),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(41),
      Q => sig_input_addr_reg(23),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(42),
      Q => sig_input_addr_reg(24),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(43),
      Q => sig_input_addr_reg(25),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(44),
      Q => sig_input_addr_reg(26),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(45),
      Q => sig_input_addr_reg(27),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(46),
      Q => sig_input_addr_reg(28),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(47),
      Q => sig_input_addr_reg(29),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(20),
      Q => sig_input_addr_reg(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(48),
      Q => sig_input_addr_reg(30),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(49),
      Q => sig_input_addr_reg(31),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(50),
      Q => sig_input_addr_reg(32),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(51),
      Q => sig_input_addr_reg(33),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(52),
      Q => sig_input_addr_reg(34),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(53),
      Q => sig_input_addr_reg(35),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(54),
      Q => sig_input_addr_reg(36),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(55),
      Q => sig_input_addr_reg(37),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(56),
      Q => sig_input_addr_reg(38),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(57),
      Q => sig_input_addr_reg(39),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(21),
      Q => sig_input_addr_reg(3),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(58),
      Q => sig_input_addr_reg(40),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(59),
      Q => sig_input_addr_reg(41),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(60),
      Q => sig_input_addr_reg(42),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(61),
      Q => sig_input_addr_reg(43),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(62),
      Q => sig_input_addr_reg(44),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(63),
      Q => sig_input_addr_reg(45),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(64),
      Q => sig_input_addr_reg(46),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(65),
      Q => sig_input_addr_reg(47),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(66),
      Q => sig_input_addr_reg(48),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(67),
      Q => sig_input_addr_reg(49),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(22),
      Q => sig_input_addr_reg(4),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(68),
      Q => sig_input_addr_reg(50),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(69),
      Q => sig_input_addr_reg(51),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(70),
      Q => sig_input_addr_reg(52),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(71),
      Q => sig_input_addr_reg(53),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(72),
      Q => sig_input_addr_reg(54),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(73),
      Q => sig_input_addr_reg(55),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(74),
      Q => sig_input_addr_reg(56),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(75),
      Q => sig_input_addr_reg(57),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(76),
      Q => sig_input_addr_reg(58),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(77),
      Q => sig_input_addr_reg(59),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(23),
      Q => sig_input_addr_reg(5),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(78),
      Q => sig_input_addr_reg(60),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(79),
      Q => sig_input_addr_reg(61),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(80),
      Q => sig_input_addr_reg(62),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(81),
      Q => sig_input_addr_reg(63),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(24),
      Q => sig_input_addr_reg(6),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(25),
      Q => sig_input_addr_reg(7),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(26),
      Q => sig_input_addr_reg(8),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(27),
      Q => sig_input_addr_reg(9),
      R => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(16),
      Q => sig_input_burst_type_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => \out\(17),
      Q => sig_input_eof_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg16_out,
      D => '0',
      Q => \^sig_input_reg_empty\,
      S => sig_input_cache_type_reg0
    );
sig_needed_2_realign_cmds_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h,
      O => sig_needed_2_realign_cmds_i_1_n_0
    );
sig_needed_2_realign_cmds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_needed_2_realign_cmds_i_1_n_0,
      Q => sig_needed_2_realign_cmds,
      R => SR(0)
    );
sig_psm_halt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_psm_state(1),
      I1 => sig_psm_state(0),
      O => sig_psm_halt_ns
    );
sig_psm_halt_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_halt_ns,
      Q => \^sig_psm_halt\,
      S => sig_init_reg
    );
sig_psm_ld_calc1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      O => sig_psm_ld_calc1_ns
    );
sig_psm_ld_calc1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_calc1_ns,
      Q => sig_psm_ld_calc1,
      R => sig_init_reg
    );
sig_psm_ld_chcmd_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_psm_state(1),
      I2 => sig_child_cmd_reg_full,
      I3 => sig_psm_state(0),
      O => sig_psm_ld_chcmd_reg_ns
    );
sig_psm_ld_chcmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_chcmd_reg_ns,
      Q => sig_psm_ld_chcmd_reg,
      R => sig_init_reg
    );
sig_psm_ld_realigner_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4200"
    )
        port map (
      I0 => sig_psm_state(1),
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(0),
      I3 => sig_realign_reg_empty,
      O => sig_psm_ld_realigner_reg_ns
    );
sig_psm_ld_realigner_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_realigner_reg_ns,
      Q => sig_psm_ld_realigner_reg,
      R => sig_init_reg
    );
sig_psm_pop_input_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBAAAAAAAAAAA"
    )
        port map (
      I0 => sig_psm_pop_input_cmd_i_2_n_0,
      I1 => sig_calc2dm_calc_err,
      I2 => sig_first_realigner_cmd,
      I3 => sig_skip_align2mbaa,
      I4 => sig_skip_align2mbaa_s_h,
      I5 => sig_psm_ld_chcmd_reg_ns,
      O => sig_psm_pop_input_cmd_ns
    );
sig_psm_pop_input_cmd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_psm_state(0),
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(1),
      O => sig_psm_pop_input_cmd_i_2_n_0
    );
sig_psm_pop_input_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_pop_input_cmd_ns,
      Q => sig_psm_pop_input_cmd,
      R => sig_init_reg
    );
\sig_realign_btt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(0),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(0),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(10),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(10),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(11),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(11),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(12),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(12),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(13),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(13),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(14),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(14),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(15),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(15),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(1),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(1),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(2),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(2),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(3),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(3),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(4),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(4),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(5),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(5),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(6),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(6),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(7),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(7),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(8),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(8),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(9),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(9),
      R => sig_realign_tag_reg0
    );
sig_realign_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_calc2dm_calc_err,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(18),
      R => sig_realign_tag_reg0
    );
sig_realign_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEFEFFFFFFFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => sig_bytes_to_mbaa(10),
      I2 => sig_realign_cmd_cmplt_reg_i_3_n_0,
      I3 => sig_btt_lt_b2mbaa2,
      I4 => sig_realign_cmd_cmplt_reg_i_4_n_0,
      I5 => sig_first_realigner_cmd,
      O => sig_realign_cmd_cmplt_reg0
    );
sig_realign_cmd_cmplt_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => sig_btt_residue_slice(8),
      I1 => sig_input_addr_reg(7),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(6),
      I4 => sig_input_addr_reg(8),
      O => sig_realign_cmd_cmplt_reg_i_10_n_0
    );
sig_realign_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => sig_input_addr_reg(8),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(6),
      I4 => sig_input_addr_reg(9),
      O => sig_bytes_to_mbaa(10)
    );
sig_realign_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => sig_btt_upper_slice(3),
      I1 => sig_btt_upper_slice(0),
      I2 => sig_btt_upper_slice(2),
      I3 => sig_first_realigner_cmd,
      I4 => sig_btt_upper_slice(1),
      I5 => sig_btt_upper_slice(4),
      O => sig_realign_cmd_cmplt_reg_i_3_n_0
    );
sig_realign_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_realign_cmd_cmplt_reg_i_5_n_0,
      I1 => sig_realign_cmd_cmplt_reg_i_6_n_0,
      I2 => sig_realign_cmd_cmplt_reg_i_7_n_0,
      I3 => sig_realign_cmd_cmplt_reg_i_8_n_0,
      I4 => sig_realign_cmd_cmplt_reg_i_9_n_0,
      I5 => sig_realign_cmd_cmplt_reg_i_10_n_0,
      O => sig_realign_cmd_cmplt_reg_i_4_n_0
    );
sig_realign_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F99F9FF6"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_btt_lt_b2mbaa2_carry_i_14_n_0,
      I4 => sig_btt_residue_slice(4),
      O => sig_realign_cmd_cmplt_reg_i_5_n_0
    );
sig_realign_cmd_cmplt_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => sig_btt_residue_slice(10),
      I1 => sig_input_addr_reg(9),
      I2 => sig_input_addr_reg(6),
      I3 => \sig_realigner_btt2[8]_i_2_n_0\,
      I4 => sig_input_addr_reg(8),
      I5 => sig_input_addr_reg(7),
      O => sig_realign_cmd_cmplt_reg_i_6_n_0
    );
sig_realign_cmd_cmplt_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DEBD7BE7"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_input_addr_reg(7),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(6),
      I4 => sig_btt_residue_slice(7),
      O => sig_realign_cmd_cmplt_reg_i_7_n_0
    );
sig_realign_cmd_cmplt_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFBFFBFE"
    )
        port map (
      I0 => \FSM_sequential_sig_psm_state[2]_i_7_n_0\,
      I1 => sig_btt_residue_slice(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_btt_residue_slice(0),
      O => sig_realign_cmd_cmplt_reg_i_8_n_0
    );
sig_realign_cmd_cmplt_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55555565"
    )
        port map (
      I0 => sig_btt_residue_slice(9),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(8),
      I4 => sig_input_addr_reg(7),
      I5 => sig_input_addr_reg(9),
      O => sig_realign_cmd_cmplt_reg_i_9_n_0
    );
sig_realign_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_cmd_cmplt_reg0,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(17),
      R => sig_realign_tag_reg0
    );
sig_realign_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_eof_reg,
      I1 => sig_realign_cmd_cmplt_reg0,
      O => sig_realign_eof_reg0
    );
sig_realign_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_eof_reg0,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(16),
      R => sig_realign_tag_reg0
    );
sig_realign_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => '0',
      Q => sig_realign_reg_empty,
      S => sig_realign_tag_reg0
    );
sig_realign_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_psm_ld_realigner_reg,
      I2 => \^sig_mstr2dre_cmd_valid\,
      I3 => sig_inhibit_rdy_n_1,
      I4 => \sig_realign_strt_offset_reg_reg[0]_1\,
      O => sig_realign_tag_reg0
    );
sig_realign_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_psm_ld_realigner_reg,
      Q => \^sig_mstr2dre_cmd_valid\,
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_psm_ld_calc1,
      I1 => sig_input_addr_reg(2),
      O => sig_realign_strt_offset
    );
\sig_realign_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(19),
      R => sig_realign_tag_reg0
    );
\sig_realigner_btt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_realign_cmd_cmplt_reg0,
      I2 => sig_input_addr_reg(0),
      O => sig_realigner_btt(0)
    );
\sig_realigner_btt2[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_residue_slice(10),
      I1 => sig_realign_cmd_cmplt_reg0,
      O => sig_realigner_btt(10)
    );
\sig_realigner_btt2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_upper_slice(0),
      I1 => sig_realign_cmd_cmplt_reg0,
      O => sig_realigner_btt(11)
    );
\sig_realigner_btt2[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_upper_slice(1),
      I1 => sig_realign_cmd_cmplt_reg0,
      O => sig_realigner_btt(12)
    );
\sig_realigner_btt2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_upper_slice(2),
      I1 => sig_realign_cmd_cmplt_reg0,
      O => sig_realigner_btt(13)
    );
\sig_realigner_btt2[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_upper_slice(3),
      I1 => sig_realign_cmd_cmplt_reg0,
      O => sig_realigner_btt(14)
    );
\sig_realigner_btt2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_upper_slice(4),
      I1 => sig_realign_cmd_cmplt_reg0,
      O => sig_realigner_btt(15)
    );
\sig_realigner_btt2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_realign_cmd_cmplt_reg0,
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      O => sig_realigner_btt(1)
    );
\sig_realigner_btt2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B8BB8"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_realign_cmd_cmplt_reg0,
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(1),
      O => sig_realigner_btt(2)
    );
\sig_realigner_btt2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBB8"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_realign_cmd_cmplt_reg0,
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(1),
      I5 => sig_input_addr_reg(3),
      O => sig_realigner_btt(3)
    );
\sig_realigner_btt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_realign_cmd_cmplt_reg0,
      I2 => \sig_realigner_btt2[4]_i_2_n_0\,
      O => sig_realigner_btt(4)
    );
\sig_realigner_btt2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => sig_input_addr_reg(4),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(3),
      O => \sig_realigner_btt2[4]_i_2_n_0\
    );
\sig_realigner_btt2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_realign_cmd_cmplt_reg0,
      I2 => \sig_realigner_btt2[5]_i_2_n_0\,
      O => sig_realigner_btt(5)
    );
\sig_realigner_btt2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(2),
      I5 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[5]_i_2_n_0\
    );
\sig_realigner_btt2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_realign_cmd_cmplt_reg0,
      I2 => sig_input_addr_reg(6),
      I3 => \sig_realigner_btt2[8]_i_2_n_0\,
      O => sig_realigner_btt(6)
    );
\sig_realigner_btt2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BB88B"
    )
        port map (
      I0 => sig_btt_residue_slice(7),
      I1 => sig_realign_cmd_cmplt_reg0,
      I2 => sig_input_addr_reg(7),
      I3 => \sig_realigner_btt2[8]_i_2_n_0\,
      I4 => sig_input_addr_reg(6),
      O => sig_realigner_btt(7)
    );
\sig_realigner_btt2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B8B8BB88B8B"
    )
        port map (
      I0 => sig_btt_residue_slice(8),
      I1 => sig_realign_cmd_cmplt_reg0,
      I2 => sig_input_addr_reg(8),
      I3 => sig_input_addr_reg(6),
      I4 => \sig_realigner_btt2[8]_i_2_n_0\,
      I5 => sig_input_addr_reg(7),
      O => sig_realigner_btt(8)
    );
\sig_realigner_btt2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(5),
      I5 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[8]_i_2_n_0\
    );
\sig_realigner_btt2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_btt_residue_slice(9),
      I1 => sig_realign_cmd_cmplt_reg0,
      I2 => \sig_realigner_btt2[9]_i_2_n_0\,
      O => sig_realigner_btt(9)
    );
\sig_realigner_btt2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555655"
    )
        port map (
      I0 => sig_input_addr_reg(9),
      I1 => sig_input_addr_reg(7),
      I2 => sig_input_addr_reg(8),
      I3 => \sig_realigner_btt2[8]_i_2_n_0\,
      I4 => sig_input_addr_reg(6),
      O => \sig_realigner_btt2[9]_i_2_n_0\
    );
\sig_realigner_btt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(0),
      Q => sig_realigner_btt2(0),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(10),
      Q => sig_realigner_btt2(10),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(11),
      Q => sig_realigner_btt2(11),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(12),
      Q => sig_realigner_btt2(12),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(13),
      Q => sig_realigner_btt2(13),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(14),
      Q => sig_realigner_btt2(14),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(15),
      Q => sig_realigner_btt2(15),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(1),
      Q => sig_realigner_btt2(1),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(2),
      Q => sig_realigner_btt2(2),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(3),
      Q => sig_realigner_btt2(3),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(4),
      Q => sig_realigner_btt2(4),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(5),
      Q => sig_realigner_btt2(5),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(6),
      Q => sig_realigner_btt2(6),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(7),
      Q => sig_realigner_btt2(7),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(8),
      Q => sig_realigner_btt2(8),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(9),
      Q => sig_realigner_btt2(9),
      R => sig_init_reg
    );
sig_skip_align2mbaa_s_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C5C0"
    )
        port map (
      I0 => sig_psm_ld_chcmd_reg,
      I1 => sig_skip_align2mbaa,
      I2 => sig_psm_ld_realigner_reg,
      I3 => sig_skip_align2mbaa_s_h,
      I4 => sig_init_reg,
      O => sig_skip_align2mbaa_s_h_i_1_n_0
    );
sig_skip_align2mbaa_s_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_skip_align2mbaa_s_h_i_1_n_0,
      Q => sig_skip_align2mbaa_s_h,
      R => '0'
    );
\sig_xfer_addr_reg[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAAABABBBAAA"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_csm_ld_xfer,
      I2 => sig_xfer_is_seq_reg_reg_1,
      I3 => \^sig_mstr2addr_cmd_valid\,
      I4 => sig_wr_fifo,
      I5 => \^sig_mstr2data_cmd_valid\,
      O => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(0),
      Q => \in\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(10),
      Q => \in\(10),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(11),
      Q => \in\(11),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(12),
      Q => \in\(12),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(13),
      Q => \in\(13),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(14),
      Q => \in\(14),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => p_1_in8_in,
      Q => \in\(15),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(0),
      Q => \in\(16),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(1),
      Q => \in\(17),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(2),
      Q => \in\(18),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(3),
      Q => \in\(19),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(1),
      Q => \in\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(4),
      Q => \in\(20),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(5),
      Q => \in\(21),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(6),
      Q => \in\(22),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(7),
      Q => \in\(23),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(8),
      Q => \in\(24),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(9),
      Q => \in\(25),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(10),
      Q => \in\(26),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(11),
      Q => \in\(27),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(12),
      Q => \in\(28),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(13),
      Q => \in\(29),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      Q => \in\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(14),
      Q => \in\(30),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(15),
      Q => \in\(31),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      Q => \in\(32),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      Q => \in\(33),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      Q => \in\(34),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      Q => \in\(35),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      Q => \in\(36),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      Q => \in\(37),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      Q => \in\(38),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      Q => \in\(39),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(3),
      Q => \in\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      Q => \in\(40),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      Q => \in\(41),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      Q => \in\(42),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      Q => \in\(43),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      Q => \in\(44),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      Q => \in\(45),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      Q => \in\(46),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      Q => \in\(47),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      Q => \in\(48),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      Q => \in\(49),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(4),
      Q => \in\(4),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      Q => \in\(50),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      Q => \in\(51),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      Q => \in\(52),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      Q => \in\(53),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      Q => \in\(54),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      Q => \in\(55),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      Q => \in\(56),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      Q => \in\(57),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      Q => \in\(58),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      Q => \in\(59),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(5),
      Q => \in\(5),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      Q => \in\(60),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      Q => \in\(61),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      Q => \in\(62),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      Q => \in\(63),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(6),
      Q => \in\(6),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(7),
      Q => \in\(7),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(8),
      Q => \in\(8),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(9),
      Q => \in\(9),
      R => sig_xfer_cache_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_error_reg,
      Q => \in\(73),
      R => sig_xfer_cache_reg0
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => sig_child_qual_error_reg,
      I1 => \^sig_child_qual_first_of_2\,
      I2 => dout(10),
      I3 => dout(9),
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(1),
      R => sig_xfer_cache_reg0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_is_seq_reg_reg_0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFEE001"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(0),
      I1 => sig_child_addr_cntr_lsh_reg(1),
      I2 => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      I3 => dout(0),
      I4 => dout(1),
      O => sig_xfer_len(0)
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFEE0000001"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(1),
      I1 => sig_child_addr_cntr_lsh_reg(0),
      I2 => dout(1),
      I3 => dout(0),
      I4 => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      I5 => dout(2),
      O => sig_xfer_len(1)
    );
\sig_xfer_len_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000001"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(1),
      I1 => sig_child_addr_cntr_lsh_reg(0),
      I2 => dout(1),
      I3 => dout(0),
      I4 => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      I5 => dout(2),
      O => \sig_child_addr_cntr_lsh_reg[1]_0\
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_len(0),
      Q => \in\(64),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_len(1),
      Q => \in\(65),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(0),
      Q => \in\(66),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(1),
      Q => \in\(67),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(2),
      Q => \in\(68),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(3),
      Q => \in\(69),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(4),
      Q => \in\(70),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(5),
      Q => \in\(71),
      R => sig_xfer_cache_reg0
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_burst_type,
      Q => \in\(72),
      R => sig_xfer_cache_reg0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_pcc2sf_xfer_ready,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_mssai_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : out STD_LOGIC;
    ld_btt_cntr_reg10 : out STD_LOGIC;
    \GEN_INDET_BTT.lsig_absorb2tlast_reg\ : out STD_LOGIC;
    sig_btt_eq_0_reg : out STD_LOGIC;
    sig_eop_sent1_out : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_1\ : out STD_LOGIC;
    sig_cmd_full0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    sig_eop_halt_xfer_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \sig_data_reg_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_data_reg_out_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mssa_index_reg_out_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo_reg : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_valid_fifo_ld12_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_eq_0_reg_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_1 : in STD_LOGIC;
    sig_btt_eq_0_reg_2 : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[10]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\ : in STD_LOGIC;
    sig_dre2ibtt_eop_reg_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    full : in STD_LOGIC;
    empty : in STD_LOGIC;
    rd_rst_busy : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_m_valid_out_reg_1 : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_mssai_skid_buf : entity is "axi_datamover_mssai_skid_buf";
end design_0_IR_vdma_0_axi_datamover_mssai_skid_buf;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_mssai_skid_buf is
  signal \^gen_indet_btt.lsig_absorb2tlast_reg\ : STD_LOGIC;
  signal \^include_packing.lsig_0ffset_cntr_reg[0]\ : STD_LOGIC;
  signal \^include_packing.lsig_0ffset_cntr_reg[0]_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[4]\ : STD_LOGIC;
  signal lsig_set_absorb2tlast : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_dre2ibtt_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_dup_i_2_n_0 : STD_LOGIC;
  signal sig_m_valid_dup_i_4_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal \^sig_m_valid_out_reg_0\ : STD_LOGIC;
  signal \^sig_mssa_index_reg_out_reg[1]_0\ : STD_LOGIC;
  signal \^sig_mssa_index_reg_out_reg[1]_1\ : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup2 : signal is "no";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup3 : signal is "no";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup4 : signal is "no";
  signal \sig_s_ready_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_strm_tlast : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_first_dbeat_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_packer_full_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_btt_cntr[15]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of sig_eop_sent_reg_i_1 : label is "soft_lutpair127";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute KEEP of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute KEEP of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_INDET_BTT.lsig_absorb2tlast_reg\ <= \^gen_indet_btt.lsig_absorb2tlast_reg\;
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ <= \^include_packing.lsig_0ffset_cntr_reg[0]\;
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ <= \^include_packing.lsig_0ffset_cntr_reg[0]_0\;
  \INFERRED_GEN.cnt_i_reg[4]\ <= \^inferred_gen.cnt_i_reg[4]\;
  \out\ <= sig_s_ready_out;
  sig_m_valid_out_reg_0 <= \^sig_m_valid_out_reg_0\;
  \sig_mssa_index_reg_out_reg[1]_0\ <= \^sig_mssa_index_reg_out_reg[1]_0\;
  \sig_mssa_index_reg_out_reg[1]_1\ <= \^sig_mssa_index_reg_out_reg[1]_1\;
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F0088000000"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[1]_1\,
      I1 => \^sig_m_valid_out_reg_0\,
      I2 => sig_sm_pop_cmd_fifo,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I4 => lsig_cmd_fetch_pause,
      I5 => sig_need_cmd_flush,
      O => sig_sm_pop_cmd_fifo_reg
    );
\GEN_INDET_BTT.lsig_absorb2tlast_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C8C8"
    )
        port map (
      I0 => lsig_set_absorb2tlast,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => lsig_absorb2tlast,
      I3 => sig_strm_tlast,
      I4 => sig_m_valid_out,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(10),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(11),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(12),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(13),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(14),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(15),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(16),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(17),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(18),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(19),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(20),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(21),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(22),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(23),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(24),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(25),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(26),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(27),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(28),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(29),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(30),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(31),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(8),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(9),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[31]_1\(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088808"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[1]_1\,
      I1 => \^sig_m_valid_out_reg_0\,
      I2 => lsig_0ffset_cntr,
      I3 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I4 => \sig_burst_dbeat_cntr_reg[6]_0\,
      O => sig_eop_halt_xfer_reg_0(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF02000000000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\,
      I2 => Q(0),
      I3 => \^sig_mssa_index_reg_out_reg[1]_1\,
      I4 => sig_m_valid_out,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => sig_eop_halt_xfer_reg_0(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_0\,
      I1 => lsig_0ffset_cntr,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => \sig_burst_dbeat_cntr_reg[6]_0\,
      O => \^include_packing.lsig_0ffset_cntr_reg[0]_0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(10),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(11),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(12),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(13),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(14),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(15),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(16),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(17),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(18),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(19),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(20),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(21),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(22),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(23),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(24),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(25),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(26),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(27),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(28),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(29),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(30),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(31),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(8),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(9),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[31]_0\(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[1]_1\,
      I1 => \^sig_m_valid_out_reg_0\,
      I2 => lsig_0ffset_cntr,
      I3 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I4 => \sig_burst_dbeat_cntr_reg[6]_0\,
      O => sig_eop_halt_xfer_reg(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF02000000000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\,
      I2 => Q(0),
      I3 => \^sig_mssa_index_reg_out_reg[1]_1\,
      I4 => sig_m_valid_out,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => sig_eop_halt_xfer_reg(1)
    );
\INCLUDE_PACKING.lsig_first_dbeat_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[4]\,
      I1 => \^sig_m_valid_out_reg_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg\
    );
\INCLUDE_PACKING.lsig_packer_full_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[4]\,
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      I2 => lsig_packer_full,
      I3 => full,
      O => \INCLUDE_PACKING.lsig_packer_full_reg\
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^gen_indet_btt.lsig_absorb2tlast_reg\,
      I1 => sig_valid_fifo_ld12_out,
      I2 => CO(0),
      O => ld_btt_cntr_reg10
    );
\sig_btt_cntr[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8FFFF"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[1]_1\,
      I1 => \^sig_m_valid_out_reg_0\,
      I2 => lsig_set_absorb2tlast,
      I3 => lsig_absorb2tlast,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \^gen_indet_btt.lsig_absorb2tlast_reg\
    );
\sig_btt_cntr[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002F00"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_strm_tlast,
      I2 => sig_m_valid_dup_i_4_n_0,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(3),
      I4 => Q(0),
      O => lsig_set_absorb2tlast
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAE"
    )
        port map (
      I0 => \^gen_indet_btt.lsig_absorb2tlast_reg\,
      I1 => E(0),
      I2 => sig_btt_eq_0_reg_0,
      I3 => sig_btt_eq_0_reg_1,
      I4 => sig_btt_eq_0_reg_2,
      I5 => sig_btt_eq_0,
      O => sig_btt_eq_0_reg
    );
\sig_burst_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECCCFFFF"
    )
        port map (
      I0 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      I1 => \^inferred_gen.cnt_i_reg[4]\,
      I2 => \sig_burst_dbeat_cntr_reg[0]\,
      I3 => \sig_burst_dbeat_cntr_reg[0]_0\(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \sig_burst_dbeat_cntr_reg[6]\(0)
    );
\sig_burst_dbeat_cntr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_0\,
      I1 => lsig_0ffset_cntr,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => \sig_burst_dbeat_cntr_reg[6]_0\,
      O => \^include_packing.lsig_0ffset_cntr_reg[0]\
    );
\sig_byte_cntr[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \sig_byte_cntr_reg[10]\,
      O => \^sig_m_valid_out_reg_0\
    );
\sig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_0\,
      I1 => sig_clr_dbc_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_clr_dbc_reg_reg(0)
    );
\sig_byte_cntr[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[1]_0\,
      I1 => \^sig_m_valid_out_reg_0\,
      I2 => sig_clr_dbc_reg,
      O => \sig_mssa_index_reg_out_reg[1]_2\(0)
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555FFFFD555D555"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => lsig_absorb2tlast,
      I2 => sig_strm_tlast,
      I3 => sig_m_valid_out,
      I4 => lsig_set_absorb2tlast,
      I5 => \^inferred_gen.cnt_i_reg[4]\,
      O => sig_cmd_full0
    );
sig_cmd_full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8888"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_0\,
      I1 => \^sig_mssa_index_reg_out_reg[1]_1\,
      I2 => Q(0),
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4),
      O => \^inferred_gen.cnt_i_reg[4]\
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => dout(0),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => dout(10),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => dout(11),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => dout(12),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => dout(13),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => dout(14),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => dout(15),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => dout(16),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => dout(17),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => dout(18),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => dout(19),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => dout(1),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => dout(20),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => dout(21),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => dout(22),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => dout(23),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(24),
      I1 => dout(24),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(25),
      I1 => dout(25),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(26),
      I1 => dout(26),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(27),
      I1 => dout(27),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(28),
      I1 => dout(28),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(29),
      I1 => dout(29),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => dout(2),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(30),
      I1 => dout(30),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_m_valid_dup_i_2_n_0,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(31),
      I1 => dout(31),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => dout(3),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => dout(4),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => dout(5),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => dout(6),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => dout(7),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => dout(8),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => dout(9),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => sig_dre2ibtt_tdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => sig_dre2ibtt_tdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => sig_dre2ibtt_tdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => sig_dre2ibtt_tdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => sig_dre2ibtt_tdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => sig_dre2ibtt_tdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => sig_dre2ibtt_tdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => sig_dre2ibtt_tdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => sig_dre2ibtt_tdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => sig_dre2ibtt_tdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => sig_dre2ibtt_tdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => sig_dre2ibtt_tdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => sig_dre2ibtt_tdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => sig_dre2ibtt_tdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => sig_dre2ibtt_tdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => sig_dre2ibtt_tdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => sig_dre2ibtt_tdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => sig_dre2ibtt_tdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => sig_dre2ibtt_tdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => sig_dre2ibtt_tdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => sig_dre2ibtt_tdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => sig_dre2ibtt_tdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => sig_dre2ibtt_tdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => sig_dre2ibtt_tdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => sig_dre2ibtt_tdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => sig_dre2ibtt_tdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => sig_dre2ibtt_tdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => sig_dre2ibtt_tdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => sig_dre2ibtt_tdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => sig_dre2ibtt_tdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => sig_dre2ibtt_tdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => sig_dre2ibtt_tdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_dre2ibtt_eop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5000000"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[1]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1),
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(0),
      I3 => sig_m_valid_out,
      I4 => sig_strm_tlast,
      I5 => sig_dre2ibtt_eop_reg_reg,
      O => \^sig_mssa_index_reg_out_reg[1]_1\
    );
sig_dre2ibtt_tlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8888"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \^sig_mssa_index_reg_out_reg[1]_1\,
      I2 => Q(0),
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4),
      O => sig_dre2ibtt_tlast
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => lsig_absorb2tlast,
      I1 => lsig_set_absorb2tlast,
      I2 => \^sig_m_valid_out_reg_0\,
      I3 => \^sig_mssa_index_reg_out_reg[1]_1\,
      O => sig_eop_sent1_out
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup4,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_strm_tlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0008000F000A00"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_m_valid_dup_i_2_n_0,
      I2 => sig_init_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I4 => sig_m_valid_out_reg_1,
      I5 => sig_s_ready_dup,
      O => \sig_m_valid_dup_i_1__0_n_0\
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_m_valid_dup_i_4_n_0,
      I1 => \sig_byte_cntr_reg[10]\,
      I2 => lsig_absorb2tlast,
      O => sig_m_valid_dup_i_2_n_0
    );
sig_m_valid_dup_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFFFFFFFFF"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[1]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1),
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(0),
      I3 => sig_strm_tlast,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(2),
      I5 => sig_m_valid_out,
      O => sig_m_valid_dup_i_4_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_mssa_index_reg_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_s_ready_dup3,
      I1 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_mssa_index_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \^sig_mssa_index_reg_out_reg[1]_0\,
      R => sig_stream_rst
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup2,
      R => sig_stream_rst
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup3,
      R => sig_stream_rst
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup4,
      R => sig_stream_rst
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8AAFFFFFFFF"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => empty,
      I2 => rd_rst_busy,
      I3 => sig_m_valid_dup,
      I4 => sig_init_reg,
      I5 => sig_m_valid_dup_i_2_n_0,
      O => \sig_s_ready_dup_i_1__0_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => '1',
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_1 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_halt_cmplt_reg_2 : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_reset : entity is "axi_datamover_reset";
end design_0_IR_vdma_0_axi_datamover_reset;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_reset is
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair173";
begin
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from <= \^sig_cmd_stat_rst_user_reg_n_cdc_from\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
  sig_stream_rst <= \^sig_stream_rst\;
datamover_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF88"
    )
        port map (
      I0 => \^s2mm_halt_cmplt\,
      I1 => s2mm_halt,
      I2 => s2mm_dmacr(0),
      I3 => datamover_idle,
      O => sig_halt_cmplt_reg_0
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4440"
    )
        port map (
      I0 => sig_halt_cmplt_reg_1,
      I1 => sig_halt_reg_dly3,
      I2 => sig_halt_cmplt_reg_2,
      I3 => sig_next_calc_error_reg,
      I4 => \^s2mm_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^s2mm_halt_cmplt\,
      R => \^sig_stream_rst\
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2all_stop_request\,
      I1 => sig_halt_reg,
      O => sig_s_h_halt_reg_reg_0
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      I1 => sig_init_reg,
      I2 => sig_init_reg2,
      I3 => sig_init_done,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      I1 => sig_init_reg,
      I2 => sig_init_reg2,
      I3 => sig_init_done_0,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1
    );
\sig_init_done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      I1 => sig_init_reg,
      I2 => sig_init_reg2,
      I3 => sig_init_done_1,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      O => \^sig_stream_rst\
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_1,
      Q => \^sig_rst2all_stop_request\,
      R => \^sig_stream_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    sig_last_mmap_dbeat : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_last_skid_reg_reg_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_skid2mm_buf : entity is "axi_datamover_skid2mm_buf";
end design_0_IR_vdma_0_axi_datamover_skid2mm_buf;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_skid2mm_buf is
  signal \^m_axi_s2mm_wlast\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \sig_last_reg_out_i_2__0_n_0\ : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal \sig_last_skid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal \^sig_s_ready_out_reg_0\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_s2mm_wlast <= \^m_axi_s2mm_wlast\;
  m_axi_s2mm_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_out;
  sig_s_ready_out_reg_0 <= \^sig_s_ready_out_reg_0\;
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_s2mm_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_s2mm_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_s2mm_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_s2mm_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_s2mm_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_s2mm_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_s2mm_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_s2mm_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_s2mm_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_s2mm_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_s2mm_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_s2mm_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_s2mm_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_s2mm_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_s2mm_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_s2mm_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_s2mm_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_s2mm_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_s2mm_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_s2mm_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_s2mm_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_s2mm_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_s2mm_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_s2mm_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_s2mm_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => m_axi_s2mm_wdata(32),
      R => '0'
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => m_axi_s2mm_wdata(33),
      R => '0'
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => m_axi_s2mm_wdata(34),
      R => '0'
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => m_axi_s2mm_wdata(35),
      R => '0'
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => m_axi_s2mm_wdata(36),
      R => '0'
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => m_axi_s2mm_wdata(37),
      R => '0'
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => m_axi_s2mm_wdata(38),
      R => '0'
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => m_axi_s2mm_wdata(39),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_s2mm_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => m_axi_s2mm_wdata(40),
      R => '0'
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => m_axi_s2mm_wdata(41),
      R => '0'
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => m_axi_s2mm_wdata(42),
      R => '0'
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => m_axi_s2mm_wdata(43),
      R => '0'
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => m_axi_s2mm_wdata(44),
      R => '0'
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => m_axi_s2mm_wdata(45),
      R => '0'
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => m_axi_s2mm_wdata(46),
      R => '0'
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => m_axi_s2mm_wdata(47),
      R => '0'
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => m_axi_s2mm_wdata(48),
      R => '0'
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => m_axi_s2mm_wdata(49),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_s2mm_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => m_axi_s2mm_wdata(50),
      R => '0'
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => m_axi_s2mm_wdata(51),
      R => '0'
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => m_axi_s2mm_wdata(52),
      R => '0'
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => m_axi_s2mm_wdata(53),
      R => '0'
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => m_axi_s2mm_wdata(54),
      R => '0'
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => m_axi_s2mm_wdata(55),
      R => '0'
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => m_axi_s2mm_wdata(56),
      R => '0'
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => m_axi_s2mm_wdata(57),
      R => '0'
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => m_axi_s2mm_wdata(58),
      R => '0'
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => m_axi_s2mm_wdata(59),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_s2mm_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => m_axi_s2mm_wdata(60),
      R => '0'
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => m_axi_s2mm_wdata(61),
      R => '0'
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => m_axi_s2mm_wdata(62),
      R => '0'
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => m_axi_s2mm_wdata(63),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_s2mm_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_s2mm_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_s2mm_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_s2mm_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(32),
      Q => sig_data_skid_reg(32),
      R => '0'
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(33),
      Q => sig_data_skid_reg(33),
      R => '0'
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(34),
      Q => sig_data_skid_reg(34),
      R => '0'
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(35),
      Q => sig_data_skid_reg(35),
      R => '0'
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(36),
      Q => sig_data_skid_reg(36),
      R => '0'
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(37),
      Q => sig_data_skid_reg(37),
      R => '0'
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(38),
      Q => sig_data_skid_reg(38),
      R => '0'
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(39),
      Q => sig_data_skid_reg(39),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(40),
      Q => sig_data_skid_reg(40),
      R => '0'
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(41),
      Q => sig_data_skid_reg(41),
      R => '0'
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(42),
      Q => sig_data_skid_reg(42),
      R => '0'
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(43),
      Q => sig_data_skid_reg(43),
      R => '0'
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(44),
      Q => sig_data_skid_reg(44),
      R => '0'
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(45),
      Q => sig_data_skid_reg(45),
      R => '0'
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(46),
      Q => sig_data_skid_reg(46),
      R => '0'
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(47),
      Q => sig_data_skid_reg(47),
      R => '0'
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(48),
      Q => sig_data_skid_reg(48),
      R => '0'
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(49),
      Q => sig_data_skid_reg(49),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(50),
      Q => sig_data_skid_reg(50),
      R => '0'
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(51),
      Q => sig_data_skid_reg(51),
      R => '0'
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(52),
      Q => sig_data_skid_reg(52),
      R => '0'
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(53),
      Q => sig_data_skid_reg(53),
      R => '0'
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(54),
      Q => sig_data_skid_reg(54),
      R => '0'
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(55),
      Q => sig_data_skid_reg(55),
      R => '0'
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(56),
      Q => sig_data_skid_reg(56),
      R => '0'
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(57),
      Q => sig_data_skid_reg(57),
      R => '0'
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(58),
      Q => sig_data_skid_reg(58),
      R => '0'
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(59),
      Q => sig_data_skid_reg(59),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(60),
      Q => sig_data_skid_reg(60),
      R => '0'
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(61),
      Q => sig_data_skid_reg(61),
      R => '0'
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(62),
      Q => sig_data_skid_reg(62),
      R => '0'
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(63),
      Q => sig_data_skid_reg(63),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_s_ready_out_reg_0\,
      I1 => sig_last_skid_reg_reg_0,
      O => sig_last_mmap_dbeat
    );
\sig_last_reg_out_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_last_skid_reg_reg_0,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      I4 => sig_data_reg_out_en,
      I5 => \^m_axi_s2mm_wlast\,
      O => \sig_last_reg_out_i_2__0_n_0\
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_last_reg_out_i_2__0_n_0\,
      Q => \^m_axi_s2mm_wlast\,
      R => sig_stream_rst
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E220000"
    )
        port map (
      I0 => sig_last_skid_reg,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg_reg_0,
      I3 => sig_dqual_reg_full,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \sig_last_skid_reg_i_1__0_n_0\
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_last_skid_reg_i_1__0_n_0\,
      Q => sig_last_skid_reg,
      R => '0'
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404044444444"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => sig_m_valid_dup,
      I3 => sig_s_ready_dup,
      I4 => m_axi_s2mm_wready,
      I5 => sig_m_valid_out_reg_0,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => sig_halt_reg,
      I2 => sig_last_mmap_dbeat_reg_reg,
      I3 => sig_last_mmap_dbeat_reg_reg_0,
      O => \^sig_s_ready_out_reg_0\
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEEFE"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_init_reg,
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => sig_m_valid_out_reg_0,
      O => \sig_s_ready_dup_i_1__2_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_ibtt2wdc_eop : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    lsig_end_of_cmd_reg0 : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    sig_next_cmd_cmplt_reg : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_skid_buf : entity is "axi_datamover_skid_buf";
end design_0_IR_vdma_0_axi_datamover_skid_buf;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_skid_buf is
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_ibtt2wdc_stbs_asserted : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_ibtt2wdc_tlast : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \out\ <= sig_m_valid_out;
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]\(0),
      I3 => lsig_end_of_cmd_reg,
      I4 => sig_ibtt2wdc_stbs_asserted(3),
      O => S(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\,
      I2 => sig_ibtt2wdc_stbs_asserted(3),
      I3 => lsig_end_of_cmd_reg,
      O => sig_m_valid_out_reg_0(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\,
      I2 => lsig_end_of_cmd_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => SR(0)
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_ibtt2wdc_tlast,
      I1 => sig_next_cmd_cmplt_reg,
      O => lsig_end_of_cmd_reg0
    );
\GEN_INDET_BTT.lsig_eop_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\,
      O => E(0)
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[67]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => \sig_data_reg_out_reg[63]_0\(0),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => \sig_data_reg_out_reg[63]_0\(10),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => \sig_data_reg_out_reg[63]_0\(11),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => \sig_data_reg_out_reg[63]_0\(12),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => \sig_data_reg_out_reg[63]_0\(13),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => \sig_data_reg_out_reg[63]_0\(14),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => \sig_data_reg_out_reg[63]_0\(15),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => \sig_data_reg_out_reg[63]_0\(16),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => \sig_data_reg_out_reg[63]_0\(17),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => \sig_data_reg_out_reg[63]_0\(18),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => \sig_data_reg_out_reg[63]_0\(19),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => \sig_data_reg_out_reg[63]_0\(1),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => \sig_data_reg_out_reg[63]_0\(20),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => \sig_data_reg_out_reg[63]_0\(21),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => \sig_data_reg_out_reg[63]_0\(22),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => \sig_data_reg_out_reg[63]_0\(23),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => \sig_data_reg_out_reg[63]_0\(24),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => \sig_data_reg_out_reg[63]_0\(25),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => \sig_data_reg_out_reg[63]_0\(26),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => \sig_data_reg_out_reg[63]_0\(27),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => \sig_data_reg_out_reg[63]_0\(28),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => \sig_data_reg_out_reg[63]_0\(29),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => \sig_data_reg_out_reg[63]_0\(2),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => \sig_data_reg_out_reg[63]_0\(30),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => \sig_data_reg_out_reg[63]_0\(31),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => \sig_data_reg_out_reg[63]_0\(32),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => \sig_data_reg_out_reg[63]_0\(33),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => \sig_data_reg_out_reg[63]_0\(34),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => \sig_data_reg_out_reg[63]_0\(35),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => \sig_data_reg_out_reg[63]_0\(36),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => \sig_data_reg_out_reg[63]_0\(37),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => \sig_data_reg_out_reg[63]_0\(38),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => \sig_data_reg_out_reg[63]_0\(39),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => \sig_data_reg_out_reg[63]_0\(3),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => \sig_data_reg_out_reg[63]_0\(40),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => \sig_data_reg_out_reg[63]_0\(41),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => \sig_data_reg_out_reg[63]_0\(42),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => \sig_data_reg_out_reg[63]_0\(43),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => \sig_data_reg_out_reg[63]_0\(44),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => \sig_data_reg_out_reg[63]_0\(45),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => \sig_data_reg_out_reg[63]_0\(46),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => \sig_data_reg_out_reg[63]_0\(47),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => \sig_data_reg_out_reg[63]_0\(48),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => \sig_data_reg_out_reg[63]_0\(49),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => \sig_data_reg_out_reg[63]_0\(4),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => \sig_data_reg_out_reg[63]_0\(50),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => \sig_data_reg_out_reg[63]_0\(51),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => \sig_data_reg_out_reg[63]_0\(52),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => \sig_data_reg_out_reg[63]_0\(53),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => \sig_data_reg_out_reg[63]_0\(54),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => \sig_data_reg_out_reg[63]_0\(55),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => \sig_data_reg_out_reg[63]_0\(56),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => \sig_data_reg_out_reg[63]_0\(57),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => \sig_data_reg_out_reg[63]_0\(58),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => \sig_data_reg_out_reg[63]_0\(59),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => \sig_data_reg_out_reg[63]_0\(5),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => \sig_data_reg_out_reg[63]_0\(60),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => \sig_data_reg_out_reg[63]_0\(61),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => \sig_data_reg_out_reg[63]_0\(62),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => \sig_data_reg_out_reg[63]_0\(63),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => sig_ibtt2wdc_stbs_asserted(3),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => \sig_data_reg_out_reg[63]_0\(6),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => \sig_data_reg_out_reg[63]_0\(7),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => \sig_data_reg_out_reg[63]_0\(8),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => \sig_data_reg_out_reg[63]_0\(9),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_data_skid_reg(32),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_data_skid_reg(33),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(34),
      Q => sig_data_skid_reg(34),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(35),
      Q => sig_data_skid_reg(35),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(36),
      Q => sig_data_skid_reg(36),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(37),
      Q => sig_data_skid_reg(37),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(38),
      Q => sig_data_skid_reg(38),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(39),
      Q => sig_data_skid_reg(39),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(40),
      Q => sig_data_skid_reg(40),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(41),
      Q => sig_data_skid_reg(41),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(42),
      Q => sig_data_skid_reg(42),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(43),
      Q => sig_data_skid_reg(43),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(44),
      Q => sig_data_skid_reg(44),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(45),
      Q => sig_data_skid_reg(45),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(46),
      Q => sig_data_skid_reg(46),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(47),
      Q => sig_data_skid_reg(47),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(48),
      Q => sig_data_skid_reg(48),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(49),
      Q => sig_data_skid_reg(49),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(50),
      Q => sig_data_skid_reg(50),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(51),
      Q => sig_data_skid_reg(51),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(52),
      Q => sig_data_skid_reg(52),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(53),
      Q => sig_data_skid_reg(53),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(54),
      Q => sig_data_skid_reg(54),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(55),
      Q => sig_data_skid_reg(55),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(56),
      Q => sig_data_skid_reg(56),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(57),
      Q => sig_data_skid_reg(57),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(58),
      Q => sig_data_skid_reg(58),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(59),
      Q => sig_data_skid_reg(59),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(60),
      Q => sig_data_skid_reg(60),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(61),
      Q => sig_data_skid_reg(61),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(62),
      Q => sig_data_skid_reg(62),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(63),
      Q => sig_data_skid_reg(63),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => '1',
      Q => sig_data_skid_reg(67),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(64),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_ibtt2wdc_tlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(64),
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000F000A000F00"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\,
      I2 => sig_init_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I4 => empty,
      I5 => sig_s_ready_dup,
      O => \sig_m_valid_dup_i_1__1_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8AFFFF"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => empty,
      I2 => sig_m_valid_dup,
      I3 => sig_init_reg,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\,
      O => \sig_s_ready_dup_i_1__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(65),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(8),
      O => sig_strb_skid_mux_out(8)
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(8),
      Q => sig_ibtt2wdc_eop,
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(65),
      Q => sig_strb_skid_reg(8),
      R => sig_stream_rst
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_slice is
  port (
    slice_insert_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_valid_fifo_ld12_out : out STD_LOGIC;
    sig_tstrb_fifo_rdy : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    sig_eop_sent_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_curr_eof_reg : in STD_LOGIC;
    \storage_data[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \storage_data_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \storage_data_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ld_btt_cntr_reg1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \storage_data_reg[4]_1\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_slice : entity is "axi_datamover_slice";
end design_0_IR_vdma_0_axi_datamover_slice;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_slice is
  signal \areset_d_reg_n_0_[0]\ : STD_LOGIC;
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_tstrb_fifo_rdy\ : STD_LOGIC;
  signal sig_tstrb_fifo_valid : STD_LOGIC;
  signal \^sig_valid_fifo_ld12_out\ : STD_LOGIC;
  signal \^slice_insert_valid\ : STD_LOGIC;
  signal \storage_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \storage_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \storage_data[2]_i_5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_btt_cntr[15]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sig_max_first_increment[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \storage_data[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \storage_data[3]_i_1\ : label is "soft_lutpair165";
begin
  sig_tstrb_fifo_rdy <= \^sig_tstrb_fifo_rdy\;
  sig_valid_fifo_ld12_out <= \^sig_valid_fifo_ld12_out\;
  slice_insert_valid <= \^slice_insert_valid\;
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \areset_d_reg_n_0_[0]\,
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \areset_d_reg_n_0_[0]\,
      Q => p_1_in,
      R => '0'
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AEAEAE"
    )
        port map (
      I0 => ld_btt_cntr_reg1,
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => CO(0),
      I4 => \^sig_valid_fifo_ld12_out\,
      I5 => SR(0),
      O => ld_btt_cntr_reg1_reg
    );
ld_btt_cntr_reg2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002F"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => m_valid_i_reg_0,
      I2 => \^slice_insert_valid\,
      I3 => \areset_d_reg_n_0_[0]\,
      I4 => p_1_in,
      O => \^sig_tstrb_fifo_rdy\
    );
m_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EECE"
    )
        port map (
      I0 => \^slice_insert_valid\,
      I1 => sig_tstrb_fifo_valid,
      I2 => sig_inhibit_rdy_n,
      I3 => m_valid_i_reg_0,
      I4 => p_1_in,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ld_btt_cntr_reg2,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg3,
      O => sig_tstrb_fifo_valid
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^slice_insert_valid\,
      R => '0'
    );
\sig_btt_cntr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sig_btt_eq_0,
      I1 => \^sig_valid_fifo_ld12_out\,
      I2 => sig_cmd_full,
      I3 => sig_sm_ld_dre_cmd,
      O => E(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \out\(3),
      I1 => \storage_data_reg[4]_1\,
      I2 => \out\(2),
      O => DI(1)
    );
sig_btt_lteq_max_first_incr0_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(1),
      I1 => Q(1),
      I2 => \out\(0),
      I3 => Q(0),
      O => S(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(1),
      I1 => \out\(1),
      I2 => Q(0),
      I3 => \out\(0),
      O => DI(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(15),
      I1 => \out\(14),
      O => S(7)
    );
sig_btt_lteq_max_first_incr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(13),
      I1 => \out\(12),
      O => S(6)
    );
sig_btt_lteq_max_first_incr0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(10),
      O => S(5)
    );
sig_btt_lteq_max_first_incr0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(8),
      O => S(4)
    );
sig_btt_lteq_max_first_incr0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(7),
      I1 => \out\(6),
      O => S(3)
    );
sig_btt_lteq_max_first_incr0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      O => S(2)
    );
sig_btt_lteq_max_first_incr0_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \storage_data_reg[4]_1\,
      O => S(1)
    );
\sig_curr_strt_offset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^sig_valid_fifo_ld12_out\,
      I1 => sig_eop_sent_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_eop_sent_reg_reg(0)
    );
\sig_max_first_increment[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => sig_cmd_full,
      I2 => \^sig_valid_fifo_ld12_out\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_sm_ld_dre_cmd_reg(0)
    );
\storage_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \storage_data_reg[1]_0\(0),
      I1 => CO(0),
      O => sig_tstrb_fifo_data_in(0)
    );
\storage_data[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \storage_data_reg[1]_0\(1),
      I1 => CO(0),
      O => sig_tstrb_fifo_data_in(1)
    );
\storage_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11151515"
    )
        port map (
      I0 => \storage_data[2]_i_2_n_0\,
      I1 => \storage_data[2]_i_2_0\(1),
      I2 => \storage_data_reg[2]_0\(1),
      I3 => \storage_data[2]_i_2_0\(0),
      I4 => \storage_data_reg[2]_0\(0),
      O => sig_tstrb_fifo_data_in(2)
    );
\storage_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \storage_data[2]_i_3_n_0\,
      I1 => \storage_data[2]_i_2_0\(11),
      I2 => \storage_data[2]_i_2_0\(9),
      I3 => \storage_data[2]_i_2_0\(6),
      I4 => \storage_data[2]_i_2_0\(3),
      I5 => \storage_data[2]_i_4_n_0\,
      O => \storage_data[2]_i_2_n_0\
    );
\storage_data[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \storage_data_reg[2]_0\(1),
      I1 => \storage_data_reg[2]_0\(0),
      I2 => \storage_data[2]_i_2_0\(15),
      I3 => \storage_data[2]_i_2_0\(7),
      O => \storage_data[2]_i_3_n_0\
    );
\storage_data[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \storage_data[2]_i_2_0\(5),
      I1 => \storage_data[2]_i_2_0\(12),
      I2 => \storage_data[2]_i_2_0\(8),
      I3 => \storage_data[2]_i_2_0\(14),
      I4 => \storage_data[2]_i_5_n_0\,
      O => \storage_data[2]_i_4_n_0\
    );
\storage_data[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \storage_data[2]_i_2_0\(10),
      I1 => \storage_data[2]_i_2_0\(4),
      I2 => \storage_data[2]_i_2_0\(13),
      I3 => \storage_data[2]_i_2_0\(2),
      O => \storage_data[2]_i_5_n_0\
    );
\storage_data[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => sig_curr_eof_reg,
      O => sig_tstrb_fifo_data_in(3)
    );
\storage_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ld_btt_cntr_reg3,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg2,
      I3 => \^sig_tstrb_fifo_rdy\,
      O => \^sig_valid_fifo_ld12_out\
    );
\storage_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => sig_tstrb_fifo_data_in(0),
      Q => \storage_data_reg[4]_0\(0),
      R => '0'
    );
\storage_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => sig_tstrb_fifo_data_in(1),
      Q => \storage_data_reg[4]_0\(1),
      R => '0'
    );
\storage_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => sig_tstrb_fifo_data_in(2),
      Q => \storage_data_reg[4]_0\(2),
      R => '0'
    );
\storage_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => sig_tstrb_fifo_data_in(3),
      Q => \storage_data_reg[4]_0\(3),
      R => '0'
    );
\storage_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => CO(0),
      Q => \storage_data_reg[4]_0\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_cmdsts_if is
  port (
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    interr_i_reg_0 : out STD_LOGIC;
    s2mm_lsize_mismatch_err : out STD_LOGIC;
    s2mm_lsize_more_mismatch_err : out STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.repeat_frame_reg\ : out STD_LOGIC;
    slverr_i_reg_0 : out STD_LOGIC;
    decerr_i_reg_0 : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[95]_0\ : out STD_LOGIC_VECTOR ( 80 downto 0 );
    err_i_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    decerr_i : in STD_LOGIC;
    slverr_i : in STD_LOGIC;
    interr_i : in STD_LOGIC;
    undrflo_err0 : in STD_LOGIC;
    ovrflo_err0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg_1 : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\ : in STD_LOGIC;
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    repeat_frame : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 80 downto 0 );
    zero_hsize_err : in STD_LOGIC;
    zero_vsize_err : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_cmdsts_if : entity is "axi_vdma_cmdsts_if";
end design_0_IR_vdma_0_axi_vdma_cmdsts_if;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_cmdsts_if is
  signal \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal err_i_i_1_n_0 : STD_LOGIC;
  signal \^err_i_reg_0\ : STD_LOGIC;
  signal \^interr_i_reg_0\ : STD_LOGIC;
  signal s2mm_dma_decerr_set : STD_LOGIC;
  signal s2mm_dma_slverr_set : STD_LOGIC;
  signal \^s2mm_lsize_mismatch_err\ : STD_LOGIC;
  signal \^s2mm_lsize_more_mismatch_err\ : STD_LOGIC;
begin
  \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0) <= \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out\(0);
  err_i_reg_0 <= \^err_i_reg_0\;
  interr_i_reg_0 <= \^interr_i_reg_0\;
  s2mm_lsize_mismatch_err <= \^s2mm_lsize_mismatch_err\;
  s2mm_lsize_more_mismatch_err <= \^s2mm_lsize_more_mismatch_err\;
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ovrflo_err0,
      Q => \^s2mm_lsize_more_mismatch_err\,
      R => scndry_reset2_0
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => undrflo_err0,
      Q => \^s2mm_lsize_mismatch_err\,
      R => scndry_reset2_0
    );
\I_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s2mm_dma_decerr_set,
      I1 => dma_decerr_reg,
      O => decerr_i_reg_0
    );
\I_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s2mm_dma_slverr_set,
      I1 => dma_slverr_reg,
      O => slverr_i_reg_0
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => repeat_frame,
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out\(0),
      I2 => \out\,
      I3 => valid_frame_sync_d2,
      I4 => flag_to_repeat_after_fsize_less_err,
      O => \MASTER_MODE_FRAME_CNT.repeat_frame_reg\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\,
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^s2mm_lsize_more_mismatch_err\,
      I3 => \^s2mm_lsize_mismatch_err\,
      O => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out\(0)
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => decerr_i,
      Q => s2mm_dma_decerr_set,
      R => scndry_reset2_0
    );
err_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s2mm_dma_decerr_set,
      I1 => s2mm_dma_slverr_set,
      I2 => \^interr_i_reg_0\,
      I3 => zero_hsize_err,
      I4 => zero_vsize_err,
      I5 => \^err_i_reg_0\,
      O => err_i_i_1_n_0
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err_i_i_1_n_0,
      Q => \^err_i_reg_0\,
      R => scndry_reset2_0
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => interr_i,
      Q => \^interr_i_reg_0\,
      R => scndry_reset2_0
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(0),
      Q => \s_axis_cmd_tdata_reg[95]_0\(0),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(10),
      Q => \s_axis_cmd_tdata_reg[95]_0\(10),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(11),
      Q => \s_axis_cmd_tdata_reg[95]_0\(11),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(12),
      Q => \s_axis_cmd_tdata_reg[95]_0\(12),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(13),
      Q => \s_axis_cmd_tdata_reg[95]_0\(13),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(14),
      Q => \s_axis_cmd_tdata_reg[95]_0\(14),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(15),
      Q => \s_axis_cmd_tdata_reg[95]_0\(15),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(1),
      Q => \s_axis_cmd_tdata_reg[95]_0\(1),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(16),
      Q => \s_axis_cmd_tdata_reg[95]_0\(16),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(2),
      Q => \s_axis_cmd_tdata_reg[95]_0\(2),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(17),
      Q => \s_axis_cmd_tdata_reg[95]_0\(17),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(18),
      Q => \s_axis_cmd_tdata_reg[95]_0\(18),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(19),
      Q => \s_axis_cmd_tdata_reg[95]_0\(19),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(20),
      Q => \s_axis_cmd_tdata_reg[95]_0\(20),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(21),
      Q => \s_axis_cmd_tdata_reg[95]_0\(21),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(22),
      Q => \s_axis_cmd_tdata_reg[95]_0\(22),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(23),
      Q => \s_axis_cmd_tdata_reg[95]_0\(23),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(24),
      Q => \s_axis_cmd_tdata_reg[95]_0\(24),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(3),
      Q => \s_axis_cmd_tdata_reg[95]_0\(3),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(25),
      Q => \s_axis_cmd_tdata_reg[95]_0\(25),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(26),
      Q => \s_axis_cmd_tdata_reg[95]_0\(26),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(27),
      Q => \s_axis_cmd_tdata_reg[95]_0\(27),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(28),
      Q => \s_axis_cmd_tdata_reg[95]_0\(28),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(29),
      Q => \s_axis_cmd_tdata_reg[95]_0\(29),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(30),
      Q => \s_axis_cmd_tdata_reg[95]_0\(30),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(31),
      Q => \s_axis_cmd_tdata_reg[95]_0\(31),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(32),
      Q => \s_axis_cmd_tdata_reg[95]_0\(32),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(33),
      Q => \s_axis_cmd_tdata_reg[95]_0\(33),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(34),
      Q => \s_axis_cmd_tdata_reg[95]_0\(34),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(4),
      Q => \s_axis_cmd_tdata_reg[95]_0\(4),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(35),
      Q => \s_axis_cmd_tdata_reg[95]_0\(35),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(36),
      Q => \s_axis_cmd_tdata_reg[95]_0\(36),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(37),
      Q => \s_axis_cmd_tdata_reg[95]_0\(37),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(38),
      Q => \s_axis_cmd_tdata_reg[95]_0\(38),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(39),
      Q => \s_axis_cmd_tdata_reg[95]_0\(39),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(40),
      Q => \s_axis_cmd_tdata_reg[95]_0\(40),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(41),
      Q => \s_axis_cmd_tdata_reg[95]_0\(41),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(42),
      Q => \s_axis_cmd_tdata_reg[95]_0\(42),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(43),
      Q => \s_axis_cmd_tdata_reg[95]_0\(43),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(44),
      Q => \s_axis_cmd_tdata_reg[95]_0\(44),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(5),
      Q => \s_axis_cmd_tdata_reg[95]_0\(5),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(45),
      Q => \s_axis_cmd_tdata_reg[95]_0\(45),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(46),
      Q => \s_axis_cmd_tdata_reg[95]_0\(46),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(47),
      Q => \s_axis_cmd_tdata_reg[95]_0\(47),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(48),
      Q => \s_axis_cmd_tdata_reg[95]_0\(48),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(49),
      Q => \s_axis_cmd_tdata_reg[95]_0\(49),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(50),
      Q => \s_axis_cmd_tdata_reg[95]_0\(50),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(51),
      Q => \s_axis_cmd_tdata_reg[95]_0\(51),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(52),
      Q => \s_axis_cmd_tdata_reg[95]_0\(52),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(53),
      Q => \s_axis_cmd_tdata_reg[95]_0\(53),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(54),
      Q => \s_axis_cmd_tdata_reg[95]_0\(54),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(6),
      Q => \s_axis_cmd_tdata_reg[95]_0\(6),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(55),
      Q => \s_axis_cmd_tdata_reg[95]_0\(55),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(56),
      Q => \s_axis_cmd_tdata_reg[95]_0\(56),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(57),
      Q => \s_axis_cmd_tdata_reg[95]_0\(57),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(58),
      Q => \s_axis_cmd_tdata_reg[95]_0\(58),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(59),
      Q => \s_axis_cmd_tdata_reg[95]_0\(59),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(60),
      Q => \s_axis_cmd_tdata_reg[95]_0\(60),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(61),
      Q => \s_axis_cmd_tdata_reg[95]_0\(61),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(62),
      Q => \s_axis_cmd_tdata_reg[95]_0\(62),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(63),
      Q => \s_axis_cmd_tdata_reg[95]_0\(63),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(64),
      Q => \s_axis_cmd_tdata_reg[95]_0\(64),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(7),
      Q => \s_axis_cmd_tdata_reg[95]_0\(7),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(65),
      Q => \s_axis_cmd_tdata_reg[95]_0\(65),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(66),
      Q => \s_axis_cmd_tdata_reg[95]_0\(66),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(67),
      Q => \s_axis_cmd_tdata_reg[95]_0\(67),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(68),
      Q => \s_axis_cmd_tdata_reg[95]_0\(68),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(69),
      Q => \s_axis_cmd_tdata_reg[95]_0\(69),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(70),
      Q => \s_axis_cmd_tdata_reg[95]_0\(70),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(71),
      Q => \s_axis_cmd_tdata_reg[95]_0\(71),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(72),
      Q => \s_axis_cmd_tdata_reg[95]_0\(72),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(73),
      Q => \s_axis_cmd_tdata_reg[95]_0\(73),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(74),
      Q => \s_axis_cmd_tdata_reg[95]_0\(74),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(8),
      Q => \s_axis_cmd_tdata_reg[95]_0\(8),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(75),
      Q => \s_axis_cmd_tdata_reg[95]_0\(75),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(76),
      Q => \s_axis_cmd_tdata_reg[95]_0\(76),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(77),
      Q => \s_axis_cmd_tdata_reg[95]_0\(77),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(78),
      Q => \s_axis_cmd_tdata_reg[95]_0\(78),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(79),
      Q => \s_axis_cmd_tdata_reg[95]_0\(79),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(80),
      Q => \s_axis_cmd_tdata_reg[95]_0\(80),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(9),
      Q => \s_axis_cmd_tdata_reg[95]_0\(9),
      R => SR(0)
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => s_axis_cmd_tvalid_reg_1,
      Q => s_axis_cmd_tvalid_reg_0,
      R => SR(0)
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => slverr_i,
      Q => s2mm_dma_slverr_set,
      R => scndry_reset2_0
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \out\,
      Q => m_axis_s2mm_sts_tready,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_fsync_gen is
  port (
    s2mm_dmac2cdc_fsync_out : out STD_LOGIC;
    mask_fsync_out_i : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    frame_sync_out0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_fsync_gen : entity is "axi_vdma_fsync_gen";
end design_0_IR_vdma_0_axi_vdma_fsync_gen;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_fsync_gen is
begin
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_sync_out0,
      Q => s2mm_dmac2cdc_fsync_out,
      R => scndry_reset2
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0\,
      Q => mask_fsync_out_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_greycoder is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_greycoder : entity is "axi_vdma_greycoder";
end design_0_IR_vdma_0_axi_vdma_greycoder;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_greycoder is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1\ : label is "soft_lutpair53";
begin
\GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => D(0)
    );
\GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_intrpt is
  port (
    s2mm_dly_irq_set : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : out STD_LOGIC;
    s2mm_ioc_irq_set : out STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]_0\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    ch2_delay_count0 : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s2mm_packet_sof : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\ : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_1\ : in STD_LOGIC;
    s2mm_valid_frame_sync_cmb : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_intrpt : entity is "axi_vdma_intrpt";
end design_0_IR_vdma_0_axi_vdma_intrpt;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_intrpt is
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_10_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[4]_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal L : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch2_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch2_dly_fast_incr : STD_LOGIC;
  signal \^ch2_irqthresh_decr_mask_sig\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s2mm_ioc_irq_set\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_10\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5\ : label is "soft_lutpair69";
begin
  \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]_0\ <= \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[4]_0\;
  \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  ch2_irqthresh_decr_mask_sig <= \^ch2_irqthresh_decr_mask_sig\;
  s2mm_ioc_irq_set <= \^s2mm_ioc_irq_set\;
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555C00000000000"
    )
        port map (
      I0 => \^s2mm_ioc_irq_set\,
      I1 => s2mm_dmacr(0),
      I2 => s2mm_valid_frame_sync_cmb,
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[4]_0\,
      I4 => mask_fsync_out_i,
      I5 => \out\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(5),
      I1 => L(3),
      I2 => L(2),
      I3 => L(4),
      I4 => L(6),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => L(2),
      I1 => L(0),
      I2 => L(1),
      O => ch2_dly_fast_cnt(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(2),
      I3 => L(3),
      O => ch2_dly_fast_cnt(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      O => ch2_dly_fast_cnt(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(4),
      I3 => L(2),
      I4 => L(3),
      I5 => L(5),
      O => ch2_dly_fast_cnt(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\,
      I1 => L(5),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      I5 => L(6),
      O => ch2_dly_fast_cnt(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(0),
      Q => L(0),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(1),
      Q => L(1),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(2),
      Q => L(2),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(3),
      Q => L(3),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(4),
      Q => L(4),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(5),
      Q => L(5),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(6),
      Q => L(6),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      I4 => L(5),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\,
      O => ch2_dly_fast_incr
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_incr,
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      Q => ch2_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => plusOp(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => plusOp(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => plusOp(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      O => plusOp(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      I2 => \^q\(6),
      O => plusOp(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(3),
      I1 => s2mm_dmacr(9),
      I2 => s2mm_dmacr(7),
      I3 => \^q\(0),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_10_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004044"
    )
        port map (
      I0 => s2mm_packet_sof,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      I2 => s2mm_dmacr(12),
      I3 => \^q\(7),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8_n_0\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => s2mm_dmacr(8),
      I1 => \^q\(1),
      I2 => \^q\(6),
      I3 => s2mm_dmacr(11),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_10_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(7),
      I1 => s2mm_dmacr(12),
      I2 => \^q\(4),
      I3 => s2mm_dmacr(10),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_delay_count0,
      Q => s2mm_dly_irq_set,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[4]_0\,
      I1 => \^ch2_irqthresh_decr_mask_sig\,
      I2 => s2mm_tstvect_fsync,
      I3 => \out\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_1\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0\,
      O => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[4]_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\,
      Q => \^s2mm_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0\,
      Q => \^ch2_irqthresh_decr_mask_sig\,
      R => scndry_reset2
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\,
      I4 => s2mm_dmacr(1),
      O => p_2_in(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\,
      I5 => s2mm_dmacr(2),
      O => p_2_in(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\,
      I3 => s2mm_dmacr(3),
      O => p_2_in(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\,
      I3 => s2mm_dmacr(4),
      O => p_2_in(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\,
      I4 => s2mm_dmacr(5),
      O => p_2_in(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^ch2_irqthresh_decr_mask_sig\,
      I1 => s2mm_tstvect_fsync,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_1\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\,
      I5 => s2mm_dmacr(6),
      O => p_2_in(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I4 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => D(0),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      S => scndry_reset2
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => D(1),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      R => scndry_reset2
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(2),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      R => scndry_reset2
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(3),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      R => scndry_reset2
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(4),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      R => scndry_reset2
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(5),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      R => scndry_reset2
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(6),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      R => scndry_reset2
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(7),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_reg_mux is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_reg_mux : entity is "axi_vdma_reg_mux";
end design_0_IR_vdma_0_axi_vdma_reg_mux;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_reg_mux is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= in0(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_regdirect is
  port (
    s2mm_prmtr_updt_complete : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_module_hsize_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_vsize_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_vsize_reg[0]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[0]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[7]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[8]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[9]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[10]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[11]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[13]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[14]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[15]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[16]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[17]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[18]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[19]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[20]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[21]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[22]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[23]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[24]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[25]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[26]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[27]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[28]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[29]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[30]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]_1\ : out STD_LOGIC;
    prmtr_updt_complete_i_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_2\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_regdirect : entity is "axi_vdma_regdirect";
end design_0_IR_vdma_0_axi_vdma_regdirect;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_regdirect is
  signal \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ip2axi_rddata_int_inferred_i_100_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_101_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_102_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_105_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_106_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_108_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_109_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_110_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_111_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_112_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_113_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_114_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_115_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_116_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_117_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_118_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_119_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_120_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_121_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_123_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_124_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_58_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_59_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_71_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_72_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_73_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_74_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_75_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_76_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_77_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_78_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_79_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_80_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_81_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_82_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_87_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_88_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_89_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_90_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_91_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_92_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_93_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_94_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_95_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_96_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_97_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_98_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_99_n_0 : STD_LOGIC;
  signal \^reg_module_hsize_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^reg_module_vsize_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_108 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_123 : label is "soft_lutpair63";
begin
  \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]_0\(63 downto 0) <= \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(63 downto 0);
  \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]_0\(63 downto 0) <= \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(63 downto 0);
  \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]_0\(63 downto 0) <= \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(63 downto 0);
  \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) <= \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(15 downto 0);
  \reg_module_hsize_reg[15]_0\(15 downto 0) <= \^reg_module_hsize_reg[15]_0\(15 downto 0);
  \reg_module_vsize_reg[12]_0\(12 downto 0) <= \^reg_module_vsize_reg[12]_0\(12 downto 0);
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(0),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(0),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(10),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(10),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(11),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(11),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(12),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(12),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(13),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(13),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(14),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(14),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(15),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(15),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(16),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(16),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(17),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(17),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(18),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(18),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(19),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(19),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(1),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(1),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(20),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(20),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(21),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(21),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(22),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(22),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(23),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(23),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(24),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(24),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(25),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(25),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(26),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(26),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(27),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(27),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(28),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(28),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(29),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(29),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(2),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(2),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(30),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(30),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(31),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(31),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(3),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(3),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(4),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(4),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(5),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(5),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(6),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(6),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(7),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(7),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(8),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(8),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(9),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(9),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(0),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(32),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(10),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(42),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(11),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(43),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(12),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(44),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(13),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(45),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(14),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(46),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(15),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(47),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(16),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(48),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(17),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(49),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(18),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(50),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(19),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(51),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(1),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(33),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(20),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(52),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(21),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(53),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(22),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(54),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(23),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(55),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(24),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(56),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(25),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(57),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(26),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(58),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(27),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(59),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(28),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(60),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(29),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(61),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(2),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(34),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(30),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(62),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(31),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(63),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(3),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(35),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(4),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(36),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(5),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(37),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(6),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(38),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(7),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(39),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(8),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(40),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(9),
      Q => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(41),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(0),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(0),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(10),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(10),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(11),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(11),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(12),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(12),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(13),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(13),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(14),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(14),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(15),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(15),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(16),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(16),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(17),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(17),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(18),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(18),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(19),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(19),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(1),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(1),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(20),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(20),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(21),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(21),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(22),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(22),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(23),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(23),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(24),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(24),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(25),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(25),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(26),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(26),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(27),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(27),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(28),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(28),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(29),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(29),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(2),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(2),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(30),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(30),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(31),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(31),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(3),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(3),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(4),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(4),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(5),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(5),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(6),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(6),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(7),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(7),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(8),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(8),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(9),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(9),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(0),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(32),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(10),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(42),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(11),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(43),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(12),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(44),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(13),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(45),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(14),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(46),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(15),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(47),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(16),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(48),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(17),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(49),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(18),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(50),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(19),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(51),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(1),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(33),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(20),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(52),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(21),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(53),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(22),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(54),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(23),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(55),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(24),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(56),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(25),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(57),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(26),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(58),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(27),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(59),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(28),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(60),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(29),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(61),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(2),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(34),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(30),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(62),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(31),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(63),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(3),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(35),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(4),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(36),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(5),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(37),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(6),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(38),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(7),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(39),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(8),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(40),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(9),
      Q => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(41),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(0),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(0),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(10),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(10),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(11),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(11),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(12),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(12),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(13),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(13),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(14),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(14),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(15),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(15),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(16),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(16),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(17),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(17),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(18),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(18),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(19),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(19),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(1),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(1),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(20),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(20),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(21),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(21),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(22),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(22),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(23),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(23),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(24),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(24),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(25),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(25),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(26),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(26),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(27),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(27),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(28),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(28),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(29),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(29),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(2),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(2),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(30),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(30),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(31),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(31),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(3),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(3),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(4),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(4),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(5),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(5),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(6),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(6),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(7),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(7),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(8),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(8),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(7),
      D => D(9),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(9),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(0),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(32),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(10),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(42),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(11),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(43),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(12),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(44),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(13),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(45),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(14),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(46),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(15),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(47),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(16),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(48),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(17),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(49),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(18),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(50),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(19),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(51),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(1),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(33),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(20),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(52),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(21),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(53),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(22),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(54),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(23),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(55),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(24),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(56),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(25),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(57),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(26),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(58),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(27),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(59),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(28),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(60),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(29),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(61),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(2),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(34),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(30),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(62),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(31),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(63),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(3),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(35),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(4),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(36),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(5),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(37),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(6),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(38),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(7),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(39),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(8),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(40),
      R => scndry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(8),
      D => D(9),
      Q => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(41),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(0),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(10),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(10),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(11),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(11),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(12),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(13),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(13),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(14),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(14),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(15),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(15),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(1),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(1),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(2),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(2),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(3),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(3),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(4),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(5),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(6),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(7),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(8),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(8),
      R => scndry_reset2
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(9),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(9),
      R => scndry_reset2
    );
ip2axi_rddata_int_inferred_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(18),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(50),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(18),
      O => ip2axi_rddata_int_inferred_i_100_n_0
    );
ip2axi_rddata_int_inferred_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(17),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(49),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(17),
      O => ip2axi_rddata_int_inferred_i_101_n_0
    );
ip2axi_rddata_int_inferred_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(16),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(48),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(16),
      O => ip2axi_rddata_int_inferred_i_102_n_0
    );
ip2axi_rddata_int_inferred_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(15),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(15),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(47),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(15),
      O => ip2axi_rddata_int_inferred_i_105_n_0
    );
ip2axi_rddata_int_inferred_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(14),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(14),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(46),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(14),
      O => ip2axi_rddata_int_inferred_i_106_n_0
    );
ip2axi_rddata_int_inferred_i_108: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(45),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I2 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(13),
      O => ip2axi_rddata_int_inferred_i_108_n_0
    );
ip2axi_rddata_int_inferred_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(13),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(13),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(45),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(13),
      O => ip2axi_rddata_int_inferred_i_109_n_0
    );
ip2axi_rddata_int_inferred_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(44),
      I1 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(12),
      I2 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(12),
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      O => ip2axi_rddata_int_inferred_i_110_n_0
    );
ip2axi_rddata_int_inferred_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(11),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(11),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(43),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(11),
      O => ip2axi_rddata_int_inferred_i_111_n_0
    );
ip2axi_rddata_int_inferred_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(10),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(10),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(42),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(10),
      O => ip2axi_rddata_int_inferred_i_112_n_0
    );
ip2axi_rddata_int_inferred_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(9),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(9),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(41),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(9),
      O => ip2axi_rddata_int_inferred_i_113_n_0
    );
ip2axi_rddata_int_inferred_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(8),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(8),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(40),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(8),
      O => ip2axi_rddata_int_inferred_i_114_n_0
    );
ip2axi_rddata_int_inferred_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(39),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(7),
      O => ip2axi_rddata_int_inferred_i_115_n_0
    );
ip2axi_rddata_int_inferred_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(38),
      I1 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(6),
      I2 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(6),
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      O => ip2axi_rddata_int_inferred_i_116_n_0
    );
ip2axi_rddata_int_inferred_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(5),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(37),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(5),
      O => ip2axi_rddata_int_inferred_i_117_n_0
    );
ip2axi_rddata_int_inferred_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(36),
      I1 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(4),
      I2 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      O => ip2axi_rddata_int_inferred_i_118_n_0
    );
ip2axi_rddata_int_inferred_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(3),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(35),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(3),
      O => ip2axi_rddata_int_inferred_i_119_n_0
    );
ip2axi_rddata_int_inferred_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(2),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(2),
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(34),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(2),
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      O => ip2axi_rddata_int_inferred_i_120_n_0
    );
ip2axi_rddata_int_inferred_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(1),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(33),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(1),
      O => ip2axi_rddata_int_inferred_i_121_n_0
    );
ip2axi_rddata_int_inferred_i_122: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30BB"
    )
        port map (
      I0 => \^reg_module_vsize_reg[12]_0\(0),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^reg_module_hsize_reg[15]_0\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      O => \reg_module_vsize_reg[0]_0\
    );
ip2axi_rddata_int_inferred_i_123: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(32),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I2 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(0),
      O => ip2axi_rddata_int_inferred_i_123_n_0
    );
ip2axi_rddata_int_inferred_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      I1 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(32),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(0),
      O => ip2axi_rddata_int_inferred_i_124_n_0
    );
ip2axi_rddata_int_inferred_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_58_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\,
      I5 => ip2axi_rddata_int_inferred_i_59_n_0,
      O => in0(6)
    );
ip2axi_rddata_int_inferred_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_71_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\,
      I5 => ip2axi_rddata_int_inferred_i_72_n_0,
      O => in0(5)
    );
ip2axi_rddata_int_inferred_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_73_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_2\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\,
      I5 => ip2axi_rddata_int_inferred_i_74_n_0,
      O => in0(4)
    );
ip2axi_rddata_int_inferred_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_75_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\,
      I5 => ip2axi_rddata_int_inferred_i_76_n_0,
      O => in0(3)
    );
ip2axi_rddata_int_inferred_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => ip2axi_rddata_int_inferred_i_77_n_0,
      I1 => ip2axi_rddata_int_inferred_i_78_n_0,
      O => in0(2),
      S => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\
    );
ip2axi_rddata_int_inferred_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_79_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\,
      I2 => Q(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\,
      I5 => ip2axi_rddata_int_inferred_i_80_n_0,
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_81_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\,
      I2 => Q(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\,
      I5 => ip2axi_rddata_int_inferred_i_82_n_0,
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(63),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(31),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(63),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_87_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]_1\
    );
ip2axi_rddata_int_inferred_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(62),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(30),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(62),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_88_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[30]_0\
    );
ip2axi_rddata_int_inferred_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(61),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(29),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(61),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_89_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[29]_0\
    );
ip2axi_rddata_int_inferred_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(60),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(28),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(60),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_90_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[28]_0\
    );
ip2axi_rddata_int_inferred_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(59),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(27),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(59),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_91_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[27]_0\
    );
ip2axi_rddata_int_inferred_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(58),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(26),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(58),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_92_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[26]_0\
    );
ip2axi_rddata_int_inferred_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(57),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(25),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(57),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_93_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[25]_0\
    );
ip2axi_rddata_int_inferred_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(56),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(24),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(56),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_94_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[24]_0\
    );
ip2axi_rddata_int_inferred_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(55),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(23),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(55),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_95_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[23]_0\
    );
ip2axi_rddata_int_inferred_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(54),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(22),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(54),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_96_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[22]_0\
    );
ip2axi_rddata_int_inferred_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(53),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(21),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(53),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_97_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[21]_0\
    );
ip2axi_rddata_int_inferred_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(52),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(20),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(52),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_98_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[20]_0\
    );
ip2axi_rddata_int_inferred_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(51),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(19),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(51),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_99_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[19]_0\
    );
ip2axi_rddata_int_inferred_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(50),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(18),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(50),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_100_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[18]_0\
    );
ip2axi_rddata_int_inferred_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(49),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(17),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(49),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_101_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[17]_0\
    );
ip2axi_rddata_int_inferred_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(48),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(16),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(48),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_102_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[16]_0\
    );
ip2axi_rddata_int_inferred_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(47),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(15),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(47),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_105_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[15]_0\
    );
ip2axi_rddata_int_inferred_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(46),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(14),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(46),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_106_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[14]_0\
    );
ip2axi_rddata_int_inferred_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_108_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(45),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I4 => ip2axi_rddata_int_inferred_i_109_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[13]_0\
    );
ip2axi_rddata_int_inferred_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(44),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(12),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(44),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_110_n_0,
      O => ip2axi_rddata_int_inferred_i_58_n_0
    );
ip2axi_rddata_int_inferred_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BB8888B88888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(3),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I2 => \^reg_module_hsize_reg[15]_0\(12),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^reg_module_vsize_reg[12]_0\(12),
      O => ip2axi_rddata_int_inferred_i_59_n_0
    );
ip2axi_rddata_int_inferred_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(43),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(11),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(43),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_111_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[11]_0\
    );
ip2axi_rddata_int_inferred_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(42),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(10),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(42),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_112_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[10]_0\
    );
ip2axi_rddata_int_inferred_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(41),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(9),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(41),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_113_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[9]_0\
    );
ip2axi_rddata_int_inferred_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(40),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(8),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(40),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_114_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[8]_0\
    );
ip2axi_rddata_int_inferred_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(39),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(39),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_115_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[7]_0\
    );
ip2axi_rddata_int_inferred_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(38),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(6),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(38),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_116_n_0,
      O => ip2axi_rddata_int_inferred_i_71_n_0
    );
ip2axi_rddata_int_inferred_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BB8888B88888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I2 => \^reg_module_hsize_reg[15]_0\(6),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^reg_module_vsize_reg[12]_0\(6),
      O => ip2axi_rddata_int_inferred_i_72_n_0
    );
ip2axi_rddata_int_inferred_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(37),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(5),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(37),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_117_n_0,
      O => ip2axi_rddata_int_inferred_i_73_n_0
    );
ip2axi_rddata_int_inferred_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BB8888B88888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(1),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I2 => \^reg_module_hsize_reg[15]_0\(5),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^reg_module_vsize_reg[12]_0\(5),
      O => ip2axi_rddata_int_inferred_i_74_n_0
    );
ip2axi_rddata_int_inferred_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(36),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(36),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_118_n_0,
      O => ip2axi_rddata_int_inferred_i_75_n_0
    );
ip2axi_rddata_int_inferred_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(0),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I2 => \^reg_module_vsize_reg[12]_0\(4),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^reg_module_hsize_reg[15]_0\(4),
      O => ip2axi_rddata_int_inferred_i_76_n_0
    );
ip2axi_rddata_int_inferred_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0CF00C00"
    )
        port map (
      I0 => Q(2),
      I1 => \^reg_module_hsize_reg[15]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^reg_module_vsize_reg[12]_0\(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\,
      O => ip2axi_rddata_int_inferred_i_77_n_0
    );
ip2axi_rddata_int_inferred_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(35),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(35),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_119_n_0,
      O => ip2axi_rddata_int_inferred_i_78_n_0
    );
ip2axi_rddata_int_inferred_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(34),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(34),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_120_n_0,
      O => ip2axi_rddata_int_inferred_i_79_n_0
    );
ip2axi_rddata_int_inferred_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I2 => \^reg_module_vsize_reg[12]_0\(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^reg_module_hsize_reg[15]_0\(2),
      O => ip2axi_rddata_int_inferred_i_80_n_0
    );
ip2axi_rddata_int_inferred_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(33),
      I1 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I3 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(33),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I5 => ip2axi_rddata_int_inferred_i_121_n_0,
      O => ip2axi_rddata_int_inferred_i_81_n_0
    );
ip2axi_rddata_int_inferred_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BB8888B88888"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I2 => \^reg_module_hsize_reg[15]_0\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I5 => \^reg_module_vsize_reg[12]_0\(1),
      O => ip2axi_rddata_int_inferred_i_82_n_0
    );
ip2axi_rddata_int_inferred_i_84: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_123_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address6_i_reg[31]_0\(32),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I4 => ip2axi_rddata_int_inferred_i_124_n_0,
      O => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[0]_0\
    );
ip2axi_rddata_int_inferred_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(31),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(63),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(31),
      O => ip2axi_rddata_int_inferred_i_87_n_0
    );
ip2axi_rddata_int_inferred_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(30),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(62),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(30),
      O => ip2axi_rddata_int_inferred_i_88_n_0
    );
ip2axi_rddata_int_inferred_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(29),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(61),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(29),
      O => ip2axi_rddata_int_inferred_i_89_n_0
    );
ip2axi_rddata_int_inferred_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(28),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(60),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(28),
      O => ip2axi_rddata_int_inferred_i_90_n_0
    );
ip2axi_rddata_int_inferred_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(27),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(59),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(27),
      O => ip2axi_rddata_int_inferred_i_91_n_0
    );
ip2axi_rddata_int_inferred_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(26),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(58),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(26),
      O => ip2axi_rddata_int_inferred_i_92_n_0
    );
ip2axi_rddata_int_inferred_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(25),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(57),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(25),
      O => ip2axi_rddata_int_inferred_i_93_n_0
    );
ip2axi_rddata_int_inferred_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(24),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(56),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(24),
      O => ip2axi_rddata_int_inferred_i_94_n_0
    );
ip2axi_rddata_int_inferred_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(23),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(55),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(23),
      O => ip2axi_rddata_int_inferred_i_95_n_0
    );
ip2axi_rddata_int_inferred_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(22),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(54),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(22),
      O => ip2axi_rddata_int_inferred_i_96_n_0
    );
ip2axi_rddata_int_inferred_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(21),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(53),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(21),
      O => ip2axi_rddata_int_inferred_i_97_n_0
    );
ip2axi_rddata_int_inferred_i_98: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(20),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(52),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(20),
      O => ip2axi_rddata_int_inferred_i_98_n_0
    );
ip2axi_rddata_int_inferred_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(19),
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      I2 => \^gen_num_fstores_6.reg_module_start_address2_i_reg[31]_0\(51),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I4 => \^gen_num_fstores_6.reg_module_start_address4_i_reg[31]_0\(19),
      O => ip2axi_rddata_int_inferred_i_99_n_0
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmtr_updt_complete_i_reg_0,
      Q => s2mm_prmtr_updt_complete,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(0),
      Q => \^reg_module_hsize_reg[15]_0\(0),
      R => scndry_reset2
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(10),
      Q => \^reg_module_hsize_reg[15]_0\(10),
      R => scndry_reset2
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(11),
      Q => \^reg_module_hsize_reg[15]_0\(11),
      R => scndry_reset2
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(12),
      Q => \^reg_module_hsize_reg[15]_0\(12),
      R => scndry_reset2
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(13),
      Q => \^reg_module_hsize_reg[15]_0\(13),
      R => scndry_reset2
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(14),
      Q => \^reg_module_hsize_reg[15]_0\(14),
      R => scndry_reset2
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(15),
      Q => \^reg_module_hsize_reg[15]_0\(15),
      R => scndry_reset2
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(1),
      Q => \^reg_module_hsize_reg[15]_0\(1),
      R => scndry_reset2
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(2),
      Q => \^reg_module_hsize_reg[15]_0\(2),
      R => scndry_reset2
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(3),
      Q => \^reg_module_hsize_reg[15]_0\(3),
      R => scndry_reset2
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(4),
      Q => \^reg_module_hsize_reg[15]_0\(4),
      R => scndry_reset2
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(5),
      Q => \^reg_module_hsize_reg[15]_0\(5),
      R => scndry_reset2
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(6),
      Q => \^reg_module_hsize_reg[15]_0\(6),
      R => scndry_reset2
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(7),
      Q => \^reg_module_hsize_reg[15]_0\(7),
      R => scndry_reset2
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(8),
      Q => \^reg_module_hsize_reg[15]_0\(8),
      R => scndry_reset2
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(9),
      Q => \^reg_module_hsize_reg[15]_0\(9),
      R => scndry_reset2
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(0),
      Q => \^reg_module_vsize_reg[12]_0\(0),
      R => scndry_reset2
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \^reg_module_vsize_reg[12]_0\(10),
      R => scndry_reset2
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \^reg_module_vsize_reg[12]_0\(11),
      R => scndry_reset2
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \^reg_module_vsize_reg[12]_0\(12),
      R => scndry_reset2
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(1),
      Q => \^reg_module_vsize_reg[12]_0\(1),
      R => scndry_reset2
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(2),
      Q => \^reg_module_vsize_reg[12]_0\(2),
      R => scndry_reset2
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(3),
      Q => \^reg_module_vsize_reg[12]_0\(3),
      R => scndry_reset2
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(4),
      Q => \^reg_module_vsize_reg[12]_0\(4),
      R => scndry_reset2
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(5),
      Q => \^reg_module_vsize_reg[12]_0\(5),
      R => scndry_reset2
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(6),
      Q => \^reg_module_vsize_reg[12]_0\(6),
      R => scndry_reset2
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(7),
      Q => \^reg_module_vsize_reg[12]_0\(7),
      R => scndry_reset2
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \^reg_module_vsize_reg[12]_0\(8),
      R => scndry_reset2
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \^reg_module_vsize_reg[12]_0\(9),
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_register is
  port (
    s2mm_dmacr : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    s2mm_dmasr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    lsize_more_err_reg_0 : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : out STD_LOGIC;
    s2mm_ip2axi_introut : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    undrflo_err0 : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    ch2_dly_fast_cnt0 : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : out STD_LOGIC;
    halted_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg_1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_delay_count0 : out STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0\ : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\ : out STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ : out STD_LOGIC;
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]_0\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    scndry_reset2 : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 26 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]_1\ : in STD_LOGIC;
    \dmacr_i_reg[2]_2\ : in STD_LOGIC;
    irqdelay_wren_i0 : in STD_LOGIC;
    irqthresh_wren_i0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg_0\ : in STD_LOGIC;
    lsize_err_reg_0 : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1\ : in STD_LOGIC;
    ioc_irq_reg_1 : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    lsize_more_err_reg_1 : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ : in STD_LOGIC;
    halted_reg_2 : in STD_LOGIC;
    introut_reg_0 : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    s2mm_fsize_mismatch_err : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_packet_sof : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ : in STD_LOGIC;
    s2mm_valid_video_prmtrs : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    s2mm_dly_irq_set : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    s2mm_prmtr_updt_complete : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\ : in STD_LOGIC;
    s2mm_valid_frame_sync : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    repeat_frame : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_2\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_3\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_register : entity is "axi_vdma_register";
end design_0_IR_vdma_0_axi_vdma_register;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_register is
  signal \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^genlock_for_master.mstrfrm_tstsync_d1_reg\ : STD_LOGIC;
  signal \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\ : STD_LOGIC;
  signal \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_11_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9_n_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\ : STD_LOGIC;
  signal \^m_gen_dmacr_register.dmacr_i_reg[12]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\ : STD_LOGIC;
  signal \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^ch2_dly_fast_cnt0\ : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal dma_irq_mask_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal err_irq_i_2_n_0 : STD_LOGIC;
  signal err_irq_i_3_n_0 : STD_LOGIC;
  signal err_irq_i_4_n_0 : STD_LOGIC;
  signal err_irq_reg_n_0 : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal introut_i_2_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_52_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_54_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_56_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_83_n_0 : STD_LOGIC;
  signal irqdelay_wren_i : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal \^lsize_more_err_reg_0\ : STD_LOGIC;
  signal reset_counts : STD_LOGIC;
  signal reset_counts_i_1_n_0 : STD_LOGIC;
  signal \^s2mm_dmacr\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \^s2mm_dmasr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \GEN_STS_GRTR_THAN_8.undrflo_err_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \dmacr_i[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of err_d1_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of err_irq_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of introut_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[95]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of stop_i_1 : label is "soft_lutpair64";
begin
  \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0\(2 downto 0) <= \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(2 downto 0);
  \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\ <= \^genlock_for_master.mstrfrm_tstsync_d1_reg\;
  \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ <= \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\;
  \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ <= \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\;
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ <= \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\;
  \M_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\(0) <= \^m_gen_dmacr_register.dmacr_i_reg[12]_0\(0);
  \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ <= \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\;
  ch2_dly_fast_cnt0 <= \^ch2_dly_fast_cnt0\;
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  lsize_more_err_reg_0 <= \^lsize_more_err_reg_0\;
  s2mm_dmacr(21 downto 0) <= \^s2mm_dmacr\(21 downto 0);
  s2mm_dmasr(2 downto 0) <= \^s2mm_dmasr\(2 downto 0);
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(0),
      Q => dma_irq_mask_i(0),
      R => scndry_reset2
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(1),
      Q => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(0),
      R => scndry_reset2
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(2),
      Q => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(1),
      R => scndry_reset2
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(3),
      Q => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(2),
      R => scndry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(19),
      Q => \^s2mm_dmacr\(14),
      R => scndry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(20),
      Q => \^s2mm_dmacr\(15),
      R => scndry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(21),
      Q => \^s2mm_dmacr\(16),
      R => scndry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(22),
      Q => \^s2mm_dmacr\(17),
      R => scndry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(23),
      Q => \^s2mm_dmacr\(18),
      R => scndry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(24),
      Q => \^s2mm_dmacr\(19),
      R => scndry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(25),
      Q => \^s2mm_dmacr\(20),
      R => scndry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(26),
      Q => \^s2mm_dmacr\(21),
      R => scndry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => irqdelay_wren_i0,
      Q => irqdelay_wren_i,
      R => scndry_reset2
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \^s2mm_dmacr\(6),
      S => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \^s2mm_dmacr\(7),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(13),
      Q => \^s2mm_dmacr\(8),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(14),
      Q => \^s2mm_dmacr\(9),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(15),
      Q => \^s2mm_dmacr\(10),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(16),
      Q => \^s2mm_dmacr\(11),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(17),
      Q => \^s2mm_dmacr\(12),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(18),
      Q => \^s2mm_dmacr\(13),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => irqthresh_wren_i0,
      Q => irqthresh_wren_i,
      R => scndry_reset2
    );
\GEN_FOR_FLUSH.fsize_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FOR_FLUSH.fsize_err_reg_0\,
      Q => \^s2mm_dmasr\(1),
      R => scndry_reset2
    );
\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1\,
      Q => \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      R => scndry_reset2
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\,
      I1 => ch2_delay_cnt_en,
      I2 => s2mm_packet_sof,
      I3 => s2mm_cdc2dmac_fsync,
      I4 => reset_counts,
      I5 => irqdelay_wren_i,
      O => \^ch2_dly_fast_cnt0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      I2 => s2mm_valid_video_prmtrs,
      I3 => mask_fsync_out_i,
      I4 => \^dly_irq_reg_0\,
      I5 => s2mm_dly_irq_set,
      O => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\,
      I5 => \^ch2_dly_fast_cnt0\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\,
      O => ch2_delay_count0
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^s2mm_dmacr\(16),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(2),
      I2 => \^s2mm_dmacr\(18),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(4),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_11_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^s2mm_dmacr\(15),
      I1 => \^s2mm_dmacr\(16),
      I2 => \^s2mm_dmacr\(14),
      I3 => \^s2mm_dmacr\(17),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^s2mm_dmacr\(15),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(1),
      I2 => \^s2mm_dmacr\(19),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(5),
      I4 => \^s2mm_dmacr\(14),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(0),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(3),
      I1 => \^s2mm_dmacr\(17),
      I2 => \^s2mm_dmacr\(20),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(6),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_11_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^s2mm_dmacr\(19),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(5),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(2),
      I3 => \^s2mm_dmacr\(16),
      O => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^s2mm_dmacr\(20),
      I1 => \^s2mm_dmacr\(19),
      I2 => \^s2mm_dmacr\(21),
      I3 => \^s2mm_dmacr\(18),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^genlock_for_master.mstrfrm_tstsync_d1_reg\,
      I1 => \^s2mm_dmacr\(6),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\(0),
      I3 => \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \^genlock_for_master.mstrfrm_tstsync_d1_reg\,
      I1 => \^s2mm_dmacr\(7),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\(0),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\(1),
      I4 => \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B000B000B"
    )
        port map (
      I0 => s2mm_valid_frame_sync,
      I1 => s2mm_tstvect_fsync,
      I2 => reset_counts,
      I3 => irqthresh_wren_i,
      I4 => s2mm_dly_irq_set,
      I5 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      O => \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\,
      O => \^genlock_for_master.mstrfrm_tstsync_d1_reg\
    );
\GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \^s2mm_dmacr\(5),
      R => scndry_reset2
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404440"
    )
        port map (
      I0 => \^s2mm_dmasr\(0),
      I1 => introut_reg_0,
      I2 => s2mm_prmtr_updt_complete,
      I3 => prmtr_update_complete,
      I4 => s2mm_cdc2dmac_fsync,
      O => halted_reg_1
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => dma_err,
      I2 => s2mm_halt,
      I3 => CO(0),
      I4 => Q(0),
      O => undrflo_err0
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^s2mm_dmasr\(0),
      I1 => introut_reg_0,
      I2 => \^s2mm_dmacr\(1),
      I3 => initial_frame,
      O => halted_reg_0(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s2mm_dmacr\(5),
      I1 => repeat_frame,
      O => \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]_0\
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(7),
      Q => \^m_gen_dmacr_register.dmacr_i_reg[12]_0\(0),
      R => scndry_reset2
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      R => scndry_reset2
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      R => scndry_reset2
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(4),
      Q => \^s2mm_dmacr\(2),
      R => scndry_reset2
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(5),
      Q => \^s2mm_dmacr\(3),
      R => scndry_reset2
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(6),
      Q => \^s2mm_dmacr\(4),
      R => scndry_reset2
    );
\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\,
      Q => \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\,
      R => scndry_reset2
    );
\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^dma_decerr_reg_0\,
      I1 => \^dma_slverr_reg_0\,
      I2 => \^dma_interr_reg_0\,
      I3 => \^lsize_more_err_reg_0\,
      I4 => \^s2mm_dmasr\(2),
      O => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(0),
      R => scndry_reset2
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(1),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(1),
      R => scndry_reset2
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(2),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(2),
      R => scndry_reset2
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(3),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(3),
      R => scndry_reset2
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4),
      R => scndry_reset2
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dly_irq_reg_1,
      Q => \^dly_irq_reg_0\,
      R => scndry_reset2
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => scndry_reset2
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => scndry_reset2
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => scndry_reset2
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => introut_reg_0,
      I2 => \dmacr_i[0]_i_2_n_0\,
      O => \dmacr_i[0]_i_1_n_0\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888FFF"
    )
        port map (
      I0 => \^s2mm_dmacr\(2),
      I1 => s2mm_ioc_irq_set,
      I2 => D(0),
      I3 => s2mm_axi2ip_wrce(0),
      I4 => \^s2mm_dmacr\(0),
      I5 => s2mm_stop,
      O => \dmacr_i[0]_i_2_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1_n_0\,
      Q => \^s2mm_dmacr\(0),
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(1),
      Q => \^s2mm_dmacr\(1),
      S => scndry_reset2
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_2\,
      Q => \^dmacr_i_reg[2]_0\,
      R => \dmacr_i_reg[2]_1\
    );
err_d1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => err_irq_i_2_n_0,
      O => err
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => scndry_reset2
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF1111"
    )
        port map (
      I0 => err_d1,
      I1 => err_irq_i_2_n_0,
      I2 => D(9),
      I3 => s2mm_axi2ip_wrce(1),
      I4 => err_irq_reg_n_0,
      O => err_irq_i_1_n_0
    );
err_irq_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => \^s2mm_dmasr\(2),
      I1 => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(0),
      I2 => \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\,
      I3 => err_irq_i_3_n_0,
      I4 => err_irq_i_4_n_0,
      O => err_irq_i_2_n_0
    );
err_irq_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => dma_irq_mask_i(0),
      I1 => \^s2mm_dmasr\(1),
      I2 => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(2),
      I3 => \^lsize_more_err_reg_0\,
      O => err_irq_i_3_n_0
    );
err_irq_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      I1 => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(1),
      I2 => \^dma_decerr_reg_0\,
      I3 => \^dma_slverr_reg_0\,
      O => err_irq_i_4_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => err_irq_reg_n_0,
      R => scndry_reset2
    );
halt_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \^s2mm_dmacr\(0),
      I1 => run_stop_d1,
      I2 => s2mm_fsize_mismatch_err,
      I3 => s2mm_stop,
      I4 => \^dmacr_i_reg[2]_0\,
      I5 => soft_reset_d1,
      O => halt_i0
    );
halt_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444F444"
    )
        port map (
      I0 => \^s2mm_dmacr\(0),
      I1 => halt_reset,
      I2 => s2mm_halt,
      I3 => s2mm_halt_cmplt,
      I4 => \^dmacr_i_reg[2]_0\,
      I5 => s2mm_stop,
      O => \dmacr_i_reg[0]_0\
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halted_reg_2,
      Q => \^s2mm_dmasr\(0),
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => introut_reg_0,
      I2 => introut_i_2_n_0,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \^dly_irq_reg_0\,
      I1 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      I2 => err_irq_reg_n_0,
      I3 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      I4 => \^ioc_irq_reg_0\,
      I5 => \^m_gen_dmacr_register.dmacr_i_reg[12]_0\(0),
      O => introut_i_2_n_0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => s2mm_ip2axi_introut,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ioc_irq_reg_1,
      Q => \^ioc_irq_reg_0\,
      R => scndry_reset2
    );
ip2axi_rddata_int_inferred_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => ip2axi_rddata_int_inferred_i_52_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\,
      O => in0(3),
      S => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\
    );
ip2axi_rddata_int_inferred_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => ip2axi_rddata_int_inferred_i_54_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\,
      O => in0(2),
      S => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\
    );
ip2axi_rddata_int_inferred_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => ip2axi_rddata_int_inferred_i_56_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]\,
      O => in0(1),
      S => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\
    );
ip2axi_rddata_int_inferred_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => ip2axi_rddata_int_inferred_i_83_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0\,
      O => in0(0),
      S => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\
    );
ip2axi_rddata_int_inferred_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB0BC000C808C000"
    )
        port map (
      I0 => \^lsize_more_err_reg_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2\,
      I3 => \^s2mm_dmacr\(5),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(2),
      O => ip2axi_rddata_int_inferred_i_52_n_0
    );
ip2axi_rddata_int_inferred_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB0BC000C808C000"
    )
        port map (
      I0 => err_irq_reg_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2\,
      I3 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(1),
      O => ip2axi_rddata_int_inferred_i_54_n_0
    );
ip2axi_rddata_int_inferred_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B833B800"
    )
        port map (
      I0 => \^dly_irq_reg_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_1\,
      I2 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_2\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(0),
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]_0\,
      O => ip2axi_rddata_int_inferred_i_56_n_0
    );
ip2axi_rddata_int_inferred_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^s2mm_dmasr\(0),
      I1 => dma_irq_mask_i(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_1\,
      I3 => \^s2mm_dmacr\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_2\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_3\,
      O => ip2axi_rddata_int_inferred_i_83_n_0
    );
lsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => lsize_err_reg_0,
      Q => \^s2mm_dmasr\(2),
      R => scndry_reset2
    );
lsize_more_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => lsize_more_err_reg_1,
      Q => \^lsize_more_err_reg_0\,
      R => scndry_reset2
    );
reset_counts_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => introut_reg_0,
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => reset_counts,
      O => reset_counts_i_1_n_0
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => reset_counts_i_1_n_0,
      Q => reset_counts,
      R => \dmacr_i_reg[2]_1\
    );
\s_axis_cmd_tdata[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s2mm_dmasr\(0),
      I1 => introut_reg_0,
      O => SR(0)
    );
stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => dma_err,
      O => stop_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_skid_buf is
  port (
    s_axis_s2mm_tready : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    s_axis_s2mm_tlast_i : out STD_LOGIC;
    s_axis_s2mm_tuser_signal : out STD_LOGIC;
    srst : out STD_LOGIC;
    s2mm_fsize_more_or_sof_late_s : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\ : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg\ : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_fsize_less_err_flag_10 : in STD_LOGIC;
    s_axis_s2mm_tuser_d1 : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    d_tready_before_fsync : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\ : in STD_LOGIC;
    d_tready_sof_late : in STD_LOGIC;
    s2mm_tuser_to_fsync_out : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0\ : in STD_LOGIC;
    run_stop_reg : in STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_skid_buf : entity is "axi_vdma_skid_buf";
end design_0_IR_vdma_0_axi_vdma_skid_buf;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_skid_buf is
  signal \^gen_sprt_for_s2mm.gen_flush_sof_tready.d_tready_before_fsync_reg\ : STD_LOGIC;
  signal \^gen_sprt_for_s2mm.gen_flush_sof_tready.s_axis_s2mm_tuser_d1_reg\ : STD_LOGIC;
  signal \^s_axis_s2mm_tuser_signal\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  signal \^srst\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\ <= \^gen_sprt_for_s2mm.gen_flush_sof_tready.d_tready_before_fsync_reg\;
  \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg\ <= \^gen_sprt_for_s2mm.gen_flush_sof_tready.s_axis_s2mm_tuser_d1_reg\;
  \out\ <= sig_m_valid_out;
  s_axis_s2mm_tready <= sig_s_ready_out;
  s_axis_s2mm_tuser_signal <= \^s_axis_s2mm_tuser_signal\;
  srst <= \^srst\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08088808"
    )
        port map (
      I0 => \^gen_sprt_for_s2mm.gen_flush_sof_tready.d_tready_before_fsync_reg\,
      I1 => sig_m_valid_out,
      I2 => s2mm_fsize_less_err_flag_10,
      I3 => \^s_axis_s2mm_tuser_signal\,
      I4 => s_axis_s2mm_tuser_d1,
      O => s2mm_fsize_more_or_sof_late_s
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888F8888888888"
    )
        port map (
      I0 => d_tready_before_fsync,
      I1 => d_tready_before_fsync_clr_flag1,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\,
      I3 => d_tready_sof_late,
      I4 => s2mm_tuser_to_fsync_out,
      I5 => \^gen_sprt_for_s2mm.gen_flush_sof_tready.s_axis_s2mm_tuser_d1_reg\,
      O => \^gen_sprt_for_s2mm.gen_flush_sof_tready.d_tready_before_fsync_reg\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_axis_s2mm_tuser_d1,
      I1 => \^s_axis_s2mm_tuser_signal\,
      I2 => sig_m_valid_out,
      O => \^gen_sprt_for_s2mm.gen_flush_sof_tready.s_axis_s2mm_tuser_d1_reg\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\,
      I1 => \^s_axis_s2mm_tuser_signal\,
      I2 => sig_m_valid_out,
      I3 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0\,
      I4 => d_tready_before_fsync_clr_flag1,
      I5 => d_tready_sof_late,
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AB00"
    )
        port map (
      I0 => s2mm_tuser_to_fsync_out,
      I1 => d_tready_before_fsync_clr_flag1,
      I2 => \^gen_sprt_for_s2mm.gen_flush_sof_tready.s_axis_s2mm_tuser_d1_reg\,
      I3 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0\,
      I4 => s2mm_fsync_out_i,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_s2mm_tuser_signal\,
      I1 => sig_m_valid_out,
      O => p_13_in
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFBF00BF00"
    )
        port map (
      I0 => s_axis_s2mm_tuser_d1,
      I1 => \^s_axis_s2mm_tuser_signal\,
      I2 => sig_m_valid_out,
      I3 => s2mm_fsize_less_err_flag_10,
      I4 => s2mm_fsync_out_i,
      I5 => s_axis_fifo_ainit_nosync,
      O => SR(0)
    );
s_fsync_d1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => run_stop_reg,
      I1 => sig_m_valid_out,
      I2 => \^s_axis_s2mm_tuser_signal\,
      I3 => s_axis_s2mm_tuser_d1,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => Q(0),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => Q(10),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => Q(11),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => Q(12),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => Q(13),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => Q(14),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => Q(15),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => Q(16),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => Q(17),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => Q(18),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => Q(19),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => Q(1),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => Q(20),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => Q(21),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => Q(22),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => Q(23),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => Q(24),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => Q(25),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => Q(26),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => Q(27),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => Q(28),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => Q(29),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => Q(2),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => Q(30),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => Q(31),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => Q(3),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => Q(4),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => Q(5),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => Q(6),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => Q(7),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => Q(8),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => Q(9),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => sig_data_skid_reg(0),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(10),
      Q => sig_data_skid_reg(10),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(11),
      Q => sig_data_skid_reg(11),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(12),
      Q => sig_data_skid_reg(12),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(13),
      Q => sig_data_skid_reg(13),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(14),
      Q => sig_data_skid_reg(14),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(15),
      Q => sig_data_skid_reg(15),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(16),
      Q => sig_data_skid_reg(16),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(17),
      Q => sig_data_skid_reg(17),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(18),
      Q => sig_data_skid_reg(18),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(19),
      Q => sig_data_skid_reg(19),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => sig_data_skid_reg(1),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(20),
      Q => sig_data_skid_reg(20),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(21),
      Q => sig_data_skid_reg(21),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(22),
      Q => sig_data_skid_reg(22),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(23),
      Q => sig_data_skid_reg(23),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(24),
      Q => sig_data_skid_reg(24),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(25),
      Q => sig_data_skid_reg(25),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(26),
      Q => sig_data_skid_reg(26),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(27),
      Q => sig_data_skid_reg(27),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(28),
      Q => sig_data_skid_reg(28),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(29),
      Q => sig_data_skid_reg(29),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => sig_data_skid_reg(2),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(30),
      Q => sig_data_skid_reg(30),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(31),
      Q => sig_data_skid_reg(31),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => sig_data_skid_reg(3),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => sig_data_skid_reg(4),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => sig_data_skid_reg(5),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => sig_data_skid_reg(6),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => sig_data_skid_reg(7),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(8),
      Q => sig_data_skid_reg(8),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(9),
      Q => sig_data_skid_reg(9),
      R => s_axis_fifo_ainit_nosync
    );
\sig_last_reg_out_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_out_reg_0,
      O => sig_data_reg_out_en
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tlast,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => s_axis_s2mm_tlast_i,
      R => s_axis_fifo_ainit_nosync
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tlast,
      Q => sig_last_skid_reg,
      R => s_axis_fifo_ainit_nosync
    );
\sig_m_valid_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F8FA"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_out_reg_0,
      I2 => s_axis_s2mm_tvalid,
      I3 => sig_s_ready_dup,
      I4 => s_axis_fifo_ainit_nosync,
      I5 => \^srst\,
      O => \sig_m_valid_dup_i_1__2_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_axis_fifo_ainit_nosync,
      Q => \^srst\,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFFFDDDD"
    )
        port map (
      I0 => sig_s_ready_out_reg_0,
      I1 => \^srst\,
      I2 => sig_m_valid_dup,
      I3 => s_axis_s2mm_tvalid,
      I4 => sig_s_ready_dup,
      I5 => s_axis_fifo_ainit_nosync,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_user_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tuser(0),
      I1 => sig_s_ready_dup,
      I2 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_user_skid_mux_out,
      Q => \^s_axis_s2mm_tuser_signal\,
      R => s_axis_fifo_ainit_nosync
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tuser(0),
      Q => sig_user_skid_reg,
      R => s_axis_fifo_ainit_nosync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_sof_gen is
  port (
    prmry_in_xored : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_sof_gen : entity is "axi_vdma_sof_gen";
end design_0_IR_vdma_0_axi_vdma_sof_gen;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_sof_gen is
  signal hold_sof : STD_LOGIC;
  signal hold_sof_i_1_n_0 : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => hold_sof,
      I2 => s_valid_d1,
      I3 => s_valid,
      O => prmry_in_xored
    );
hold_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid,
      I2 => s_valid_d1,
      I3 => \out\,
      I4 => s2mm_fsync_out_i,
      O => hold_sof_i_1_n_0
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => hold_sof_i_1_n_0,
      Q => hold_sof,
      R => '0'
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_valid,
      Q => s_valid_d1,
      R => scndry_reset2
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => fifo_wren,
      Q => s_valid,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_sts_mngr is
  port (
    datamover_idle : out STD_LOGIC;
    halted_set_i_reg_0 : out STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    halted_set_i0 : in STD_LOGIC;
    datamover_idle_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_sts_mngr : entity is "axi_vdma_sts_mngr";
end design_0_IR_vdma_0_axi_vdma_sts_mngr;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_sts_mngr is
  signal s2mm_halted_clr : STD_LOGIC;
  signal s2mm_halted_set : STD_LOGIC;
begin
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => datamover_idle_reg_0,
      Q => datamover_idle,
      R => scndry_reset2_0
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_dmacr(0),
      Q => s2mm_halted_clr,
      R => scndry_reset2_0
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => s2mm_halted_set,
      I1 => \out\,
      I2 => s2mm_dmasr(0),
      I3 => s2mm_halted_clr,
      O => halted_set_i_reg_0
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => s2mm_halted_set,
      R => scndry_reset2_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_vregister_64 is
  port (
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    \hsize_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \hsize_vid_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stride_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_new_addr : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address[63]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    scndry_reset2_0 : in STD_LOGIC;
    \vsize_vid_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \hsize_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_vregister_64 : entity is "axi_vdma_vregister_64";
end design_0_IR_vdma_0_axi_vdma_vregister_64;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_vregister_64 is
  signal \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \VFLIP_DISABLE.dm_address[15]_i_10_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_11_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_12_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_13_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_14_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_15_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_16_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_17_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_10_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_11_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_12_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_13_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_14_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_15_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_16_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_17_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal crnt_start_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^hsize_vid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal zero_hsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_4_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_4_n_0 : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \hsize_vid_reg[15]_0\(15 downto 0) <= \^hsize_vid_reg[15]_0\(15 downto 0);
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(0),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(0),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(10),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(10),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(11),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(11),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(12),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(12),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(13),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(13),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(14),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(14),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(15),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(15),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(16),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(17),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(18),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(19),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(1),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(1),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(20),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(21),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(22),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(23),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(24),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(25),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(26),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(27),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(28),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(29),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(2),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(2),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(30),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(31),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(32),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(32),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(33),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(33),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(34),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(34),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(35),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(35),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(36),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(36),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(37),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(37),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(38),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(38),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(39),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(39),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(3),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(3),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(40),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(40),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(41),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(41),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(42),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(42),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(43),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(43),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(44),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(44),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(45),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(45),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(46),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(46),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(47),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(47),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(48),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(48),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(49),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(49),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(4),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(4),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(50),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(50),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(51),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(51),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(52),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(52),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(53),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(53),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(54),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(54),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(55),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(55),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(56),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(56),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(57),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(57),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(58),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(58),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(59),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(59),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(5),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(5),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(60),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(60),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(61),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(61),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(62),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(62),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(63),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(63),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(6),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(6),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(7),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(7),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(8),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(8),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(9),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(9),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(0),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(0),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(10),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(10),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(11),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(11),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(12),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(12),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(13),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(13),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(14),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(14),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(15),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(15),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(16),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(16),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(17),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(17),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(18),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(18),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(19),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(19),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(1),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(1),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(20),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(20),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(21),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(21),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(22),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(22),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(23),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(23),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(24),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(24),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(25),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(25),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(26),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(26),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(27),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(27),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(28),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(28),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(29),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(29),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(2),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(2),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(30),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(30),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(31),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(31),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(32),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(32),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(33),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(33),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(34),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(34),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(35),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(35),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(36),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(36),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(37),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(37),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(38),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(38),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(39),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(39),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(3),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(3),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(40),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(40),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(41),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(41),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(42),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(42),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(43),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(43),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(44),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(44),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(45),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(45),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(46),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(46),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(47),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(47),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(48),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(48),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(49),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(49),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(4),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(4),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(50),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(50),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(51),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(51),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(52),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(52),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(53),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(53),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(54),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(54),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(55),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(55),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(56),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(56),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(57),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(57),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(58),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(58),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(59),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(59),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(5),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(5),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(60),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(60),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(61),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(61),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(62),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(62),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(63),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(63),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(6),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(6),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(7),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(7),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(8),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(8),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(9),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(9),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(0),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(0),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(10),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(10),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(11),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(11),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(12),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(12),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(13),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(13),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(14),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(14),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(15),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(15),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(16),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(16),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(17),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(17),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(18),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(18),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(19),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(19),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(1),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(1),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(20),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(20),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(21),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(21),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(22),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(22),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(23),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(23),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(24),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(24),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(25),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(25),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(26),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(26),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(27),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(27),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(28),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(28),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(29),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(29),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(2),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(2),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(30),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(30),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(31),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(31),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(32),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(32),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(33),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(33),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(34),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(34),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(35),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(35),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(36),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(36),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(37),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(37),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(38),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(38),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(39),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(39),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(3),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(3),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(40),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(40),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(41),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(41),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(42),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(42),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(43),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(43),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(44),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(44),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(45),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(45),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(46),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(46),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(47),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(47),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(48),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(48),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(49),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(49),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(4),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(4),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(50),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(50),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(51),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(51),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(52),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(52),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(53),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(53),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(54),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(54),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(55),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(55),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(56),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(56),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(57),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(57),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(58),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(58),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(59),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(59),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(5),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(5),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(60),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(60),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(61),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(61),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(62),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(62),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(63),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(63),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(6),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(6),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(7),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(7),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(8),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(8),
      R => scndry_reset2_0
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(9),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(9),
      R => scndry_reset2_0
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(1),
      I1 => \^hsize_vid_reg[15]_0\(2),
      I2 => \^hsize_vid_reg[15]_0\(0),
      O => S(0)
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(1),
      I1 => \^hsize_vid_reg[15]_0\(2),
      I2 => \^hsize_vid_reg[15]_0\(0),
      O => \hsize_vid_reg[1]_0\(0)
    );
\VFLIP_DISABLE.dm_address[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(15),
      I2 => load_new_addr,
      I3 => crnt_start_address(15),
      O => \VFLIP_DISABLE.dm_address[15]_i_10_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(14),
      I2 => load_new_addr,
      I3 => crnt_start_address(14),
      O => \VFLIP_DISABLE.dm_address[15]_i_11_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(13),
      I2 => load_new_addr,
      I3 => crnt_start_address(13),
      O => \VFLIP_DISABLE.dm_address[15]_i_12_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(12),
      I2 => load_new_addr,
      I3 => crnt_start_address(12),
      O => \VFLIP_DISABLE.dm_address[15]_i_13_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(11),
      I2 => load_new_addr,
      I3 => crnt_start_address(11),
      O => \VFLIP_DISABLE.dm_address[15]_i_14_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(10),
      I2 => load_new_addr,
      I3 => crnt_start_address(10),
      O => \VFLIP_DISABLE.dm_address[15]_i_15_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(9),
      I2 => load_new_addr,
      I3 => crnt_start_address(9),
      O => \VFLIP_DISABLE.dm_address[15]_i_16_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(8),
      I2 => load_new_addr,
      I3 => crnt_start_address(8),
      O => \VFLIP_DISABLE.dm_address[15]_i_17_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(15),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(15),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(15),
      O => crnt_start_address(15)
    );
\VFLIP_DISABLE.dm_address[15]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(14),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(14),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(14),
      O => crnt_start_address(14)
    );
\VFLIP_DISABLE.dm_address[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(13),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(13),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(13),
      O => crnt_start_address(13)
    );
\VFLIP_DISABLE.dm_address[15]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(12),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(12),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(12),
      O => crnt_start_address(12)
    );
\VFLIP_DISABLE.dm_address[15]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(11),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(11),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(11),
      O => crnt_start_address(11)
    );
\VFLIP_DISABLE.dm_address[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(10),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(10),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(10),
      O => crnt_start_address(10)
    );
\VFLIP_DISABLE.dm_address[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(9),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(9),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(9),
      O => crnt_start_address(9)
    );
\VFLIP_DISABLE.dm_address[15]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(8),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(8),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(8),
      O => crnt_start_address(8)
    );
\VFLIP_DISABLE.dm_address[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(23),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(23),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(23),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(7)
    );
\VFLIP_DISABLE.dm_address[23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(22),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(22),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(22),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(6)
    );
\VFLIP_DISABLE.dm_address[23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(21),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(21),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(21),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(5)
    );
\VFLIP_DISABLE.dm_address[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(20),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(20),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(20),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(4)
    );
\VFLIP_DISABLE.dm_address[23]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(19),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(19),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(19),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(3)
    );
\VFLIP_DISABLE.dm_address[23]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(18),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(18),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(18),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(2)
    );
\VFLIP_DISABLE.dm_address[23]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(17),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(17),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(17),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(1)
    );
\VFLIP_DISABLE.dm_address[23]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(16),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(16),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(16),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(0)
    );
\VFLIP_DISABLE.dm_address[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(31),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(31),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(31),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(15)
    );
\VFLIP_DISABLE.dm_address[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(30),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(30),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(30),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(14)
    );
\VFLIP_DISABLE.dm_address[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(29),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(29),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(29),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(13)
    );
\VFLIP_DISABLE.dm_address[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(28),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(28),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(28),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(12)
    );
\VFLIP_DISABLE.dm_address[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(27),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(27),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(27),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(11)
    );
\VFLIP_DISABLE.dm_address[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(26),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(26),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(26),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(10)
    );
\VFLIP_DISABLE.dm_address[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(25),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(25),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(25),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(9)
    );
\VFLIP_DISABLE.dm_address[31]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(24),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(24),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(24),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(8)
    );
\VFLIP_DISABLE.dm_address[39]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(39),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(39),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(39),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(23)
    );
\VFLIP_DISABLE.dm_address[39]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(38),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(38),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(38),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(22)
    );
\VFLIP_DISABLE.dm_address[39]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(37),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(37),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(37),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(21)
    );
\VFLIP_DISABLE.dm_address[39]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(36),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(36),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(36),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(20)
    );
\VFLIP_DISABLE.dm_address[39]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(35),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(35),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(35),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(19)
    );
\VFLIP_DISABLE.dm_address[39]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(34),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(34),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(34),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(18)
    );
\VFLIP_DISABLE.dm_address[39]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(33),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(33),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(33),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(17)
    );
\VFLIP_DISABLE.dm_address[39]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(32),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(32),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(32),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(16)
    );
\VFLIP_DISABLE.dm_address[47]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(47),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(47),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(47),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(31)
    );
\VFLIP_DISABLE.dm_address[47]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(46),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(46),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(46),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(30)
    );
\VFLIP_DISABLE.dm_address[47]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(45),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(45),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(45),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(29)
    );
\VFLIP_DISABLE.dm_address[47]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(44),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(44),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(44),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(28)
    );
\VFLIP_DISABLE.dm_address[47]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(43),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(43),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(43),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(27)
    );
\VFLIP_DISABLE.dm_address[47]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(42),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(42),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(42),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(26)
    );
\VFLIP_DISABLE.dm_address[47]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(41),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(41),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(41),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(25)
    );
\VFLIP_DISABLE.dm_address[47]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(40),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(40),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(40),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(24)
    );
\VFLIP_DISABLE.dm_address[55]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(55),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(55),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(55),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(39)
    );
\VFLIP_DISABLE.dm_address[55]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(54),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(54),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(54),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(38)
    );
\VFLIP_DISABLE.dm_address[55]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(53),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(53),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(53),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(37)
    );
\VFLIP_DISABLE.dm_address[55]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(52),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(52),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(52),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(36)
    );
\VFLIP_DISABLE.dm_address[55]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(51),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(51),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(51),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(35)
    );
\VFLIP_DISABLE.dm_address[55]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(50),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(50),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(50),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(34)
    );
\VFLIP_DISABLE.dm_address[55]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(49),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(49),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(49),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(33)
    );
\VFLIP_DISABLE.dm_address[55]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(48),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(48),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(48),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(32)
    );
\VFLIP_DISABLE.dm_address[63]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(63),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(63),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(63),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(47)
    );
\VFLIP_DISABLE.dm_address[63]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(62),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(62),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(62),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(46)
    );
\VFLIP_DISABLE.dm_address[63]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(61),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(61),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(61),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(45)
    );
\VFLIP_DISABLE.dm_address[63]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(60),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(60),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(60),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(44)
    );
\VFLIP_DISABLE.dm_address[63]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(59),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(59),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(59),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(43)
    );
\VFLIP_DISABLE.dm_address[63]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(58),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(58),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(58),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(42)
    );
\VFLIP_DISABLE.dm_address[63]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(57),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(57),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(57),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(41)
    );
\VFLIP_DISABLE.dm_address[63]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(56),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(56),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(56),
      O => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(40)
    );
\VFLIP_DISABLE.dm_address[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(7),
      I2 => load_new_addr,
      I3 => crnt_start_address(7),
      O => \VFLIP_DISABLE.dm_address[7]_i_10_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(6),
      I2 => load_new_addr,
      I3 => crnt_start_address(6),
      O => \VFLIP_DISABLE.dm_address[7]_i_11_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(5),
      I2 => load_new_addr,
      I3 => crnt_start_address(5),
      O => \VFLIP_DISABLE.dm_address[7]_i_12_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(4),
      I2 => load_new_addr,
      I3 => crnt_start_address(4),
      O => \VFLIP_DISABLE.dm_address[7]_i_13_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(3),
      I2 => load_new_addr,
      I3 => crnt_start_address(3),
      O => \VFLIP_DISABLE.dm_address[7]_i_14_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(2),
      I2 => load_new_addr,
      I3 => crnt_start_address(2),
      O => \VFLIP_DISABLE.dm_address[7]_i_15_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(1),
      I2 => load_new_addr,
      I3 => crnt_start_address(1),
      O => \VFLIP_DISABLE.dm_address[7]_i_16_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(0),
      I2 => load_new_addr,
      I3 => crnt_start_address(0),
      O => \VFLIP_DISABLE.dm_address[7]_i_17_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(7),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(7),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(7),
      O => crnt_start_address(7)
    );
\VFLIP_DISABLE.dm_address[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(6),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(6),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(6),
      O => crnt_start_address(6)
    );
\VFLIP_DISABLE.dm_address[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(5),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(5),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(5),
      O => crnt_start_address(5)
    );
\VFLIP_DISABLE.dm_address[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(4),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(4),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(4),
      O => crnt_start_address(4)
    );
\VFLIP_DISABLE.dm_address[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(3),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(3),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(3),
      O => crnt_start_address(3)
    );
\VFLIP_DISABLE.dm_address[7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(2),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(2),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(2),
      O => crnt_start_address(2)
    );
\VFLIP_DISABLE.dm_address[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(1),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(1),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I4 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(1),
      O => crnt_start_address(1)
    );
\VFLIP_DISABLE.dm_address[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(0),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(0),
      I2 => \VFLIP_DISABLE.dm_address[63]_i_3\(1),
      I3 => \VFLIP_DISABLE.dm_address[63]_i_3\(0),
      I4 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(0),
      O => crnt_start_address(0)
    );
\VFLIP_DISABLE.dm_address[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_7\,
      DI(7) => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\,
      DI(6) => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\,
      DI(5) => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\,
      DI(4) => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\,
      DI(3) => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\,
      O(7 downto 0) => \stride_vid_reg[15]_0\(15 downto 8),
      S(7) => \VFLIP_DISABLE.dm_address[15]_i_10_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[15]_i_11_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[15]_i_12_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[15]_i_13_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[15]_i_14_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[15]_i_15_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[15]_i_16_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[15]_i_17_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CO(6) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_7\,
      DI(7) => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\,
      DI(6) => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\,
      DI(5) => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\,
      DI(4) => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\,
      DI(3) => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\,
      O(7 downto 0) => \stride_vid_reg[15]_0\(7 downto 0),
      S(7) => \VFLIP_DISABLE.dm_address[7]_i_10_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[7]_i_11_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[7]_i_12_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[7]_i_13_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[7]_i_14_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[7]_i_15_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[7]_i_16_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[7]_i_17_n_0\
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(0),
      Q => \^hsize_vid_reg[15]_0\(0),
      R => scndry_reset2_0
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(10),
      Q => \^hsize_vid_reg[15]_0\(10),
      R => scndry_reset2_0
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(11),
      Q => \^hsize_vid_reg[15]_0\(11),
      R => scndry_reset2_0
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(12),
      Q => \^hsize_vid_reg[15]_0\(12),
      R => scndry_reset2_0
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(13),
      Q => \^hsize_vid_reg[15]_0\(13),
      R => scndry_reset2_0
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(14),
      Q => \^hsize_vid_reg[15]_0\(14),
      R => scndry_reset2_0
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(15),
      Q => \^hsize_vid_reg[15]_0\(15),
      R => scndry_reset2_0
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(1),
      Q => \^hsize_vid_reg[15]_0\(1),
      R => scndry_reset2_0
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(2),
      Q => \^hsize_vid_reg[15]_0\(2),
      R => scndry_reset2_0
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(3),
      Q => \^hsize_vid_reg[15]_0\(3),
      R => scndry_reset2_0
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(4),
      Q => \^hsize_vid_reg[15]_0\(4),
      R => scndry_reset2_0
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(5),
      Q => \^hsize_vid_reg[15]_0\(5),
      R => scndry_reset2_0
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(6),
      Q => \^hsize_vid_reg[15]_0\(6),
      R => scndry_reset2_0
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(7),
      Q => \^hsize_vid_reg[15]_0\(7),
      R => scndry_reset2_0
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(8),
      Q => \^hsize_vid_reg[15]_0\(8),
      R => scndry_reset2_0
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(9),
      Q => \^hsize_vid_reg[15]_0\(9),
      R => scndry_reset2_0
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(0),
      Q => crnt_stride(0),
      R => scndry_reset2_0
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(10),
      Q => crnt_stride(10),
      R => scndry_reset2_0
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(11),
      Q => crnt_stride(11),
      R => scndry_reset2_0
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(12),
      Q => crnt_stride(12),
      R => scndry_reset2_0
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(13),
      Q => crnt_stride(13),
      R => scndry_reset2_0
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(14),
      Q => crnt_stride(14),
      R => scndry_reset2_0
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(15),
      Q => crnt_stride(15),
      R => scndry_reset2_0
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(1),
      Q => crnt_stride(1),
      R => scndry_reset2_0
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(2),
      Q => crnt_stride(2),
      R => scndry_reset2_0
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(3),
      Q => crnt_stride(3),
      R => scndry_reset2_0
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(4),
      Q => crnt_stride(4),
      R => scndry_reset2_0
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(5),
      Q => crnt_stride(5),
      R => scndry_reset2_0
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(6),
      Q => crnt_stride(6),
      R => scndry_reset2_0
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(7),
      Q => crnt_stride(7),
      R => scndry_reset2_0
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(8),
      Q => crnt_stride(8),
      R => scndry_reset2_0
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(9),
      Q => crnt_stride(9),
      R => scndry_reset2_0
    );
\vsize_vid[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => prmtr_update_complete,
      I1 => s2mm_cdc2dmac_fsync,
      I2 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(0),
      Q => \^q\(0),
      R => scndry_reset2_0
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(10),
      Q => \^q\(10),
      R => scndry_reset2_0
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(11),
      Q => \^q\(11),
      R => scndry_reset2_0
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(12),
      Q => \^q\(12),
      R => scndry_reset2_0
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(1),
      Q => \^q\(1),
      R => scndry_reset2_0
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(2),
      Q => \^q\(2),
      R => scndry_reset2_0
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(3),
      Q => \^q\(3),
      R => scndry_reset2_0
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(4),
      Q => \^q\(4),
      R => scndry_reset2_0
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(5),
      Q => \^q\(5),
      R => scndry_reset2_0
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(6),
      Q => \^q\(6),
      R => scndry_reset2_0
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(7),
      Q => \^q\(7),
      R => scndry_reset2_0
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(8),
      Q => \^q\(8),
      R => scndry_reset2_0
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(9),
      Q => \^q\(9),
      R => scndry_reset2_0
    );
zero_hsize_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => load_new_addr,
      I1 => \^hsize_vid_reg[15]_0\(0),
      I2 => \^hsize_vid_reg[15]_0\(2),
      I3 => \^hsize_vid_reg[15]_0\(1),
      I4 => zero_hsize_err_i_2_n_0,
      I5 => zero_hsize_err_i_3_n_0,
      O => zero_hsize_err0
    );
zero_hsize_err_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(12),
      I1 => \^hsize_vid_reg[15]_0\(13),
      I2 => \^hsize_vid_reg[15]_0\(15),
      I3 => zero_hsize_err_i_4_n_0,
      O => zero_hsize_err_i_2_n_0
    );
zero_hsize_err_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(8),
      I1 => \^hsize_vid_reg[15]_0\(3),
      I2 => \^hsize_vid_reg[15]_0\(4),
      I3 => \^hsize_vid_reg[15]_0\(11),
      I4 => \^hsize_vid_reg[15]_0\(6),
      I5 => \^hsize_vid_reg[15]_0\(9),
      O => zero_hsize_err_i_3_n_0
    );
zero_hsize_err_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(7),
      I1 => \^hsize_vid_reg[15]_0\(5),
      I2 => \^hsize_vid_reg[15]_0\(14),
      I3 => \^hsize_vid_reg[15]_0\(10),
      O => zero_hsize_err_i_4_n_0
    );
zero_vsize_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(11),
      I1 => load_new_addr,
      I2 => zero_vsize_err_i_2_n_0,
      O => zero_vsize_err0
    );
zero_vsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(6),
      I4 => zero_vsize_err_i_3_n_0,
      I5 => zero_vsize_err_i_4_n_0,
      O => zero_vsize_err_i_2_n_0
    );
zero_vsize_err_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(10),
      I3 => \^q\(1),
      O => zero_vsize_err_i_3_n_0
    );
zero_vsize_err_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(12),
      I3 => \^q\(9),
      O => zero_vsize_err_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_cdc_sync is
  port (
    axis_clear_sft_rst_hold : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    axis_soft_reset_re : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_cdc_sync : entity is "cdc_sync";
end design_0_IR_vdma_0_cdc_sync;

architecture STRUCTURE of design_0_IR_vdma_0_cdc_sync is
  signal \^axis_clear_sft_rst_hold\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  axis_clear_sft_rst_hold <= \^axis_clear_sft_rst_hold\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^axis_clear_sft_rst_hold\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prmry_min_assert_sftrst,
      I2 => scndry_out,
      I3 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axis_clear_sft_rst_hold\,
      I1 => axis_soft_reset_re,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_cdc_sync_2 is
  port (
    axis_soft_reset_re : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    axis_min_count0 : in STD_LOGIC;
    axis_clear_sft_rst_hold : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_cdc_sync_2 : entity is "cdc_sync";
end design_0_IR_vdma_0_cdc_sync_2;

architecture STRUCTURE of design_0_IR_vdma_0_cdc_sync_2 is
  signal \^axis_soft_reset_re\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  axis_soft_reset_re <= \^axis_soft_reset_re\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^axis_soft_reset_re\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => \^axis_soft_reset_re\,
      I2 => axis_min_count0,
      I3 => axis_clear_sft_rst_hold,
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_cdc_sync_3 is
  port (
    lite_clear_sft_rst_hold : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    lite_soft_reset_re : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_cdc_sync_3 : entity is "cdc_sync";
end design_0_IR_vdma_0_cdc_sync_3;

architecture STRUCTURE of design_0_IR_vdma_0_cdc_sync_3 is
  signal \^lite_clear_sft_rst_hold\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  lite_clear_sft_rst_hold <= \^lite_clear_sft_rst_hold\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^lite_clear_sft_rst_hold\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prmry_min_assert_sftrst,
      I2 => scndry_out,
      I3 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^lite_clear_sft_rst_hold\,
      I1 => lite_soft_reset_re,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_cdc_sync_6 is
  port (
    lite_soft_reset_re : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    lite_min_count0 : in STD_LOGIC;
    lite_clear_sft_rst_hold : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_cdc_sync_6 : entity is "cdc_sync";
end design_0_IR_vdma_0_cdc_sync_6;

architecture STRUCTURE of design_0_IR_vdma_0_cdc_sync_6 is
  signal \^lite_soft_reset_re\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  lite_soft_reset_re <= \^lite_soft_reset_re\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^lite_soft_reset_re\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => \^lite_soft_reset_re\,
      I2 => lite_min_count0,
      I3 => lite_clear_sft_rst_hold,
      O => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized0\ is
  port (
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized0_1\ is
  port (
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized0_1\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized0_1\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized0_1\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => axis_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8FFFFCCC8CCC8"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => min_assert_sftrst,
      I2 => \^scndry_out\,
      I3 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\,
      I4 => s_soft_reset_i_d1,
      I5 => s_soft_reset_i,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized0_4\ is
  port (
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized0_4\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized0_4\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized0_4\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized0_5\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : out STD_LOGIC;
    s_soft_reset_i_reg : out STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\ : in STD_LOGIC;
    prmry_min_count0 : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized0_5\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized0_5\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized0_5\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFF2FFF2FFF2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      I2 => prmry_min_count0,
      I3 => prmry_min_assert_sftrst,
      I4 => \^scndry_out\,
      I5 => \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\,
      O => s_soft_reset_i_reg
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => s_soft_reset_i_d1,
      I1 => s_soft_reset_i,
      I2 => prmry_min_assert_sftrst,
      I3 => \^scndry_out\,
      I4 => \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized0_7\ is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized0_7\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized0_7\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized0_7\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized0_8\ is
  port (
    halt_i_reg : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1\ : out STD_LOGIC;
    halt_i_reg_0 : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_reset : in STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    assert_sftrst_d1 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized0_8\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized0_8\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized0_8\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal s2mm_hrd_resetn : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dmacr_i[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of sig_s2mm_dm_prmry_resetn_inferred_i_1 : label is "soft_lutpair184";
begin
  prmry_in <= \^prmry_in\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_hrd_resetn,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s2mm_hrd_resetn,
      I2 => min_assert_sftrst,
      O => \^prmry_in\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s2mm_hrd_resetn,
      O => prmry_reset2
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => assert_sftrst_d1,
      I2 => s2mm_hrd_resetn,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1\
    );
halt_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CEEE0000"
    )
        port map (
      I0 => halt_i_reg_0,
      I1 => halt_i0,
      I2 => s2mm_dmacr(0),
      I3 => halt_reset,
      I4 => \^prmry_in\,
      O => halt_i_reg
    );
run_stop_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => s2mm_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => s2mm_soft_reset,
      I4 => s2mm_stop,
      I5 => s2mm_dmacr(0),
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\
    );
sig_s2mm_dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => s2mm_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => halt_reset,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized1\ is
  port (
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_dmasr_halted_s : in STD_LOGIC;
    s2mm_prmtr_updt_complete : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized1\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s2mm_prmtr_updt_complete_s : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => s2mm_prmtr_updt_complete_s,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s2mm_prmtr_updt_complete,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => scndry_reset2_0
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => s2mm_prmtr_updt_complete_s,
      I1 => d_tready_before_fsync_clr_flag1,
      I2 => \out\,
      I3 => s2mm_dmasr_halted_s,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized1_20\ is
  port (
    s2mm_cdc2dmac_fsync : out STD_LOGIC;
    s2mm_valid_frame_sync_cmb : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_valid_video_prmtrs : in STD_LOGIC;
    s_fsync_d1 : in STD_LOGIC;
    s_fsync_d2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized1_20\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized1_20\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized1_20\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal \^s2mm_cdc2dmac_fsync\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  s2mm_cdc2dmac_fsync <= \^s2mm_cdc2dmac_fsync\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^s2mm_cdc2dmac_fsync\,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_fsync_d1,
      I2 => s_fsync_d2,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => scndry_reset2_1
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s2mm_cdc2dmac_fsync\,
      I1 => s2mm_valid_video_prmtrs,
      O => s2mm_valid_frame_sync_cmb
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized1_21\ is
  port (
    s2mm_fsync_out_i : out STD_LOGIC;
    prmry_in_xored : out STD_LOGIC;
    scndry_reset2_1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_in_d1_cdc_from_2 : in STD_LOGIC;
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized1_21\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized1_21\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized1_21\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored_0 : STD_LOGIC;
  signal \^s2mm_fsync_out_i\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  s2mm_fsync_out_i <= \^s2mm_fsync_out_i\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^s2mm_fsync_out_i\,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored_0,
      Q => p_in_d1_cdc_from,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^s2mm_fsync_out_i\,
      I1 => p_in_d1_cdc_from_2,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s2mm_dmac2cdc_fsync_out,
      O => prmry_in_xored_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => scndry_reset2
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized1_22\ is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    s2mm_packet_sof : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    prmry_in_xored_0 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized1_22\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized1_22\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized1_22\ is
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => s2mm_packet_sof,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored_0,
      Q => \^p_in_d1_cdc_from\,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => scndry_reset2_1
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => scndry_reset2_1
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized1_23\ is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    scndry_reset2_0 : in STD_LOGIC;
    prmry_in_xored : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized1_23\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized1_23\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized1_23\ is
  signal \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\ : STD_LOGIC;
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[1]_i_1\ : label is "soft_lutpair58";
begin
  \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ <= \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\;
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => scndry_reset2
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(0),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(0),
      O => D(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(10),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(10),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]\,
      O => D(10)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(11),
      I3 => Q(10),
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]\,
      O => D(11)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      O => E(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B88BB8B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(12),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(12),
      I3 => Q(11),
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]\,
      I5 => Q(10),
      O => D(12)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(1),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(2),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(2)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(3),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(3)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(4),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(4),
      I3 => Q(3),
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]\,
      O => D(4)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(5),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(5),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]\,
      O => D(5)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(6),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]\,
      O => D(6)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(7),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(7),
      I3 => Q(5),
      I4 => Q(6),
      I5 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]\,
      O => D(7)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(8),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(8),
      I3 => Q(7),
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3\,
      O => D(8)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(9),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(9),
      I3 => Q(7),
      I4 => Q(8),
      I5 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3\,
      O => D(9)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAABFAA"
    )
        port map (
      I0 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1\,
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2\,
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized1_33\ is
  port (
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halted_set_i0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    write_cmnd_cmb : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\ : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ : out STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : out STD_LOGIC;
    s_axis_cmd_tvalid_reg_1 : out STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[63]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    scndry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_dmacntrl_cs_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_0\ : in STD_LOGIC;
    frame_sync_reg : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[1]_0\ : in STD_LOGIC;
    \vert_count_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \vert_count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \vert_count_reg[12]_1\ : in STD_LOGIC;
    \vert_count_reg[10]\ : in STD_LOGIC;
    \vert_count_reg[9]\ : in STD_LOGIC;
    \vert_count_reg[8]\ : in STD_LOGIC;
    \vert_count_reg[5]\ : in STD_LOGIC;
    \vert_count_reg[4]\ : in STD_LOGIC;
    fsize_mismatch_err_flag_int : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_fsync_out_m_d1 : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    s2mm_fsync_out_m_i : in STD_LOGIC;
    mstr_reverse_order : in STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ : in STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    s2mm_packet_sof : in STD_LOGIC;
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1\ : in STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : in STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    crnt_start_address : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[63]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized1_33\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized1_33\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized1_33\ is
  signal \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\ : STD_LOGIC;
  signal \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[39]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[39]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[39]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[39]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[39]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[39]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[39]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[39]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[47]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[47]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[47]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[47]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[47]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[47]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[47]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[47]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[55]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[55]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[55]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[55]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[55]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[55]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[55]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[55]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[63]_i_10_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[63]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[63]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[63]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[63]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[63]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[63]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[63]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal \^dmacr_i_reg[0]\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  signal \NLW_VFLIP_DISABLE.dm_address_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\ : label is "soft_lutpair8";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \VFLIP_DISABLE.dm_address[63]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \vert_count[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \vert_count[12]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \vert_count[1]_i_1\ : label is "soft_lutpair7";
begin
  \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ <= \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\;
  \dmacr_i_reg[0]\ <= \^dmacr_i_reg[0]\;
  \dmacr_i_reg[2]\ <= \^dmacr_i_reg[2]\;
\FSM_sequential_dmacntrl_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABAAABFFFBAAFB"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I5 => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\,
      O => D(0)
    );
\FSM_sequential_dmacntrl_cs[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF35"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      I2 => Q(0),
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      O => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF50EA00"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => s2mm_dmacr(0),
      I5 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      O => D(1)
    );
\FSM_sequential_dmacntrl_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s2mm_soft_reset,
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      I2 => s2mm_halt,
      I3 => frame_sync_reg,
      I4 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I5 => fsize_mismatch_err_flag_int,
      O => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      O => E(0)
    );
\FSM_sequential_dmacntrl_cs[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      O => D(2)
    );
\FSM_sequential_dmacntrl_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(0),
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\,
      I2 => frame_sync_reg,
      I3 => s2mm_halt,
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      I5 => s2mm_soft_reset,
      O => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FD0000"
    )
        port map (
      I0 => \vert_count_reg[12]_1\,
      I1 => \vert_count_reg[12]_0\(11),
      I2 => \vert_count_reg[12]_0\(12),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011111111"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\,
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I2 => s2mm_soft_reset,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      I4 => s2mm_halt,
      I5 => s2mm_dmacr(0),
      O => \^dmacr_i_reg[2]\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs_reg[0]\,
      I1 => s2mm_dmacr(0),
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\,
      I3 => \FSM_sequential_dmacntrl_cs_reg[0]_0\,
      I4 => frame_sync_reg,
      I5 => \FSM_sequential_dmacntrl_cs_reg[0]_1\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I1 => fsize_mismatch_err_flag_int,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => scndry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1\,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => scndry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAFFFFFFFF"
    )
        port map (
      I0 => mstr_reverse_order,
      I1 => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => fsize_mismatch_err_flag_int,
      I4 => s2mm_dmacr(1),
      I5 => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1\,
      O => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I1 => fsize_mismatch_err_flag_int,
      I2 => \out\,
      I3 => s2mm_fsync_out_m_d1,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808880888088A0A8"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      I1 => ch2_delay_cnt_en,
      I2 => s2mm_tstvect_fsync,
      I3 => s2mm_packet_sof,
      I4 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I5 => fsize_mismatch_err_flag_int,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => fsize_mismatch_err_flag_int,
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => s2mm_tstvect_fsync,
      I3 => ch2_irqthresh_decr_mask_sig,
      O => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000010000000"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I4 => \out\,
      I5 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\,
      O => s_axis_cmd_tvalid_reg_1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I4 => \out\,
      O => s_axis_cmd_tvalid_reg_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      O => write_cmnd_cmb
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFFEFF"
    )
        port map (
      I0 => fsize_mismatch_err_flag_int,
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => s2mm_cdc2dmac_fsync,
      I3 => \out\,
      I4 => s2mm_halt,
      I5 => s2mm_fsync_out_m_i,
      O => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\(0)
    );
\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => flag_to_repeat_after_fsize_less_err,
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => \out\,
      I3 => valid_frame_sync_d2,
      O => \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(0),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(0)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(1),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(1)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(2),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(2),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(2)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(3),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(3),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(3)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(4),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(4),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(4)
    );
\VFLIP_DISABLE.dm_address[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(7),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(7),
      O => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(6),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(6),
      O => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(5),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(5),
      O => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(4),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(4),
      O => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(3),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(3),
      O => \VFLIP_DISABLE.dm_address[23]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(2),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(2),
      O => \VFLIP_DISABLE.dm_address[23]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(1),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(1),
      O => \VFLIP_DISABLE.dm_address[23]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(0),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(0),
      O => \VFLIP_DISABLE.dm_address[23]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(15),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(15),
      O => \VFLIP_DISABLE.dm_address[31]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(14),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(14),
      O => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(13),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(13),
      O => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(12),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(12),
      O => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(11),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(11),
      O => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(10),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(10),
      O => \VFLIP_DISABLE.dm_address[31]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(9),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(9),
      O => \VFLIP_DISABLE.dm_address[31]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(8),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(8),
      O => \VFLIP_DISABLE.dm_address[31]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(23),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(23),
      O => \VFLIP_DISABLE.dm_address[39]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(22),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(22),
      O => \VFLIP_DISABLE.dm_address[39]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(21),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(21),
      O => \VFLIP_DISABLE.dm_address[39]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(20),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(20),
      O => \VFLIP_DISABLE.dm_address[39]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(19),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(19),
      O => \VFLIP_DISABLE.dm_address[39]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(18),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(18),
      O => \VFLIP_DISABLE.dm_address[39]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[39]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(17),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(17),
      O => \VFLIP_DISABLE.dm_address[39]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[39]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(16),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(16),
      O => \VFLIP_DISABLE.dm_address[39]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(31),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(31),
      O => \VFLIP_DISABLE.dm_address[47]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(30),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(30),
      O => \VFLIP_DISABLE.dm_address[47]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(29),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(29),
      O => \VFLIP_DISABLE.dm_address[47]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(28),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(28),
      O => \VFLIP_DISABLE.dm_address[47]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[47]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(27),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(27),
      O => \VFLIP_DISABLE.dm_address[47]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[47]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(26),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(26),
      O => \VFLIP_DISABLE.dm_address[47]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[47]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(25),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(25),
      O => \VFLIP_DISABLE.dm_address[47]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[47]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(24),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(24),
      O => \VFLIP_DISABLE.dm_address[47]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(39),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(39),
      O => \VFLIP_DISABLE.dm_address[55]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(38),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(38),
      O => \VFLIP_DISABLE.dm_address[55]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(37),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(37),
      O => \VFLIP_DISABLE.dm_address[55]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(36),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(36),
      O => \VFLIP_DISABLE.dm_address[55]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[55]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(35),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(35),
      O => \VFLIP_DISABLE.dm_address[55]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[55]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(34),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(34),
      O => \VFLIP_DISABLE.dm_address[55]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[55]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(33),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(33),
      O => \VFLIP_DISABLE.dm_address[55]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[55]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(32),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(32),
      O => \VFLIP_DISABLE.dm_address[55]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => Q(1),
      I2 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I3 => Q(2),
      O => \FSM_sequential_dmacntrl_cs_reg[1]\(0)
    );
\VFLIP_DISABLE.dm_address[63]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(40),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(40),
      O => \VFLIP_DISABLE.dm_address[63]_i_10_n_0\
    );
\VFLIP_DISABLE.dm_address[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(47),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(47),
      O => \VFLIP_DISABLE.dm_address[63]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(46),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(46),
      O => \VFLIP_DISABLE.dm_address[63]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(45),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(45),
      O => \VFLIP_DISABLE.dm_address[63]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[63]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(44),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(44),
      O => \VFLIP_DISABLE.dm_address[63]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[63]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(43),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(43),
      O => \VFLIP_DISABLE.dm_address[63]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[63]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(42),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(42),
      O => \VFLIP_DISABLE.dm_address[63]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[63]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(41),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[63]_0\(41),
      O => \VFLIP_DISABLE.dm_address[63]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CO(6) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \VFLIP_DISABLE.dm_address_reg[63]\(7 downto 0),
      S(7) => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[23]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[23]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[23]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[23]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_0\,
      CO(6) => \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \VFLIP_DISABLE.dm_address_reg[63]\(15 downto 8),
      S(7) => \VFLIP_DISABLE.dm_address[31]_i_2_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[31]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[31]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[31]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[31]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_0\,
      CO(6) => \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \VFLIP_DISABLE.dm_address_reg[63]\(23 downto 16),
      S(7) => \VFLIP_DISABLE.dm_address[39]_i_2_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[39]_i_3_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[39]_i_4_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[39]_i_5_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[39]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[39]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[39]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[39]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[47]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[39]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_0\,
      CO(6) => \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \VFLIP_DISABLE.dm_address_reg[63]\(31 downto 24),
      S(7) => \VFLIP_DISABLE.dm_address[47]_i_2_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[47]_i_3_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[47]_i_4_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[47]_i_5_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[47]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[47]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[47]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[47]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[55]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[47]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_0\,
      CO(6) => \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \VFLIP_DISABLE.dm_address_reg[63]\(39 downto 32),
      S(7) => \VFLIP_DISABLE.dm_address[55]_i_2_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[55]_i_3_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[55]_i_4_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[55]_i_5_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[55]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[55]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[55]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[55]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[63]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[55]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_VFLIP_DISABLE.dm_address_reg[63]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[63]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \VFLIP_DISABLE.dm_address_reg[63]\(47 downto 40),
      S(7) => \VFLIP_DISABLE.dm_address[63]_i_3_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[63]_i_4_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[63]_i_5_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[63]_i_6_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[63]_i_7_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[63]_i_8_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[63]_i_9_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[63]_i_10_n_0\
    );
halted_set_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^dmacr_i_reg[2]\,
      I1 => datamover_idle,
      I2 => s2mm_dmacr(0),
      O => halted_set_i0
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
s_soft_reset_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^dmacr_i_reg[2]\,
      I1 => halt_reset,
      I2 => s2mm_halt_cmplt,
      I3 => s2mm_soft_reset,
      O => s_soft_reset_i0
    );
\vert_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vert_count_reg[12]\(0),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(0),
      O => \vsize_vid_reg[12]\(0)
    );
\vert_count[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \vert_count_reg[12]\(10),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(10),
      I3 => \vert_count_reg[10]\,
      O => \vsize_vid_reg[12]\(10)
    );
\vert_count[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \vert_count_reg[12]\(11),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(11),
      I3 => \vert_count_reg[12]_1\,
      O => \vsize_vid_reg[12]\(11)
    );
\vert_count[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      O => s_axis_cmd_tvalid_reg(0)
    );
\vert_count[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \vert_count_reg[12]\(12),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(12),
      I3 => \vert_count_reg[12]_0\(11),
      I4 => \vert_count_reg[12]_1\,
      O => \vsize_vid_reg[12]\(12)
    );
\vert_count[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      I1 => s2mm_dmacr(0),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => \^dmacr_i_reg[0]\
    );
\vert_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vert_count_reg[12]\(1),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(0),
      I3 => \vert_count_reg[12]_0\(1),
      O => \vsize_vid_reg[12]\(1)
    );
\vert_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \vert_count_reg[12]\(2),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(2),
      I3 => \vert_count_reg[12]_0\(1),
      I4 => \vert_count_reg[12]_0\(0),
      O => \vsize_vid_reg[12]\(2)
    );
\vert_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \vert_count_reg[12]\(3),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(3),
      I3 => \vert_count_reg[12]_0\(2),
      I4 => \vert_count_reg[12]_0\(0),
      I5 => \vert_count_reg[12]_0\(1),
      O => \vsize_vid_reg[12]\(3)
    );
\vert_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vert_count_reg[12]\(4),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(4),
      I3 => \vert_count_reg[4]\,
      O => \vsize_vid_reg[12]\(4)
    );
\vert_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \vert_count_reg[12]\(5),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(5),
      I3 => \vert_count_reg[5]\,
      O => \vsize_vid_reg[12]\(5)
    );
\vert_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \vert_count_reg[12]\(6),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(6),
      I3 => \vert_count_reg[8]\,
      O => \vsize_vid_reg[12]\(6)
    );
\vert_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \vert_count_reg[12]\(7),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(7),
      I3 => \vert_count_reg[12]_0\(6),
      I4 => \vert_count_reg[8]\,
      O => \vsize_vid_reg[12]\(7)
    );
\vert_count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B88BB8B8"
    )
        port map (
      I0 => \vert_count_reg[12]\(8),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(8),
      I3 => \vert_count_reg[12]_0\(7),
      I4 => \vert_count_reg[8]\,
      I5 => \vert_count_reg[12]_0\(6),
      O => \vsize_vid_reg[12]\(8)
    );
\vert_count[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vert_count_reg[12]\(9),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]_0\(9),
      I3 => \vert_count_reg[9]\,
      O => \vsize_vid_reg[12]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized1_34\ is
  port (
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ : out STD_LOGIC;
    irqdelay_wren_i0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : out STD_LOGIC;
    irqthresh_wren_i0 : out STD_LOGIC;
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 10 downto 0 );
    prmry_resetn_i_reg : out STD_LOGIC;
    prmry_resetn_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s2mm_soft_reset : in STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\ : in STD_LOGIC;
    prepare_wrce_d1 : in STD_LOGIC;
    lite_wr_addr_phase_finished_data_phase_started : in STD_LOGIC;
    wvalid : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late : in STD_LOGIC;
    s2mm_fsize_mismatch_err : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_lsize_mismatch_err : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    s2mm_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    s2mm_lsize_more_mismatch_err : in STD_LOGIC;
    lsize_more_err_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized1_34\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized1_34\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized1_34\ is
  signal \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ : STD_LOGIC;
  signal \dmacr_i[1]_i_2_n_0\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prepare_wrce_pulse_s2mm : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal \^s2mm_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\ : label is "soft_lutpair0";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dmacr_i[2]_i_2\ : label is "soft_lutpair0";
begin
  \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ <= \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\;
  \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ <= \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\;
  s2mm_axi2ip_wrce(10 downto 0) <= \^s2mm_axi2ip_wrce\(10 downto 0);
\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(4),
      I4 => \out\(1),
      I5 => \out\(5),
      O => \^s2mm_axi2ip_wrce\(1)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => prepare_wrce_pulse_s2mm,
      I1 => \out\(0),
      O => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\,
      I1 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\,
      I2 => D(8),
      I3 => s2mm_dmacr(1),
      I4 => D(9),
      I5 => s2mm_dmacr(2),
      O => irqdelay_wren_i0
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\,
      I2 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\,
      O => prmry_resetn_i_reg_0(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\,
      I1 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      O => irqthresh_wren_i0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => prepare_wrce_pulse_s2mm,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prepare_wrce_d1,
      I2 => lite_wr_addr_phase_finished_data_phase_started,
      I3 => wvalid,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(1),
      I2 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      I3 => \out\(5),
      I4 => \out\(3),
      I5 => \out\(2),
      O => \^s2mm_axi2ip_wrce\(5)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => \dmacr_i[1]_i_2_n_0\,
      I4 => \out\(5),
      I5 => \out\(1),
      O => \^s2mm_axi2ip_wrce\(6)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \out\(5),
      I5 => \out\(4),
      O => \^s2mm_axi2ip_wrce\(7)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => \out\(4),
      I4 => \out\(1),
      I5 => \dmacr_i[1]_i_2_n_0\,
      O => \^s2mm_axi2ip_wrce\(8)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => \out\(4),
      I4 => \out\(1),
      I5 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      O => \^s2mm_axi2ip_wrce\(9)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(4),
      I2 => \out\(3),
      I3 => \dmacr_i[1]_i_2_n_0\,
      I4 => \out\(1),
      I5 => \out\(5),
      O => \^s2mm_axi2ip_wrce\(10)
    );
\I_DMA_REGISTER/GEN_FOR_FLUSH.fsize_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(2),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\,
      I2 => s2mm_fsize_mismatch_err,
      I3 => s2mm_dmasr(0),
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\
    );
\I_DMA_REGISTER/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(4),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\,
      I2 => s2mm_fsize_more_or_sof_late,
      I3 => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\
    );
\I_DMA_REGISTER/dly_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(6),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\,
      I2 => s2mm_dly_irq_set,
      I3 => dly_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\
    );
\I_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => D(1),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\,
      I2 => dma_interr_reg,
      I3 => s2mm_fsize_more_or_sof_late,
      I4 => s2mm_fsize_mismatch_err,
      I5 => dma_interr_reg_0,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\
    );
\I_DMA_REGISTER/ioc_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(5),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\,
      I2 => s2mm_ioc_irq_set,
      I3 => ioc_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\
    );
\I_DMA_REGISTER/lsize_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(3),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\,
      I2 => s2mm_lsize_mismatch_err,
      I3 => s2mm_dmasr(1),
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\
    );
\I_DMA_REGISTER/lsize_more_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(7),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\,
      I2 => s2mm_lsize_more_mismatch_err,
      I3 => lsize_more_err_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(1),
      I2 => \dmacr_i[1]_i_2_n_0\,
      I3 => \out\(5),
      I4 => \out\(3),
      I5 => \out\(2),
      O => \^s2mm_axi2ip_wrce\(4)
    );
dma_interr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      I1 => \out\(1),
      I2 => \out\(5),
      I3 => \out\(2),
      I4 => \out\(3),
      I5 => \out\(4),
      O => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\
    );
\dmacr_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => \dmacr_i[1]_i_2_n_0\,
      I4 => \out\(5),
      I5 => \out\(1),
      O => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\
    );
\dmacr_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prepare_wrce_pulse_s2mm,
      I1 => \out\(0),
      O => \dmacr_i[1]_i_2_n_0\
    );
\dmacr_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => D(0),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\,
      I2 => s2mm_soft_reset,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\
    );
prmtr_updt_complete_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2mm_axi2ip_wrce\(2),
      I1 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\,
      I2 => s2mm_dmacr(0),
      O => prmry_resetn_i_reg
    );
\ptr_ref_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => \dmacr_i[1]_i_2_n_0\,
      I3 => \out\(4),
      I4 => \out\(1),
      I5 => \out\(5),
      O => \^s2mm_axi2ip_wrce\(0)
    );
\reg_module_hsize[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \out\(2),
      I4 => \out\(3),
      I5 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      O => \^s2mm_axi2ip_wrce\(3)
    );
\reg_module_vsize[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \out\(2),
      I4 => \out\(3),
      I5 => \dmacr_i[1]_i_2_n_0\,
      O => \^s2mm_axi2ip_wrce\(2)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized2\ is
  port (
    s2mm_introut : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s2mm_ip2axi_introut : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized2\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s2mm_introut,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_ip2axi_introut,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized3\ is
  port (
    s2mm_dmasr_halted_s : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized3\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized3\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_dmasr_halted_s,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_dmasr(0),
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized3_0\ is
  port (
    s2mm_fsize_more_or_sof_late : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late_s : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized3_0\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized3_0\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized3_0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_fsize_more_or_sof_late,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_fsize_more_or_sof_late_s,
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized3_24\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    fsize_mismatch_err_s10 : out STD_LOGIC;
    s2mm_fsync_core : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\ : in STD_LOGIC;
    delay_s2mm_fsync_core_till_mmap_done_flag : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_1\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_2\ : in STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ : in STD_LOGIC;
    delay_s2mm_fsync_core_till_mmap_done_flag_d1 : in STD_LOGIC;
    delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 : in STD_LOGIC;
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s : in STD_LOGIC;
    s_fsync_d1_reg : in STD_LOGIC;
    dm_halt_reg : in STD_LOGIC;
    fsize_err_to_dm_halt_flag : in STD_LOGIC;
    s2mm_fsize_mismatch_err_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized3_24\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized3_24\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized3_24\ is
  signal mmap_not_finished_s : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal \^s2mm_fsync_core\ : STD_LOGIC;
  signal s_fsync_d1_i_3_n_0 : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  s2mm_fsync_core <= \^s2mm_fsync_core\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => mmap_not_finished_s,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s2mm_fsync_core\,
      I1 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\,
      O => fsize_mismatch_err_s10
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000020A000A000"
    )
        port map (
      I0 => mmap_not_finished_s,
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\,
      I3 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_1\,
      I5 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_2\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
s_fsync_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F222F2FFFF22F2"
    )
        port map (
      I0 => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      I1 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I2 => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      I3 => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      I4 => s_fsync_d1_reg,
      I5 => s_fsync_d1_i_3_n_0,
      O => \^s2mm_fsync_core\
    );
s_fsync_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF04"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\,
      I1 => mmap_not_finished_s,
      I2 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I3 => dm_halt_reg,
      I4 => fsize_err_to_dm_halt_flag,
      I5 => s2mm_fsize_mismatch_err_s,
      O => s_fsync_d1_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized3_25\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\ : in STD_LOGIC;
    delay_s2mm_fsync_core_till_mmap_done_flag : in STD_LOGIC;
    s_axis_s2mm_tuser_d1 : in STD_LOGIC;
    s_axis_s2mm_tuser_signal : in STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized3_25\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized3_25\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized3_25\ is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_dmacr(0),
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I1 => s_axis_s2mm_tuser_d1,
      I2 => s_axis_s2mm_tuser_signal,
      I3 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\,
      I4 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      O => drop_fsync_d_pulse_gen_fsize_less_err
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\,
      I1 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I2 => s_axis_s2mm_tuser_d1,
      I3 => s_axis_s2mm_tuser_signal,
      I4 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\,
      I5 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cdc_sync__parameterized3_26\ is
  port (
    dm_halt_reg : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\ : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\ : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s2mm_fsize_mismatch_err_s : in STD_LOGIC;
    fsize_err_to_dm_halt_flag : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ : in STD_LOGIC;
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s : in STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : in STD_LOGIC;
    fsize_mismatch_err_s1 : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cdc_sync__parameterized3_26\ : entity is "cdc_sync";
end \design_0_IR_vdma_0_cdc_sync__parameterized3_26\;

architecture STRUCTURE of \design_0_IR_vdma_0_cdc_sync__parameterized3_26\ is
  signal \^dm_halt_reg\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_1 : label is "soft_lutpair59";
begin
  dm_halt_reg <= \^dm_halt_reg\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^dm_halt_reg\,
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_halt,
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE0000000000"
    )
        port map (
      I0 => s2mm_fsize_mismatch_err_s,
      I1 => fsize_err_to_dm_halt_flag,
      I2 => \^dm_halt_reg\,
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\,
      I4 => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      I5 => \sig_user_skid_reg_reg[0]\,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => fsize_err_to_dm_halt_flag,
      I1 => fsize_mismatch_err_s1,
      I2 => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      I3 => \sig_user_skid_reg_reg[0]\,
      I4 => \^dm_halt_reg\,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dm_halt_reg\,
      I1 => \sig_user_skid_reg_reg[0]\,
      O => s_axis_fifo_ainit_nosync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_cntr_incr_decr_addn_f is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_last_dbeat_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_next_calc_error_reg_i_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_3_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_i_4 : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end design_0_IR_vdma_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of design_0_IR_vdma_0_cntr_incr_decr_addn_f is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal \sig_m_valid_dup_i_4__0_n_0\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair174";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008220"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_last_dbeat_reg\,
      I2 => \^q\(0),
      I3 => FIFO_Full_reg,
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_mstr2data_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \^sig_last_dbeat_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAA6A666666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_last_dbeat_reg\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I4 => sig_mstr2data_cmd_valid,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => FIFO_Full_reg,
      I2 => \^q\(0),
      I3 => \^sig_last_dbeat_reg\,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_m_valid_dup_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCDCCCDCCCFCCCD"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_3(0),
      I1 => \sig_m_valid_dup_i_4__0_n_0\,
      I2 => sig_next_calc_error_reg_i_3(1),
      I3 => sig_next_calc_error_reg_i_3(2),
      I4 => sig_last_mmap_dbeat_reg,
      I5 => sig_next_calc_error_reg_i_3_0,
      O => \sig_addr_posted_cntr_reg[0]\
    );
\sig_m_valid_dup_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_halt_reg,
      I2 => sig_dqual_reg_full,
      I3 => sig_next_calc_error_reg_i_4,
      O => \sig_m_valid_dup_i_4__0_n_0\
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sig_dqual_reg_empty_reg,
      I1 => sig_dqual_reg_empty_reg_0,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty,
      I4 => sig_dqual_reg_empty_reg_1,
      O => \^sig_last_dbeat_reg\
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_3(1),
      I1 => sig_next_calc_error_reg_i_3(0),
      I2 => sig_next_calc_error_reg_i_3(2),
      I3 => sig_next_calc_error_reg_i_4,
      I4 => sig_wdc_status_going_full,
      I5 => sig_rd_empty,
      O => \sig_addr_posted_cntr_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_cntr_incr_decr_addn_f_10 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_cntr_incr_decr_addn_f_10 : entity is "cntr_incr_decr_addn_f";
end design_0_IR_vdma_0_cntr_incr_decr_addn_f_10;

architecture STRUCTURE of design_0_IR_vdma_0_cntr_incr_decr_addn_f_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020220222020000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => sig_input_reg_empty,
      I3 => sig_psm_halt,
      I4 => \^q\(0),
      I5 => FIFO_Full_reg,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666966"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => \^q\(2),
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565AAAAAAAAAA9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_psm_halt,
      I2 => sig_input_reg_empty,
      I3 => \^q\(2),
      I4 => FIFO_Full_reg,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77778088FFFF0100"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => \^q\(0),
      I2 => sig_psm_halt,
      I3 => sig_input_reg_empty,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_cntr_incr_decr_addn_f_11 is
  port (
    ovrflo_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_cntr_incr_decr_addn_f_11 : entity is "cntr_incr_decr_addn_f";
end design_0_IR_vdma_0_cntr_incr_decr_addn_f_11;

architecture STRUCTURE of design_0_IR_vdma_0_cntr_incr_decr_addn_f_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair170";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09020000"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => m_axis_s2mm_sts_tready,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s2mm_soft_reset,
      I1 => dma_err,
      I2 => s2mm_halt,
      I3 => \^q\(2),
      I4 => CO(0),
      I5 => \out\(0),
      O => ovrflo_err0
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_wsc2stat_status_valid,
      I3 => m_axis_s2mm_sts_tready,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77E78818"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => m_axis_s2mm_sts_tready,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7078F1F0"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => m_axis_s2mm_sts_tready,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_cntr_incr_decr_addn_f_12 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_cntr_incr_decr_addn_f_12 : entity is "cntr_incr_decr_addn_f";
end design_0_IR_vdma_0_cntr_incr_decr_addn_f_12;

architecture STRUCTURE of design_0_IR_vdma_0_cntr_incr_decr_addn_f_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_addr_reg[63]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair169";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020220222020000"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_rd_empty,
      I2 => FIFO_Full_reg,
      I3 => sig_halt_reg,
      I4 => \^q\(0),
      I5 => sig_wr_fifo,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_mstr2addr_cmd_valid,
      I4 => \^sig_push_addr_reg1_out\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA66A66666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_push_addr_reg1_out\,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77778088FFFF0100"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => sig_halt_reg,
      I3 => FIFO_Full_reg,
      I4 => sig_rd_empty,
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_next_addr_reg[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => FIFO_Full_reg,
      I2 => sig_halt_reg,
      O => \^sig_push_addr_reg1_out\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_halt_reg,
      I1 => FIFO_Full_reg,
      I2 => sig_rd_empty,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_halt_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_cntr_incr_decr_addn_f_13 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_cntr_incr_decr_addn_f_13 : entity is "cntr_incr_decr_addn_f";
end design_0_IR_vdma_0_cntr_incr_decr_addn_f_13;

architecture STRUCTURE of design_0_IR_vdma_0_cntr_incr_decr_addn_f_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_sm_pop_cmd_fifo_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__5\ : label is "soft_lutpair167";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08060000"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\FSM_sequential_sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000320000FF3000"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \^q\(2),
      I2 => \out\(0),
      I3 => sig_sm_pop_cmd_fifo_reg(0),
      I4 => sig_sm_pop_cmd_fifo_reg(2),
      I5 => sig_sm_pop_cmd_fifo_reg(1),
      O => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(0)
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF40BF4040BF40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => sig_mstr2dre_cmd_valid,
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77E78818"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => sig_sm_pop_cmd_fifo,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52F0F0F4"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_sm_pop_cmd_fifo,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => sig_scatter2drc_cmd_ready,
      I1 => \^q\(2),
      I2 => \out\(0),
      I3 => sig_sm_pop_cmd_fifo_reg(2),
      I4 => sig_sm_pop_cmd_fifo_reg(0),
      I5 => sig_sm_pop_cmd_fifo_i_2_n_0,
      O => sig_sm_ld_dre_cmd_ns
    );
sig_sm_pop_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0000000E0"
    )
        port map (
      I0 => sig_sm_pop_cmd_fifo_i_2_n_0,
      I1 => sig_scatter2drc_cmd_ready,
      I2 => sig_sm_pop_cmd_fifo_reg(0),
      I3 => sig_sm_pop_cmd_fifo_reg(2),
      I4 => \out\(0),
      I5 => \^q\(2),
      O => sig_sm_pop_cmd_fifo_ns
    );
sig_sm_pop_cmd_fifo_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_sm_pop_cmd_fifo_reg(1),
      I1 => sig_need_cmd_flush,
      I2 => \^q\(2),
      O => sig_sm_pop_cmd_fifo_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001012000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => sig_push_coelsc_reg,
      I3 => \^sig_wr_fifo\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAA6AA5955A6AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => m_axi_s2mm_bvalid,
      I4 => sig_push_coelsc_reg,
      I5 => \^q\(3),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => m_axi_s2mm_bvalid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFE7F80800180"
    )
        port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => sig_push_coelsc_reg,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7078F0F0F0F0F1F0"
    )
        port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => sig_push_coelsc_reg,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^q\(3),
      I2 => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized0_9\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    \sig_wdc_statcnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized0_9\ : entity is "cntr_incr_decr_addn_f";
end \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized0_9\;

architecture STRUCTURE of \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized0_9\ is
  signal \^inferred_gen.cnt_i_reg[3]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_2\ : label is "soft_lutpair180";
begin
  \INFERRED_GEN.cnt_i_reg[3]_0\ <= \^inferred_gen.cnt_i_reg[3]_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0104040200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I2 => sig_rd_empty,
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \out\(0),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      I3 => sig_coelsc_reg_empty,
      O => \^inferred_gen.cnt_i_reg[3]_0\
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => sig_data2wsc_valid,
      I4 => \^inferred_gen.cnt_i_reg[3]_0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => sig_data2wsc_valid,
      I4 => \^inferred_gen.cnt_i_reg[3]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => sig_rd_empty,
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^inferred_gen.cnt_i_reg[3]_0\,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7780FF00FF00FF01"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I3 => sig_rd_empty,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A55A1AF0F00F0F"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[3]_0\,
      I1 => \sig_wdc_statcnt_reg[3]\(2),
      I2 => \sig_wdc_statcnt_reg[3]\(1),
      I3 => \sig_wdc_statcnt_reg[3]\(3),
      I4 => \sig_wdc_statcnt_reg[3]\(0),
      I5 => sig_wr_fifo,
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708CE31"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \sig_wdc_statcnt_reg[3]\(0),
      I2 => \^inferred_gen.cnt_i_reg[3]_0\,
      I3 => \sig_wdc_statcnt_reg[3]\(2),
      I4 => \sig_wdc_statcnt_reg[3]\(1),
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555554AAAAAA2A"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \sig_wdc_statcnt_reg[3]\(1),
      I2 => \sig_wdc_statcnt_reg[3]\(2),
      I3 => \sig_wdc_statcnt_reg[3]\(0),
      I4 => \sig_wdc_statcnt_reg[3]\(3),
      I5 => \^inferred_gen.cnt_i_reg[3]_0\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FB04FF00FA05"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg[3]\(1),
      I1 => \^inferred_gen.cnt_i_reg[3]_0\,
      I2 => \sig_wdc_statcnt_reg[3]\(2),
      I3 => \sig_wdc_statcnt_reg[3]\(3),
      I4 => \sig_wdc_statcnt_reg[3]\(0),
      I5 => sig_wr_fifo,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_2\ : in STD_LOGIC;
    sig_dre2ibtt_eop_reg_reg : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized1\ : entity is "cntr_incr_decr_addn_f";
end \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized1\;

architecture STRUCTURE of \design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized1\ is
  signal FIFO_Full_i_2_n_0 : STD_LOGIC;
  signal FIFO_Full_i_3_n_0 : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_3 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_3\ : label is "soft_lutpair163";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  SS(0) <= \^ss\(0);
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A880A82A"
    )
        port map (
      I0 => FIFO_Full_i_2_n_0,
      I1 => \^q\(3),
      I2 => FIFO_Full_i_3_n_0,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \^q\(4),
      O => fifo_full_p1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8060000000000100"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => FIFO_Full_i_2_n_0
    );
FIFO_Full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0F0E0"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => FIFO_Full_i_3_n_0
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_2\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => slice_insert_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA66A66666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => slice_insert_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_2\,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAA6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAA9AA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \^q\(0),
      I5 => sig_wr_fifo,
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \^ss\(0)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"122222222222222E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i[4]_i_3_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202000"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_2\,
      I3 => \^q\(0),
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      O => \INFERRED_GEN.cnt_i[4]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => \^ss\(0)
    );
sig_dre2ibtt_eop_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_dre2ibtt_eop_reg_reg,
      I1 => \^q\(4),
      O => sig_eop_halt_xfer_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_dynshreg_f is
  port (
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    sig_input_burst_type_reg_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 80 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_dynshreg_f : entity is "dynshreg_f";
end design_0_IR_vdma_0_dynshreg_f;

architecture STRUCTURE of design_0_IR_vdma_0_dynshreg_f is
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][87]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][87]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][87]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][88]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][88]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][88]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][89]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][89]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][89]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][90]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][90]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][90]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][91]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][91]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][91]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][92]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][92]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][92]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][93]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][93]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][93]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][94]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][94]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][94]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][95]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][95]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][95]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][96]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][96]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][96]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][97]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][97]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][97]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][98]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][98]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][98]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][99]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][99]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][99]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  sel <= \^sel\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(74),
      Q => \out\(75)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(73),
      Q => \out\(74)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(72),
      Q => \out\(73)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(71),
      Q => \out\(72)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(70),
      Q => \out\(71)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(69),
      Q => \out\(70)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(68),
      Q => \out\(69)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(67),
      Q => \out\(68)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(66),
      Q => \out\(67)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(65),
      Q => \out\(66)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(64),
      Q => \out\(65)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(63),
      Q => \out\(64)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(62),
      Q => \out\(63)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(61),
      Q => \out\(62)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(60),
      Q => \out\(61)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(59),
      Q => \out\(60)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(58),
      Q => \out\(59)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(57),
      Q => \out\(58)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(56),
      Q => \out\(57)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(55),
      Q => \out\(56)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(54),
      Q => \out\(55)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(53),
      Q => \out\(54)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(52),
      Q => \out\(53)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(51),
      Q => \out\(52)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(50),
      Q => \out\(51)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(49),
      Q => \out\(50)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(48),
      Q => \out\(49)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(47),
      Q => \out\(48)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(46),
      Q => \out\(47)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(45),
      Q => \out\(46)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(44),
      Q => \out\(45)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(43),
      Q => \out\(44)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(42),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(41),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(40),
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(39),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(38),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(37),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(36),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(35),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(80),
      Q => \out\(81)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(34),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(33),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(32),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(31),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(79),
      Q => \out\(80)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(78),
      Q => \out\(79)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(77),
      Q => \out\(78)
    );
\INFERRED_GEN.data_reg[3][84]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][85]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][86]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][87]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][88]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][89]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(76),
      Q => \out\(77)
    );
\INFERRED_GEN.data_reg[3][90]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][91]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][92]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][93]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][94]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][95]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][96]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][97]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][98]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][99]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][99]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_input_burst_type_reg_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => s_axis_s2mm_cmd_tvalid,
      O => \^sel\
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(75),
      Q => \out\(76)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_dynshreg_f__parameterized0\ is
  port (
    decerr_i : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \design_0_IR_vdma_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \design_0_IR_vdma_0_dynshreg_f__parameterized0\ is
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_3_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_4\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_5\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_6\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_7\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_3_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_4\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_5\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_6\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_7\ : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 23 downto 4 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of decerr_i_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of slverr_i_i_1 : label is "soft_lutpair171";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(23),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(12),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_3_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(22),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(11),
      I2 => m_axis_s2mm_sts_tdata(21),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(10),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(9),
      I5 => m_axis_s2mm_sts_tdata(20),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(19),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(8),
      I2 => m_axis_s2mm_sts_tdata(17),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(6),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(7),
      I5 => m_axis_s2mm_sts_tdata(18),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(16),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(5),
      I2 => m_axis_s2mm_sts_tdata(14),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(3),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(4),
      I5 => m_axis_s2mm_sts_tdata(15),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(13),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(2),
      I2 => m_axis_s2mm_sts_tdata(11),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(1),
      I5 => m_axis_s2mm_sts_tdata(12),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \hsize_vid_reg[15]\(0),
      CO(4) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3\,
      CO(3) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_4\,
      CO(2) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_5\,
      CO(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_6\,
      CO(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_3_n_0\,
      S(4) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\,
      S(3) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\,
      S(2) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\,
      S(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\,
      S(0) => S(0)
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(23),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(12),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_3_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(22),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(11),
      I2 => m_axis_s2mm_sts_tdata(21),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(10),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(9),
      I5 => m_axis_s2mm_sts_tdata(20),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(19),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(8),
      I2 => m_axis_s2mm_sts_tdata(17),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(6),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(7),
      I5 => m_axis_s2mm_sts_tdata(18),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(16),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(5),
      I2 => m_axis_s2mm_sts_tdata(14),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(3),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(4),
      I5 => m_axis_s2mm_sts_tdata(15),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(13),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(2),
      I2 => m_axis_s2mm_sts_tdata(11),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(1),
      I5 => m_axis_s2mm_sts_tdata(12),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => CO(0),
      CO(4) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3\,
      CO(3) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_4\,
      CO(2) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_5\,
      CO(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_6\,
      CO(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_7\,
      DI(7 downto 0) => B"00111111",
      O(7 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_3_n_0\,
      S(4) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\,
      S(3) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\,
      S(2) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\,
      S(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0)
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(16),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(13),
      Q => m_axis_s2mm_sts_tdata(21)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(12),
      Q => m_axis_s2mm_sts_tdata(20)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(11),
      Q => m_axis_s2mm_sts_tdata(19)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(10),
      Q => m_axis_s2mm_sts_tdata(18)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(9),
      Q => m_axis_s2mm_sts_tdata(17)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(8),
      Q => m_axis_s2mm_sts_tdata(16)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(7),
      Q => m_axis_s2mm_sts_tdata(15)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(6),
      Q => m_axis_s2mm_sts_tdata(14)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(5),
      Q => m_axis_s2mm_sts_tdata(13)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(4),
      Q => m_axis_s2mm_sts_tdata(12)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(3),
      Q => m_axis_s2mm_sts_tdata(11)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(2),
      Q => m_axis_s2mm_sts_tdata(6)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(1),
      Q => m_axis_s2mm_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      Q => m_axis_s2mm_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(15),
      Q => m_axis_s2mm_sts_tdata(23)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(14),
      Q => m_axis_s2mm_sts_tdata(22)
    );
decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(5),
      I1 => Q(2),
      O => decerr_i
    );
interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(4),
      I1 => Q(2),
      O => interr_i
    );
slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(6),
      I1 => Q(2),
      O => slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_dynshreg_f__parameterized1\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \design_0_IR_vdma_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \design_0_IR_vdma_0_dynshreg_f__parameterized1\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair181";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(0),
      I2 => sig_wresp_sfifo_out(1),
      I3 => sig_wresp_sfifo_out(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_dynshreg_f__parameterized2\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : out STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \design_0_IR_vdma_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \design_0_IR_vdma_0_dynshreg_f__parameterized2\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 ";
begin
  \out\(15 downto 0) <= \^out\(15 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      O => sig_coelsc_interr_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => p_0_in
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[5][18]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_data2wsc_valid,
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_dynshreg_f__parameterized3\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ : in STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \sig_next_strt_offset_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \design_0_IR_vdma_0_dynshreg_f__parameterized3\;

architecture STRUCTURE of \design_0_IR_vdma_0_dynshreg_f__parameterized3\ is
  signal \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(18 downto 0) <= \^out\(18 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43F3"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(1),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(2),
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(0),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\,
      O => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FFDFF000FCCC"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \^out\(17),
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(1),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(2),
      I4 => Q(2),
      I5 => sig_scatter2drc_cmd_ready,
      O => \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8888CCCF8888"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      I1 => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\,
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(0),
      I3 => sig_cmd_fifo_data_out(24),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(1),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(2),
      O => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1)
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F000000070"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(1),
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(0),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(2),
      I4 => \^out\(17),
      I5 => Q(2),
      O => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA0020"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_cmd_fifo_data_out(24),
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_need_cmd_flush,
      I4 => lsig_cmd_fetch_pause,
      I5 => lsig_first_dbeat,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2dre_cmd_valid,
      I1 => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\,
      I2 => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => sig_cmd_fifo_data_out(24)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\sig_next_strt_offset[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(0),
      I1 => \sig_next_strt_offset_reg[0]\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_dynshreg_f__parameterized4\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \design_0_IR_vdma_0_dynshreg_f__parameterized4\;

architecture STRUCTURE of \design_0_IR_vdma_0_dynshreg_f__parameterized4\ is
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[3]\,
      I2 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_dynshreg_f__parameterized5\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 75 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 73 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \design_0_IR_vdma_0_dynshreg_f__parameterized5\;

architecture STRUCTURE of \design_0_IR_vdma_0_dynshreg_f__parameterized5\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(75 downto 0) <= \^out\(75 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(72),
      Q => \^out\(74)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(73)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(72)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(71),
      Q => \^out\(71)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(70),
      Q => \^out\(70)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(69),
      Q => \^out\(69)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(68),
      Q => \^out\(68)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(67),
      Q => \^out\(67)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(66),
      Q => \^out\(66)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(65),
      Q => \^out\(65)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(64),
      Q => \^out\(64)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(63),
      Q => \^out\(63)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(62),
      Q => \^out\(62)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(61),
      Q => \^out\(61)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(60),
      Q => \^out\(60)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(59),
      Q => \^out\(59)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(58),
      Q => \^out\(58)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(57),
      Q => \^out\(57)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(56),
      Q => \^out\(56)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(55),
      Q => \^out\(55)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(54),
      Q => \^out\(54)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(53),
      Q => \^out\(53)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(52),
      Q => \^out\(52)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(51),
      Q => \^out\(51)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(50),
      Q => \^out\(50)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(49),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(48),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(47),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(46),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(45),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(44),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(43),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(42),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(41),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(40),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][71]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][72]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][73]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][74]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][75]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][77]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][79]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][80]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][81]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][82]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][83]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][84]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][85]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][86]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_calc_error_reg_reg,
      I2 => sig_calc_error_reg_reg_0,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(73),
      Q => \^out\(75)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(75),
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_dynshreg_f__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_last_dbeat_reg_3 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_dynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \design_0_IR_vdma_0_dynshreg_f__parameterized6\;

architecture STRUCTURE of \design_0_IR_vdma_0_dynshreg_f__parameterized6\ is
  signal \^fifo_full_reg\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_7_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair175";
begin
  FIFO_Full_reg <= \^fifo_full_reg\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(10),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(9),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(7),
      Q => sig_cmd_fifo_data_out(14)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(6),
      Q => sig_cmd_fifo_data_out(13)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(5),
      Q => sig_cmd_fifo_data_out(12)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(4),
      Q => sig_cmd_fifo_data_out(11)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(3),
      Q => sig_cmd_fifo_data_out(10)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(2),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(1),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(0),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_next_calc_error_reg_reg,
      I1 => sig_next_calc_error_reg_reg_0,
      I2 => sig_mstr2data_cmd_valid,
      O => \^fifo_full_reg\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(8),
      Q => \out\(0)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(11),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(4),
      I3 => Q(3),
      I4 => \sig_dbeat_cntr_reg[4]\,
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B88BB8B8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(5),
      I3 => Q(4),
      I4 => \sig_dbeat_cntr_reg[4]\,
      I5 => Q(3),
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(6),
      I3 => \sig_dbeat_cntr_reg[6]\,
      O => D(6)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(14),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(7),
      I3 => Q(6),
      I4 => \sig_dbeat_cntr_reg[6]\,
      O => D(7)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF0000AB000000"
    )
        port map (
      I0 => sig_last_dbeat_i_2_n_0,
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => sig_last_dbeat_reg_2,
      I3 => E(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I5 => sig_last_dbeat_reg_3,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005504"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => sig_last_dbeat_reg,
      I2 => sig_last_dbeat_reg_0,
      I3 => sig_dqual_reg_empty,
      I4 => sig_last_dbeat_reg_1,
      I5 => sig_last_dbeat_i_5_n_0,
      O => sig_last_dbeat_i_2_n_0
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => sig_cmd_fifo_data_out(14),
      I2 => sig_cmd_fifo_data_out(8),
      I3 => sig_last_dbeat_i_7_n_0,
      O => sig_last_dbeat_i_5_n_0
    );
sig_last_dbeat_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => sig_cmd_fifo_data_out(7),
      I2 => sig_cmd_fifo_data_out(12),
      I3 => sig_cmd_fifo_data_out(11),
      O => sig_last_dbeat_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \design_0_IR_vdma_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gwdc.wr_data_count_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[0]\(0),
      I2 => \gwdc.wr_data_count_i_reg[0]_0\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_counter_updn__parameterized2\ is
  port (
    going_full1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    enb : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gwdc.wr_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \design_0_IR_vdma_0_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair93";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \gwdc.wr_data_count_i_reg[2]\(1),
      I5 => \gwdc.wr_data_count_i_reg[4]_0\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[2]\(1),
      I2 => \gwdc.wr_data_count_i_reg[4]_0\(1),
      I3 => \^q\(0),
      I4 => \gwdc.wr_data_count_i_reg[2]\(0),
      I5 => \gwdc.wr_data_count_i_reg[4]_0\(0),
      O => \gwdc.wr_data_count_i[2]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]_0\(3),
      I2 => \^q\(3),
      I3 => \gwdc.wr_data_count_i_reg[4]_0\(2),
      I4 => \^q\(2),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\,
      I2 => \gwdc.wr_data_count_i_reg[4]_0\(4),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]_0\(3),
      I5 => \^q\(3),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999FFF990009990"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]_0\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]_0\(1),
      I3 => \gwdc.wr_data_count_i_reg[2]\(1),
      I4 => \^q\(1),
      I5 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_counter_updn__parameterized2_14\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    enb : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gwdc.wr_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full : in STD_LOGIC;
    going_full1 : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_counter_updn__parameterized2_14\ : entity is "xpm_counter_updn";
end \design_0_IR_vdma_0_xpm_counter_updn__parameterized2_14\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_counter_updn__parameterized2_14\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ram_empty_i_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_3\ : label is "soft_lutpair98";
begin
  \count_value_i_reg[4]_0\(4 downto 0) <= \^count_value_i_reg[4]_0\(4 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \^count_value_i_reg[4]_0\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \^count_value_i_reg[4]_0\(1),
      I2 => \^count_value_i_reg[4]_0\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(1),
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => \^count_value_i_reg[4]_0\(2),
      I3 => \^count_value_i_reg[4]_0\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(2),
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => \^count_value_i_reg[4]_0\(1),
      I3 => \^count_value_i_reg[4]_0\(3),
      I4 => \^count_value_i_reg[4]_0\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(0),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(1),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(2),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(3),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(4),
      R => \count_value_i_reg[4]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => full,
      I1 => enb,
      I2 => leaving_empty0,
      I3 => going_full1,
      I4 => E(0),
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000008200"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => Q(1),
      I2 => \^count_value_i_reg[4]_0\(1),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \^count_value_i_reg[4]_0\(0),
      I5 => Q(0),
      O => leaving_empty0
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(3),
      I1 => Q(3),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(2),
      I1 => Q(2),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^count_value_i_reg[4]_0\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^count_value_i_reg[4]_0\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \^count_value_i_reg[4]_0\(1),
      I2 => \gwdc.wr_data_count_i_reg[1]\(1),
      I3 => Q(1),
      I4 => \gwdc.wr_data_count_i_reg[1]\(0),
      I5 => Q(0),
      O => D(0)
    );
\gwdc.wr_data_count_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(2),
      I1 => Q(2),
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \design_0_IR_vdma_0_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair94";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_counter_updn__parameterized3_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_counter_updn__parameterized3_15\ : entity is "xpm_counter_updn";
end \design_0_IR_vdma_0_xpm_counter_updn__parameterized3_15\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_counter_updn__parameterized3_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair99";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_counter_updn__parameterized6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \design_0_IR_vdma_0_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_counter_updn__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair77";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      I1 => \count_value_i_reg[0]_0\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_counter_updn__parameterized6_17\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_counter_updn__parameterized6_17\ : entity is "xpm_counter_updn";
end \design_0_IR_vdma_0_xpm_counter_updn__parameterized6_17\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_counter_updn__parameterized6_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair82";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[9]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[9]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_counter_updn__parameterized7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \design_0_IR_vdma_0_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_counter_updn__parameterized7\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair80";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_counter_updn__parameterized7_18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_counter_updn__parameterized7_18\ : entity is "xpm_counter_updn";
end \design_0_IR_vdma_0_xpm_counter_updn__parameterized7_18\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_counter_updn__parameterized7_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair85";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end design_0_IR_vdma_0_xpm_fifo_reg_bit;

architecture STRUCTURE of design_0_IR_vdma_0_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_xpm_fifo_reg_bit_16 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_xpm_fifo_reg_bit_16 : entity is "xpm_fifo_reg_bit";
end design_0_IR_vdma_0_xpm_fifo_reg_bit_16;

architecture STRUCTURE of design_0_IR_vdma_0_xpm_fifo_reg_bit_16 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end design_0_IR_vdma_0_xpm_fifo_rst;

architecture STRUCTURE of design_0_IR_vdma_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]\(1),
      I3 => \count_value_i_reg[1]\(0),
      O => SR(0)
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_xpm_fifo_rst_19 is
  port (
    ram_wr_en_pf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[9]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_xpm_fifo_rst_19 : entity is "xpm_fifo_rst";
end design_0_IR_vdma_0_xpm_fifo_rst_19;

architecture STRUCTURE of design_0_IR_vdma_0_xpm_fifo_rst_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[9]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_pf
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 12 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_0_IR_vdma_0_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_0_IR_vdma_0_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_0_IR_vdma_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_0_IR_vdma_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of design_0_IR_vdma_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_0_IR_vdma_0_xpm_memory_base : entity is 208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of design_0_IR_vdma_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of design_0_IR_vdma_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of design_0_IR_vdma_0_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of design_0_IR_vdma_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of design_0_IR_vdma_0_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of design_0_IR_vdma_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of design_0_IR_vdma_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of design_0_IR_vdma_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of design_0_IR_vdma_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of design_0_IR_vdma_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of design_0_IR_vdma_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of design_0_IR_vdma_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of design_0_IR_vdma_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of design_0_IR_vdma_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of design_0_IR_vdma_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of design_0_IR_vdma_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of design_0_IR_vdma_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_0_IR_vdma_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_0_IR_vdma_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_0_IR_vdma_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_0_IR_vdma_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of design_0_IR_vdma_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of design_0_IR_vdma_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_0_IR_vdma_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_0_IR_vdma_0_xpm_memory_base : entity is 13;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of design_0_IR_vdma_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of design_0_IR_vdma_0_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of design_0_IR_vdma_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_0_IR_vdma_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_0_IR_vdma_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of design_0_IR_vdma_0_xpm_memory_base : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of design_0_IR_vdma_0_xpm_memory_base : entity is 16;
end design_0_IR_vdma_0_xpm_memory_base;

architecture STRUCTURE of design_0_IR_vdma_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \gen_rd_b.doutb_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12\ : label is 208;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12\ : label is 12;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(12 downto 2) <= \^doutb\(12 downto 2);
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[10]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[11]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[12]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[9]\,
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[10]\,
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[11]\,
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[12]\,
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[9]\,
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1) => '0',
      DIG(0) => dina(12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12_DOG_UNCONNECTED\(1),
      DOG(0) => \gen_rd_b.doutb_reg0\(12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 65 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 65 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 65 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 65 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 67584;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 66;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ : entity is 68;
end \design_0_IR_vdma_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 67584;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p0_d30";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 65;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p0_d30";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 65;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 67584;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 65;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(35 downto 32),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 30) => B"00",
      DINADIN(29 downto 0) => dina(65 downto 36),
      DINBDIN(31 downto 0) => B"00111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 30) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\(31 downto 30),
      DOUTBDOUT(29 downto 0) => doutb(65 downto 36),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 58752)
`protect data_block
eyeIaMGPupudzUOZl27sdbOHZ1TVj6IcIpbMIFW31kb44cOFSF8Lr+f3WnaT+oHxrkrL07JQf9eU
Cm1lKP/vLKZZohSj8Iuv9iwTh5FFMYN8bOy1TSiJXtz/jSGRIYgeLcTsO9rYkdhewNIKxzHbb5bT
VsBBTVQZsuTbQP39RfoHIM85Dg5gSW/BtAl0uat8dXo9tb1unqNH6bJ5kO45wg2B9Id4LRIu0lPn
T4rilPaP+7PQvg/ntHMtdGF9u79qV7/Tfc752hE5OiPA3IJC9Pr8XO/8mK344C2fc/1fzw1RNeRN
bQuy0DJ2taLj0I+yzDW6BUvC9jLjK3zYeMQmFz3xC4vgMcvWjRdNMFUG/qtLBLdStsTHOdv5ZJ4g
DKiOMzY4HviPUHPUfnzmsprc8J89unO05ewTwrSG9cgk8Pi/sBqtZFp28NlWN1H9XrgrB/KZFBcR
/AH5H7Lr26gm5lwi9T538exaTVnPxzwwsQzRq/ShA+Hb5G1ru0WLQwFrVgQdaH1Z1k4Yl8Gcq3sA
RWMRs5Ls72FRAOoX0DlrFrMyAp1A0UXeayJaBBS1bCq/ZVONoYYr3zAbuNcUv97GlNKE3WXlda/8
4Rry+3qpRa+zY5ecL8Zbi5YoNaTC2O5+zbWlsr90zW1cZkAsl4dKYeDKLaVjUMFtoHfhdb8IKkSg
U7eVtrICj+8I1B/RcyBs5rXKLtv9dgHqpmVXEKWkrwi0XWxt57ICtNvOS/XNHo5ENfpfjhdcYJVS
3SMfWnO5kzJscKhWOTb8O7iy8p8dl0GrB/PhwiJThOGmb/UEtNXpFbrpnn1g+UaZcmjQySZbjJyr
cQCKBpigaz1bxyzFUcVZ4PANUWYH5rpUwhyFL/V6zWYWNNMjtRKBdUBao9b4g5t2mN5tddjnXH2x
Q0AQ92OG7EYn0NtKpimmvOu9eS3yL8+kxSKGbzc3Q4E+Fz1/Qi0lkrmC2X0fYAmfQGTb5jb6M+4Z
hv0kWbfkL2aJAIZG08sqeGDZipBNerlRCohaticI1jBrMWjDIcuQPj2Sech3C9/VGtq+JX5tsrUL
+pHFKqfb5oLidwSdGwKW+wJEKurUvqWOkwtNlmi6nORvLH8i2X4dPVUXYgLBT4q+AnOvBM9/vtdD
v95AeNkG2zwWggri3qF4BZ0gHspY9L3zRhQpkVpV1AqYLydBox18pl7p80+e4/uTk+WJnkTHC5xr
21xiA2/PNEt8FxelJZwL+hT7cyMMJGz7WqmZ8+pGzfdfF/JzN4XMFZx3HVYZQLY1TAroViJ2noEJ
ejR6vPZ7rIFtypcjDgbONmFV/6B+Byd64TZJzCchRy5cHRlv/gE9EPP80hU33yccfJJuq/uLzmM5
Ied2mNMNo8iLFp7iab8XfusixFA/pDFLu4tnDdTGxd0lR/8ZgSLUw8GFxe8wM8LfZWEmwZV0lzuY
wY/irCjQY4cG2yF137DxQ4PeCM2TGYRUf3NDBahqWjdhGdLHsmzMlM2h+RZh6pjIGymCXC01X600
+qDU2MWwG7fMpueAz1ZbHt6hE06Beedyx/PORpHvrD8vlx7Otft8SLMzuHjXjO0B8O1Eq8R1+pAg
r75RQkcgAa1bwYo1d4Hc6Ygisy/NVRGgtUAAhIk7222pMbCdonmbh6zBqzHrhrGYAv4O4U838Rmh
Zk1XuNRtHu52iQVQ4YS3vZ7nUDjFFpZqN9KMLEtHthy8nVbMi4b5pJCYjNTgDEypYJ3UKuhdxJ4F
Gxx+W2UNgjhxMdFgrTfJoUdU139ghRJmUCeQJeF6dPd1XVMkiZIijMlicIjRdtYhSYvvlZmT2wrf
bH4us+BD16/1MqfZVgGF0I1Z0u3QUxazxen2+XCyBlH1Jg7Wr2R2XPGNbTr0LcyLn5ZRl64Gyrxj
FDwDcfH44/QdipCbbSLG1vpj0vdEV3zdUtizBmT3jHso174AATahF+TevAGnw9jyt9uKoqBs07X8
yFYk9lVLJnsWvei2uk3HOhNlIJ7JWO/tDCfPoAiVKpJvloGe1/44teMFu80OJ+IAMfn1JTU0lvy+
UTXuqun4n5+p8gBGWAVuDa0amXl4/9+befOsfgb6q2xx4mNrPhqiTghOTFz5hvWedY2LSzHMW+oA
WlAgvH6uHgrkAvIxVCipGcpkv/QQwr/PyHzBfTDz/8H88HTf12Mtn/RFMmguMKnWGIsnPzBHSDDe
pRT7ZUB4jR1tA6wmHcIE/aJeGQjoDqlaVZJTwaIX4pF7xNQ3l1PvhrRbxjFWdH+fOums1p9ZpZXd
UK99iFXZrYRNeiiygd8a2iuexieIsO+E3j8j0ltNLGfZiJKL9rAJZFDkMBuXSaBso/dek7RFRnUu
Eo085qkYIYQbMPXSO/mw8nF8Kwxw/zHLRknvGlU7o0iasW/8qV9ruc8jQ1ietPvNvVkaPnYSQAaQ
b/RICaC3K5PH/lQXwnxRY7MCByXTtYGQdvDqzRIytStgJi9/fHX0KkeX+dCFHZQtO43u3XUu8xtN
Bf/NrOrHN4QmAOtRH/KaUeqhz/GSa6b2fDux+JXTNIY9rgZEXdAAnegAD6QfRCHqBGbDy4Dl8m9+
nEm+mbXLQrpMq93KWmkFxrxW7GzA4TH9XQPkw91bBUZvRiRGzdPvvy7s9abC8c6dkc9aI6mMVtB0
NgnrBT8m0uMaACrZ5+UlkHWErnvAofEAX4mWqhA05jqoa6V9JKTDQdKBYb2MKfhpGpBzG+8QS8iC
J8jwjGloXHHupikuZKasMlZRLZmbH4zePoX4G44+cVT+rJU6kHPY/9Xwwx9Yljwrc4hGMFUuUpTi
8Z9pVSTwBAsNpEGGnbFWQpahnfdzZ47fupZWq3EtO/Z73aXxxrz1IVzdZCDkyTOZopEkPbXhLYCw
s5oFR0SYA7pZLOSogFa3IL29A/67xASQXPa33Lge9o5SwZnGxr86Pg1S9uq3JSSongr/srMaLu3k
yxLJlZSzNL+Z3ozu6Z3v0nzptjbh29yKi7c/ik/PQAXH9dnFHjQo0t+HLltGfFoKjIX2sApNuLQR
Qf9R97fxMBxwGHQAv8oFWm/7+Jp7mx6Mdcyy3sOHJs9i0tt1NTvVta5FYMReZcnGv1RyNn8CdHlz
LeUON4ZsI4Q/oYuk+wz30Ln3roqjLfl4LMy5KMXKm4bHgKXAf321G04STTdand1ZE9hWMaa/Fssq
cSDdMTQkUGpCM3EkZSJPekyYaAD5ZBLiAccDlz4nAawMJNR1IIP8vmM28DvfvkLDOI23EDOM4DVJ
dapD8gPQah3zf976zgFsXZhRi8Z9RBgoN7Ne5G3+GYgB6Mvx7kT0FNUCeaStP4szsXmIZp+PFoZK
CZmjtHbSm/inFHWc3gmoCjkNGmmV5D0IZxVr0kF7FwYNbNCRWIF/peVqgnwwWsQEMCoJgKgpOijE
72eXffJIDWopqi8Xxcq9ObYDeIet+VjTWgVrv3TQxB3TmzJYGJ0iBN+PCFn5+8nOOwgY1KCGx/bM
MIU9GdDonUf3SvoHKx+uA3bcpslukW53pmH25yrQrz+20ihbpOkgx/r63mkSCFGplrFawNh/omGT
xQ58dS7amvEiM7U8+2+7x+6xxdzs4jgVDa/feN8vsU9B+hduQQ2D6maMPnQxVEPNBeyG6D3c7Mzu
kWbLBPHC4RBa2kbN9rQ/YA7u+qeCycaM0n86tPlDWXhD7QC72kz9RPUKU0A/xbf6hzfUTEzyXNjj
15bWcQoDzC5m98FHlF69C7kHbmpM1Rp4vEDK2wRvUGUXtcezyisxTtWi+H+b1S52gmnhdl95oeEt
N9l6LnTXn+IouXY7qODJXMX/VLYIiE5pFBFNdCXaXl/L4LxDLGzPcdvzCZRwrK+aS1UbusufksUx
J5kXlJ8WigdIHKATsTk0p4pWq+6M2Gw3HOv9jYrY58R/TOc9eYtpLTjTp2hZFIBdnoYu7FQgPrD0
3RDWMwMaZvXWmpR48rgAFvbwtxUd87/el6y+8ynFnDNr8D02KwUSBo/BzY8AnfwwR1R3lvME6uHb
wrWZpOT28t3gC7xby7QbttHY1wNyBvW7A/qNl/grW6Hr85/h/VuI2zd7ikBGlVB3xftJ27NOmbX7
+7JHV8SwWWJHD/MXZTJdEHnuXZJ/+ftKXdGzR/foukhabyq73Llx0CH8gjtaDbp1vJrob+jyP0jk
vgFKqSNT4xDQeRDTnYbf4Jandx2Nj88AWDS+zBNFMKuwZVUHdtq1vYTJ83A8JIlk8jB+IPWvExDN
AL2xU2Df9Ym3WnYVMVQRbDLmrIb/BKqxPQjG1CndYVauF20d91Vu3tuFUEJ5XeayYsylJKsuUo8r
3UvZmwxFfVYtKexIQH+onYuL5rMke+A/uU3ccGfJosAwkvCdI4hq3Kg78gIN1o28GD4cHLGUkIUX
LYE1mTOJM0dKK6XouiT1H6ACD0Slh/cM8nHGO6+/gmZcM0E5EGw6jqeDmVgS+udVAkcUGt1EpQAU
0jxXomUffs4Yh0mamwUciKGDdmY5AmkYz0vVYEKNWHOaBrdtC/aU6jj2HPHDz47LjTp5RTadO7Ri
L0lJ3pH/T4YSI/oGZhFoLDTlJFg6dhDws1UsPNtpVMSYdGGK0bbEJ1zQGJKjnfeUpOsjl0+VEWa0
56F/Nrt7x8arLDZQHL54Jm4w+R42iu+m3Wfw5XkpBgkYOOiI9NAaL01U9wmXbdFfoq4dmlNOWoYG
ay6jpblb2NlY/pZjo9jLWr7eedPKyHOJZZPtPeOqn89jO//yKkNFih8Yx0wt0FLpuQcDnHjFy7Cs
qjivgdI/DNGjKc+kXXo0G49iuwX5Xlvvh+xNIEZ6kFFF4uBa7CTfYhU4G2uD2Edh8GmAqK1BFQ92
YkmlscwNWA7W4RSZpnc7hAJQm2/88O+qqTJwFK91c2PkxOy7FrCuF4ywyn/ZKB6PbUo6TEKQIU1/
ibML2nRX8jXBlE0y6MS6yk5tjNzUbRcl5hCG0Wg+InRzevc9xx76JAFo1sWG9koOnp74vcqn2b57
vmbrQ2KOsuIc+ESei0UvSYqO1dzDyEGu1KMhSsPpUzzW9BxDkv1nkGVByq0NhfPvI1ZfkI20S1vC
4vNRSrAYZzyLAWj8W1rtjkhRJikzobwA8jF6q9HBFyKJaUoVXYYYnApZp3EsPxdd5ZEn4eOdiPeQ
HwZKSS9apyVvAKWPz0w6TeITuWhcgH89JtZQT+QLXnuDMylaSkrLQoGkeK24vMK1nZmO1e1bCimM
UVmHnfHENRXJuFujakPmRtYf4uznbc6Bft+T316YX4h4pMprGDsbDR/njIl4LICBERPFErO7gpNm
JwjwvHsQCK5ZqmfmQfrvk8IS6tXysOvyqaezIqby2s3ZrEMBWkzHscnrqUMbuh1zFUDzzw7PK7YR
W8EIrdqtZTx2fImb0eW7XqDlPZNRc9xUY6h3MTDoyC8GQuwKFBhfP7WxVg6XBCcyjapjnksT+vcj
QoYWerq+rdStwVBXaUzMl3A/7aRC43lNaeO7weALX1JOiXzfGI8xD6XoxTkt4dgMT2I48BW0Tucy
C4vSOb91ZnLwXf+L7PsY/L3vQT3mSpibMSSJ4l95mmTcSsH4DmxnZHQHrI1OikeDiZJk0PUJ7lSj
yG1HqQzuP56s2rOD2B69pH7lJ/o6ih69u4F3TVPOhfs6A+HfuSVbJSXB7Rbvr9s6hPjXkjDQ2BJW
XxkGqyumFA4Wjd8/QDiH58EQr41UkTdODeXAbbyA8kvaPzMiQaQaWDdSak0HYYzy/zkGC19QJ/LV
YgTVjEnqEbXOigOO8XUpW4k0RatXSZ3GEjyTqfh3bKzHatFcTYc/W6HHTkOj+bSl0Tv6HvEFKOnc
Hmu5A0ko1xaT4gVSEwqwmwyixE+6H++TkT8/w6z3q+QxS/pJ6iT7gnLiZWbnbMzpNH1zr1Oxvp81
7aG1EgIXTqq652cnSEhPeyO5Zge5kHDbAhc+0snzh3m+llTqFjJZP72AuHruAEVqzQbOkYsddmyf
428T+X6QpjvY291A9lEGRrHztENzlK37FvYZxW9+x1wCAOiXhSxCP+lYDt8NCeVX6bxTFddrxTC3
eLog9mRllMT2Ak+U7qolwiJNVwNIWGih7VNXJJa+rN9Uxsd+Kezbr5cw+uyW73QKUfZir9qry1h0
tuQjbR9r3lqtFhrAzAP5RGrnz0+b+sFgKqkG7V6VU4ez1eZi57DdIOaUQjtqHgdNpFCVc/eTzEXn
YgM9DolhUjTVEkOZovRODim+ZEfghj2xXBvO9cVP8dB/54VDDWEKqIFFVMavmoU7Is32nwQ/CUkA
qDvGmSfGzD/FquFUTEGpAXrKmt792m7kBv7US3bNfZ7tdyburS/AC6sL+Vj3L95OAwglZI3LUS3t
zQEUK51gu0X3q8PkWBUEsnhSm3IsEsofnTfn3Y94yPdbXoRUF3EeS5pB+wBzItxCGiuOSolL6O2H
BMU7JwQsgVfKSMfeshss7EZ1ObHEdJmu7pJyRqPvUxA/SrnwAYUzfx0wrU/AcYoQ51UY/XnwLffn
gXoa3tGMdMXyLTETF3GW+DEteGsrsfbRDvWPUAzJ/zqxXQAAujberOWP516pd1aB4DHqrWEHhKNC
1I7ROxkX62Z28muJ4wcWi/WUjPk9TLdCU0UNfTRHU9gdJKbbtEexyCccLko2az4HXvJl6NZELmuT
ENDuzwNAZrorL+D+TuPnqzhseN+SGm/z/767xiGhnXXJNHD36FszxQGKB+wLHWBJtNjDVB+sOQ8C
UPA4ezuhRrFUBvq0+2iI80yUwwJqgyv1vVa6UKZw2Z+tc6XPsaRfZR4MSxovKrnhsGbg1CR5lrQ9
146MqHeoPv2BnMknew4rCDdIHyf3M4X055vnMssKd0KSYnrjIexUFiNFcjaXE9tFe9O2Wnv659vU
KWitKATQATjkQCVmsSLKXUC4nmMxmrEEOawqsruYLte/g+0IXnokYvLJ+nhp3NicGMHgsQz2PyNF
pqcxTNbgcZsOSNrSVkAej7GltxRPyUG1QfiiP0Mm9P+0zaCD4wYyT8iX75yQ/hD+2Er2WXz1+bVU
UtLa40bdkbCXO8cWg6rT5nU3VxVPQy6Bi2oxo1Hd3SfJwA/cf0Hm3qqrLzp2Z8QFMa6vY1LrBqn+
bDE5RfXmhqd5HmSp9iKGdk0jHusyUDQbdipkDjyWWs9EWG7huZqCFXsBS9Khf0MyxMCTu7iiIVag
vbAt7Aut5Ca04Csy7sj9BIemMsB15bWjTd+pKOUFPDR6AADjp9QEyZFrRdMOA6mhakqC1gztHo0v
xr3992cK4wWEV9+3IXZNmA/zqazN3nVubMKeFxeNFzfLeoUZOELRwkM/xQ8f756NVYbZtmjm4l2s
mDwwlEVxdWyzywrg8GwsKPnrYbAouIxtkUvYWcduYzcXhL2xSYJL+0qyc6iavdFWJmGqs0tXijGv
5NBk0OYcMtvRBQn+Yqlye46qW+o0/gBdiQfOBSmWgDz8HtPFaZZAOWtwPINMOhAhBCXBZs9j1XiP
xb58fpbdDnEpt9T0vlPelSXM6ijPXnF60wENE29r7Cwq/hLdsSnfJT2T2kTlPqMX4ttZeRNDGA+S
9pElTO7s+bf8FoYtzxAQsXRktfM77JuTpUNxnlyLePIAnRfy7KWh0dUNDxxC/AHUEq66IIDkl/nU
qyDVo/UCOspTejqvVTJ9S1uzCwIBvSTGVrFFZ4QbuM5kf96G1HsGZWZx3E/cfNWt20+cyA91GKCs
8SOkyXwk5oa12uA2hNY38hY18SluQUVAa90Z4QEcXEuGWMMbJ3S2uonNZv/eQomsAlRJjVcZnxrX
pzM5gNGBhvLBcTVKOUwLa+AqmpyiwPHlZqxUsRN0FFg4JCn9TCNirXHsAKuwI3uVl10ykgRYgZ6A
Ik3HA3meFdPX1qic05lWKPs/7PLKEYfa1oi4cMis83AiWq8l+01wQEy/knucYH6hZ/0GBhVxoELd
bg3/DKzlZP1gV0zggK3oMXwOp0nAe/PA+WiLAYwsuC42VzJvCY1B4+QOtw0UhR8WczV79xkoNkaY
3NmDMRUEKccNsmXXkhc34zF6a/iDXRfKwUxczMZ7W6wESB8NO59LgGToGDtxkvOaaP7O4nbzoyXD
jdGfWD3sIZwX1TO5h5ReeGCTMcTEo44D4A6iSHVDXpjI7UhchsMM0uPVWxjIhqKVytWaMicOPDSS
kzpviMdn3eEZ1ccfUSj6tDsEdxOWGS1o0Uaa32v/VYDIUJEetTgF+PiTCT/0J8tyMLkYZ43P3CoH
CiyXIZ7a9iKn476yeabmdBhtgn0MQci9nxGux+IjoE7vJTsIuEwUmF1GpLWCE9V0kYH71a+qHHRB
X+gu7qtjyd4wY70LUZ1Junj65mT5sFIeOvZwFjL82ExRXIY/FaS3N3NvvfH46tdX3AUgGePxJeRE
LPPLmFCzH0g6ud1UtNWDq/YB4DyLHzOFpO1hRry7YMm46Wr9/VmtiEiqeogYhy5SWu4lzg9Mx0jn
IRY9/t53D2S1FFBrT/A7GhYGYYAcVipBqryteBPcv0FhKsMQLyg1G8o2k2rFhKghaugKzYDut6DJ
ESHWFI7ckJ36tg0F7AImLpgj+ymusCZcA2w8kdUXBjNLAsljk4igIodQ263KlC4D5L5/14yqr6O/
icDYxeJzrto89jdCgebJG03O0JtWDbADSHXpNUhrj5mm+mswXSw0w261vx4WE3t3+RVJVrUtn7PB
co3QNJ4XvNTiJlg/eoD0GRLhdqm8byXRMBLQV5cymQIkdZxaTM5p0YEZN3GHt28Ku5EaX9JqIcQ1
vJoQy1OoEd5HnA04o3r7fsTvW/+lWsq8HkzGy8upNk4VF/5LAOJRWqiOnGnMykDRLlEdgfAcZ/Qn
Nml/W6kVkxIJgocQx3jbH35mupxl3tHTuCCCBPoG9npt7/pl/4qIOXR4VT77VleOHvZ1kSN9rFfJ
7vFkwJbLdZoSCGXXq53OdfmO8Rhyrw0020gXQzAFXABD/mKvXwOA6E0j3l7BvwHIG9mXjwtKXmVF
mCB1LKTxPp9cBdc9//i4ngDT1Vm2Orw/eEo3W2HM0DYDrnkR2IlP2QU7bCEgZeGReafz3LPufpJo
iKdZ8KX9ef+xOnemNI1nHZij8rTEDX1ptjSRBMRo946clXj8/YrcGm5qDuvJHuP+o9frAoCzK9pK
xy0pnM9v0FRiNcpghhjpI+1OIprP/B0FfqdlQjfDsvyofudfUJlK5pEaAYe6z4p60VUzQQ0NIjH4
lmtw7LKbPnDpk8vBOPA4Z/yFMNDU80QZxVNwkPqlK5Ajzbf8kH+UYClgQlZtpHEvy2+0KdUugbvY
AEhWxd5EnfgqRGlunJswR5IQ+feOpa4JYDXdzpWFmo5DIBspXiMu+LeB3mKJL2DPu7e34uhT8/Db
H2R4MGLG0gIKBZAA/2K2TEuSk62UrryHCjiAHtxIlBQ8IExrN5Yfc+WyEHvCdyd32i70JMabcCkc
9FdcRvqMNEaxWZW6ETBDNP8DcFOhAmaycQNbtj2rNok3NykX+ecsk/jTdDL1NMreEiPKCi3W61ep
GlbBwDnvd8mxN2cVjT4PMRpSMqwhn+smkbMf9DRGTMaY/+co2Q/bG4Nwr68leXigXzPdtf3ggf2T
/7DhDvKcbzMGopzAMGtH1q1CZbhnTc8k2YhvBAfmcA5+DqHqnwJfFeY9uSe2SBtUDDiTiJ64XiYj
95/pojR4TndYXLmJxhhhF5OlY4uEhx46PxLYiHlvmHHIymPeVy28ICohwfYwtS4i3FRsC3YkzqGw
T4ZOh34r20NlThsNjJpWIv2jphXH1FGdtD80YLI/tqavxCUVv3+kRtN7yuEhdw7MrlUmSPcryS6Y
oIjwS5yyer5MH/cAWH9XVz6mt/H81lFSGuGoluT6Jxt+Sq9cs7vU6tX58NcY6Ux29Boi4RjYGvGj
yesUlVuF+bBrqwWT4uYtk2+WD45JDp8Kt+hEKlZBdZrP05O8rLtozt4Hq+ez65V4KAeOWYULymSU
70ZMgy2jimtwd76CUX3Iuruo5iTWQmixPLEWrsIJ3cCOTe/UdOBi3BrzvG0l1TBHP56T7xCGzJNm
Dgi8puOLMER+01oprfwXXzVNoabbgr6//ANubBggTER9q1b+Pt+CwglJ8QOvxnL4yU7c28uVMWte
Cxrl68QzR8mw7AYyy/0GS060fBs2Qml2RhDaeFGtDwkUezLlhrlH32MFnT3zlEmjcNwd97cHOrro
n/0NXsbkKPRYgFaDxlRkO3pmdS0yB0+qMeMcz2Pbq+8fzb0hMfg6tRvkQlccTFXjLao3f6RZ66U5
peqm/lGuG3thLYhOjjht6Zel/FNeiePg4VYMkJLrtuXVU6hkrlL5eNT5ZRAlr7mWZCOrWTd23X4+
DgRuZZSgzCO6N3QOxHejtT+xhh0/+q7X65Nu+8h4vSqyItz344a3zCV9RGSCJs0B1Rxi2gOcNFUs
1Ah+Ej9nCkajrWY3+2Pm3bi5MIvRCBpU0LGRkvFMlpV3ZKD1U09wbLpb/qC2/lGeg4REfxccJE+o
tcETMtIwTsJg0UoB/1YtsTI51S3UVYPMFyx+TpyVdHRn4yg1/Te23Wc//VlV3r3tR1uHpG5YfOXX
tboiNlpZk5CophAqrh1/sLOcDqLQBCMYWZfV1TXPETU6FOwL52ZMbd+nCR+s/DASmUpfWSK0615U
RhIVRdkbvvu5gEyYTK2LWmEL56EkniFM12LKjgkBn2MnDxNsWPYzZxAsuTm0aI9LTVSJHo6CePIv
2fEebzst8ncx3WCq6QApFGXHlwF5UDZY798dDiR/FC6NgoSYrFZXvpJVwVu+QlHXwwPFuhx0eIOr
g8qhR71mq28j+9B4c3MPoK2gl/ZLI73aF8JIqMdKZO9IHH4KQUqj7GtVH4Q9+16EgfkOzGEJUawP
LqNBsHD0kO1mB/rb+FU1L+imiko0108lQLSMCO44TaPTn8Yg9kT+ioS37fsGV7XLP/cO2DtUXSXb
FacC5GGFKzD0cs1dPAKKR9UHgMxBmPlyT1LKdVLDHzxX0Wjc1wh+E5Ci5EKTArDdW1UjCtT5lRx6
+PNxMBNY/WfjhNs5bdvu+6isKDMlGPI+ETY4HaTR4OP9ClSHVeKFECSY5ymLBpy8q0SqGP5v2fDf
rX9QZDAPp7kvTRP+We3Ap9IjYYZfbqiTxN0QpVwftRcQosI/HFR9L+phd1bllXQMyK7BOgvhLTGM
mQgIXBS5P7byMq+33tNedH1/gN3k6FXIG9GnpLgmriGUEVh3a2uOjr3K8nS+z3YDJyrduAJPcwwC
IaNP98VXVcEAvDDL3+QQ91GWs2p1cG6nImOdvRmRMn54XiM058v3Qx0AFTp/mvTS180aU90DyeDb
0NQjQo6dg+q/SdjxoT2LSl+Qz88UbOEcAku5w4io8k9A3p3rrTtNETDI5Mcel9s7Lis7+WPgZaUO
03H1QlgMkqyDgc/VNh7Bj8S/e4wzAinIFxe9KMEhl+pazwKnvKGPgt1IREPuh4FMOYAjzx19Nie3
CCYTIRBEBs6LHOm2Rgwb+JfNEFkFASkKiM4VbgekWYqYhv9s1XW/bqm5GAHWdarUdHsL6AgPhFK/
31/hHS3B9ynxi2MT9l7zzLB59Mve7Pr3A4NctS+8MW8PHOts+rsKN0wNtTIoBp7iKSescV6gicnr
B0O0JTAvgLezMX5/m2xnw552eapNMu75AuC6W6c9GV2nQK1T4fWVHaiH0j/e1Hjn33LP3OIHmJk4
0AXsHSafZE/0XTlWyQHzn1LdUhsCvPk7lHP7qqoMcq7zx464TyQdsXHMVQ7mad3H19Ae4iVmwAPU
arRW12+GXA1GYA1VHT6w8KFREHi4Gnm+TStDhHQH0PKGyoMj5oTP+Zxv1BcpMgUlXrSTbKbj9DVk
S+SAbw6v4kQ4QwdxS476uDNnieCqgXm35Gsj7k2n2rAgorXCzXmAlNbmwyOECtskI77bUjDMYTSk
cf2Ke0xyt2GbDRHULTkROf24+PFqV/NOGqA1iWfZ5B+8uOzFWV7JZAEnS5jzdlneEaOtVb2FFESq
Csr/fOB/v9DC94Rwv4kwBT/Qt2IqzBPARXi4gFm54Z1srRsPBttsMsJDYVQNB8w9ENmvrgXHv05z
sASrVnL2GW4BDO/tz8jdSdyHy6Y6wnA6DqcGdEo+5ZS+NAt0SqKixo97eVCcpebOVgabHEVsfndy
HMLojLNiwffix/60ZRnFB+Pedb952iv5tksdtOQUyK3VzVlMm8Oan2OJjud6lGj/PNT7tSalVHiw
amzQ7Q7P/MVtaSqujujwlD62L9Vd6RYj9oJHsgqLjnR5m/I7w8pa0lmyGTzkTJSVkS8Wm6uv6VIb
v8ZHPA+5d7PVhHqPxMEWqeSENZdVlNyXpxP47F3K2HWkUKiS6xaMpt1ow6X67d0gMIpLKGgi773Y
+9zlHnkjHARkAv/Cg1fruXipY+rEswO32jACA32aU3lq2Aq9o2rBaU8qYi+8S8/tbrpTunvMpkLy
/XQlJ67YEQchTZbXcq9haDUwLih14nw33P7tf+0soC1wbNROEb9m/2rUgg7OlTCKIBSK9LgcYUz5
KxN0S8q40g3vsKPJuscoEGe8jKypzCwABd/GLalbh6at4S1fDyv8Rw+3b5/OcSLW0/6v2I8iEvS3
t7OLw4my6Tdtt1rbyOYhuVfVU3Vw7g5uTO6Uz3PfgX+/5cvnGiLzqugTT3Fd3x4XujAo9jpdPsvW
z3RFzFlcpCwT2G9u2qG/g6Kugtzfnc/tYt1//UFZpOfjvAZvVqNCEsmETimMG0UCKjIrBhyDVL+7
tP2/u25SK3QHc1V81c5iAtkOKnmFTD7nqbz6WluAKCQ7lgArOKilTKFiIvpKOgQfZvZHVMttLRcX
vR6WhiyB/Iygwdp/co6Y1PcvyYnWv5kGOGZ+qNdSk+J1XCALzZoyJf5K6TvxZrHjxlUgPsg9e04/
tadSFTvnQCc+6cYAVSyuKpyoIXQZzGfkCbTElqE58Uuc9ba7pxb7QuqoA4SSLiMGBmj384gL0gwA
r7kVcqVVAzSxyiLRHi9lZd/Z5C7W7K5ucZ9swBr7V2pj1yFC/PgFuVkDHpXNyXIzPwaqHd4GsAhJ
C8mmASD/lPyzNy4uWBN79dbQL5fOGHLuWbv6dDzTxlsQO+gFpoN1FymwoMd4aVV0tyNJWQ+A+hu9
1UWwuOfqL/T3pOFCqa8Il6PWy3TI/b2aAIVry65nc4oN8U72BnoqBGNxcgns6LZCQ/PqEtGlKfK5
HZnf2zA5kBRV2muHaJG7l/WeQykGJg9xJ3KVP0sEq0YI6QfwbEyEL4LZ6aXaTKpsgC7p4Uae0AEv
VWs1JBjNEJEMjpKLrXwsg6ZQhzpORNUr13p4dQluNd+B5HHb/jgOncJAV4TmRMr9S+Cm3I96NP9H
ED5kDMd+A1gpjmNCUPA5MPVxEO0GT40HP4RiFo9xEyfPF4kygiLmugHF17nEA/rDxo3824NXdRbC
k+OVDjBIM1HE4diXiXm+o50EVfFCIkLlapRp3YR+oykC/3+LVWtYiW4uosqpkiHJsyJD9dMnLAG/
xmjdIEpZIgV5dUfOwppbc//t/M1Dx3VoX+uBz08zQF0hOoT+U4EqniJCVisi6IgljHrtPabDayjG
0n0TVdAiIlZ8+Eqy6HG/NYWktn+QAsnIe9znj2qFoHDESPq47h8JIMstymPg0roFRxl2w4RzmMPt
ZM2OOQjbYPXH1Lyg6XKb+qbonaCbx7fpm9ALdy6YZVD8PfleCEaLVmBN1UAIvrrUJUNb2FvPxYMy
pQEQCR04PJkdA4lgI3PoD9gsazgDkZWdd4CwCP5/uY1Rd6c+Q1B/TGVFnf5CtWHj4ipex0CNtm0w
VBbBqx2Xd6XRIiTUsitHx+ygnkrwRosmPnrRVvuitbhsSBsjEFLaCqV/QRPT9deAGFOCfoLfo6R8
joGwESEdCj23DEQ0Nni3ehn9BBlL21lvkayS/8xkFx69U2pg4fjH4RHCeDWw3FkXqUcsgCXQ2ex/
GYBqWxcsvqPq04IpbSOqWeN5CHlPn2QAb/+Y3CYMB4Fe5bVGf/+l5P6fP7ct0UKoSOJpPLGL3LE+
BjDewg4KbI0LP6GMRx1Q/ND9+I9UPdTgRZyXfqHpV5RrqWukliDBGEKWsLf9/GreqVXLf0ETmEs6
rVfTBHHmOahHPUUU7e4HRpZTHKJjh/Su3y4kIgzg5JO6bRUFtr+u6wtFiKa6iJ2+3lxZP1lf6Cer
52vFCp0Mf82bYCihSDAX9wwHU2V/9NCjgRVh+Z4EF3i717ellReRm046NmPpsqzeRtCWhIxIyjGj
bt6bRg5NMpda5ISLxYgPRCAnTZQr9w87/UdH3CfOy+pYIiXC4lm9J0vt77YQ3s1gWLHpdcCuzS6K
h9jgOXhvmVm9oZL3BkcrFSITuDUPNZHnktP+bN5Kqu4eTKCi18m5CwWTnK2/IMcG6huy2wrZLU4n
cEQj1rTQXJELvJM+hf6BH5nMWcVFDxzNdl14ELaY2sQz9RNGIG4K1DddKQA/ULk/qABWdai84CSE
vutgyZ+8NiXPj3/3mUpVlCn8GbhTXBlz2qp2JJdh1nkEBPQK+gNBvw591jUIEZDPyqS4w29agZrq
w4LR7HtKRuHcztLtksu7ZQ72zyumgQ8DXT9QVoRrhsQ6dQdmaufU0HysAQb55lW0Ha7qEKP4kmyc
JfmZZ5dpdnTfYk2zycasnmra5qYovs/u7PyVRlXtWgnllT5ARdqEhEC8gR9RT1yuorCHX3bx22fW
0+knBrGsU06jUI74prU98CSkSLsw7aYifUNgcbxHZhSgYlP51FjA1Ufb25quMJ1OoRBW5KZRTDTe
4CTyS08R+9i33RzegnpdUew4MX+ZmC9RSwDOeF4YODfYpJwhUBcOXwVTsMoGauZcjTL7Vdx8BWRx
Cua7oMMJIdVfWMHbkQbKT9Xl5BGr5vSREYB0CrWVbbRDwDpy4tG2hIzi+Q3XJSdSIlf+bLOTejZv
6OlI4AzhP3A2laei6R58aETRZBib00ShK+I1asi+UXip7LlfpOrdrIvW89mgzt8cRnmuDI2pk5tY
UTZtPF0mrbKUd8phow49funvYmgICGdVcRbGu4o8Myow/KHyoi/jLS5zxzAGR63lEmw8Mu1G2O8h
4ww3OG3Sig3o7cYFGUSZR811z4ZQIUGqS1/9m6HX8vYXbjfcJ67DwGNBCPheET312Wh+EE13CRKV
qGalqo7No+FngmL2nPH7O9Zpdasct/QJtVQtp+IncwCw6ICfqIz02q3SYHIy7sowjcUjNQSy25of
Afe9O21SL2oHUamgTXgE4QoQS1iQaU+zNKrkzwjHSo9Plav1xMV2MtLDcwwpEUSMBx/TYzT1bBeH
Sb7NOxpOgr+vrLiDaVAWHwAAPfz8VwSZlDNvuBH0IAQjBRGSlYsXXZQ9DlPzxCLwvb48LQJ4fdSN
qLnZQWDfoDO3F3zhdF5xbZEuGFTEk9QpV29UkWX5JDWM6GaLJPAacc19/ua/0b6nvxM67YBXUNbF
og8nLwWiJsCtt1Wtb16HnIxkHHRjUxkjKe5dhjwjAOfZN6c66Ec23GTD3wku9FdHoYVUe0bpn4Js
dz07NXUe5pKN2sxT/FdTHUwA2WXm1WZPTFXqNx/eOEig6rrkNr+62Bc27t9t6cXvYpK4U7VTn2at
MFTiE8lQ1OaqmYyTfVtUE3Xp48vnwJf9U20VjxNrGD+NrbXI1FbeYCQ+dp6w/EATIa1B6fFZieFy
n1wnCDdeQrdCJTfSM7fg/679zaUdBZW0n3Ex7ZNc3II8cNKKv12CrGdQ+JHkh14PkJv2EKZuEwlv
QqnZk4VsTj9h4Caa4DGpFwtf6VzX/9iI+ey9Om/Ct+GhEix5ENlIo2/ryHIF23n3BqMH0lud3GvC
VYxZiETYzOSXBvnrgxmh+Sx8/LFIqJNRlm6FQeGOjyYtmwEsgiz9uuOIzpGe0d36dPGiwhV0eTEc
o4+PYRNBJD+XryVVHQO6Tf3lvYCRkGKx3DtPq3crASPdrn2nP1DC+7/A2aYb83NWy+TvhSFFv4zv
TNcduax6wyz0iZ8XAakbJ/eMVjpO615MgpMWHcP6yOURQUARxNVbT+LDFVmOPC70eScpUBOUjULC
T+Twy2rcMITENTzntRXoK1ioMbFndC8zpfCWpQmSGPIet503jGSv9B6j7j8yV8W9KmxT/vl6P9KE
aNTDKffFvVhN4L+lQiA+0bJ+fl3ggACA5G3gEjXVTcRqWh4uaxco/QVDe4pK9y2cZVbc/1dPSX3e
6XGC4EBnDxD+voYFAF7qEa0iMj3zb0Ld/eOxt55/WiffDswIsJoMXZUFyq/mGoEqUZL5gg517jfy
7up+pjLhSW91jtdVtQ4aO/c1xX1tQ7PLnLfiBdobNxFgIC/6CCvujT8JXblMbQNTcXyKjYScvp5+
RsvOtdR4kUBCT0xt3Mi/xU1546nPYGyOn67Yoi+oItvaW/F1f/jdThe3cQt9RYtlTNFnN/RFU7gI
OwgfFwcdklc58OL6oFqBYD+gGTavjc5kwbnZLdB38FtRMStm8S1FpVejbRPyDbub769ohIeZKfB6
WcI5lTzXPIRo7e8OW+AFMMKxuk3YNyI5gQ55RXroqGjjdABJqceW2LDHdwEjLKFPrGxhX/TgHbBh
01kJJGTlnmxsPSSy1C95LT5KTXUsh13u988aIDpiUXLTexthhQ70zhMyKL+tLn8zm0JLmHLqnfG0
POiMZjMyuEIZ5NU1zubiMtUGciUYe4wT85E+AVtfPjy64jJAzOLhkJZAScujxx7RTFu1mC7fvy03
lt1G+TjvdDtJly+X2v3FkxWrngKZDdnAmHGg/ZtEB4LeY4/MDtlgeJXZnTkXcWirnsHdVhsk9w9t
hmo8HQXLL9CC6js1iPxiXqZY9JocZTs7Z18sKC2ImWJF2wbgjbppK8Ol95EbeLRwm8HVo3OrtZv0
vpxZ2t5NHAUuO/X6wQdDlp+cL3hjg1oNRUnfSh2tRcdcqBqX/kj7tpRBzePkT6CY3Pr3G10RVOUH
XG3eIsIZfpGSDGElJ7+N7N+y8M4deJaZaS8cfoe6D3FnDpq551lPiJ7sAezuaPbOVlTmLPDIFARQ
lxG+91qHpXD2efk2lnOPqt3NKSwgQXf9IX/2iVzGb8PRRF3r1QzggvGxozBA2dc8m8qIBuHprkLv
YvacPjKZ5GMxH+z4d4Uk2Pa0QNySyQ00o3avg8oD0Ii+a0t5yZPA6mMfhAwOkUyMjjiZqXcgWZ/M
yGS4SBbeI54y3KwN/+EUJcTKcns5QDKmmUVJrEZj6lAi5o9vP4ckjqYY1EkdU1QbBCxvmjkHP8IK
8oi97E8b1R8krdlKXmwu4AXcj5C3TPSdA/3XqQhG8gvjwxHuItURvVJj7fRfgR9OzMLcZo1fArUg
E619L7W6URqor3M7gX8YKNEwJlfNVztN5vmlqfnjkvSIkfv+jaGN2qmmm6op4JH8PKP8VChlaOPd
lURrnYKMXf73KmrIQZsyJesP+lkMO0790szIqUO9rouNQb6ld/yshAeXfXCByPfAjXoqyPFXnbfg
om39LYpQvQk5AItxI8nAqx1j+G6nb9m0ZHQoNhWca4iBITDCc6dQ5gKPURz5MkYpmQ1lupMDfH96
8ECYkFKtM8SCMGnMFuGAvJovp2l++14bDm3Yj384qx6fyeCmVq8AGsOPo6iRq+iLp9hAMM897I8u
F9lS2M0GIejHU/Gr1c72nftPDUQeoF8yOJeG9iAQTTRtYdDzk6LjvFE8iraqXzkv/wrsvxqmgrQ5
Lr095xPqqroR0ETHMs/w5UY0MFLXRSXPgj22Kun3PNVaEy3ZwWtWv+TH7HOkz7/uxM9tbp/uajqL
2PuhjaAMM3q33Q4+onwU3iVTy21ZIdBB//3GU9n6tVqDOa4ww0QvouacpTW1LTokQJmak02nHsE4
iJ5383XyIi/XX+j0/PULVl1o+XHrio51tFKAIT1LrB/xbeeFsTjRBa0cuq2bewLmNPFNEi+ehuip
6Y0NUb3f8knndKmRgfyQUFdMrsdgEWV0YgWUdhsLelzOOg/Y2ksza1GafJBi7/vhlGHOxmiKWmLX
k971ERYuIBWFvo0UaF3mRUC2DAiQSJVi1agiNrX1vwTS1YKH19gQL+IgUrkJswY0BZLbdnt9u7Ye
Vd+WtGe9huH4xC84WiLiKvKieGknrjuCUDgxPPTaXoaFLqrgwa4Z2bRSsg/YTL4k3Lvkfx98ggqv
ws0febFhO2EAMbWK8MWCjKwKqivZZexwCTT9K8gYtW4V00Q0SAMqyJ+fYloJcZS6xh9wdEZ1gucX
fRW5zx0zKkzlt5yE3u0Wfw4gdJCWoR1r28Q24GM1u0iQuKSn2LjFEJjspdH62wHPQSBPgacmoCer
f6bbhpxQUUgnTG5rU8f1L7vNCI+c0Lrcci2PQUcLS6F4Fy7Y47zXkV59Be0M7e+2mZbxvV6b42JG
VuSwbSTycBRu+nH8ghresxYRQ+u391jSuu05GsctbWjwheRYJeB4tmT6in1gOeK5SKBmh6/2xe3b
Taf4JA9cjw60qc2QOXIQqgq9kuuUKNPCmJ0tJ0kKe3T0Uw4nQiiXOiXrCsoUPL2jG2u2bLNccGlk
qbvh5pTwgvSuxOzMU8kLfF6dloe6rFWs1DIwp7DvsA/vd9L2bYByWULfpJ5BI9u+4EA1mq79C6AW
feOcjqwI4g58HgDXrmo2wXs2FTWZJiujAk4f4i/3EDOIA6KQnIyA3qGXXkBXOcCvBCJ9lnIjF7Cg
eohSRUdJhEm0PjH4rSkiFRkm2prpf9JNMycWVNVltTRYEQ2htqOMPu0nnjq7okKYPehGSPKnrZD4
tB2m6641qLftreUg/YX4O4cQmKIDpT31Mb74OqCRhbtTfAlX5J6Ig4VJvA28ze0B+g+6RlvfeM5t
rcBZC0rFnMAldovnfmidRbJzfMOz4G9MwfRbGOr3sSCn3SHqylUr+E2Ss8G+PVofsHe6klF9QJK7
/WOilJ0WQDjigJ1QSbzPipTOo6igZBDI3KuYMcaIZGaktR2obNYbIR7uQktSHfC1m5wW9d/IUBNg
W5IE/+umCc8wfYZfAp4Z03IHEjsjAil0/srQHkyN4Z+BnS3A07EK/ToXiqmb+rGUyGWhmgoEr+RD
3k1PSKqG6wYgxs6y5GFmot1NPcInGyVj2qIMkW5GyDIRoAk4w/HEcmA2BZmVDJvDnfeD6VlSHJLP
ZNQtf16Jhors9lxroUgjuqgGSOYGVOZXK7bgWkfPYBFACgo26T+VPN4owPQiMseyjRjpxxqxCUoB
lq3DQCtP1NyHeEvrV9PrrrY0HGRL/FHLxUfhBPMBPn8yM2/i0xrEyRYav9YW2BQ15QwEZeydN6PS
woh6AEIugMuZi3DXV9dN7Wz06Bj8fh6Ll/OnoF+udxWpXRiYhl5sWnX8colfsbdCW5MNBtnhoQyA
JQEpb073pelUGwyY6hc0KWQeAAwH1C8WAlltKyn+Q4WGmCsxo80IaYi3p2WnnNHC/FElWwppu0UC
Kv+MYQGBHeWNSLh3Ecahj2Eyi2raDHzKdfWwU3qkjNTumXfUwVvKvK7C/ZZHoQalGKNKAyJgpTbn
kjpyzcUg4nsnx2Nfl9JGYNV9kRW+e2wELRKzzk4TNEbxYgj3P2KevtdbVPwonSoCEFo7O/BexVvY
0Hfi6Fj49zcMpqNYgkWdgYuJEf5wQuJdXUvQ78yavKLL/BxEZJl4WMh/BXx0xzPiy0zY7b9LVmXI
OTwxtZoi4Ctww92z6x117vNqzSQdhyP2mojmCiecg8Az7QZHQVbiouFchVnTtBl3eL/onCMJcFdX
TL35Y5pgF5PCwmwuK3w8L3BHZYh7cQc4WJqDNFDUl5beosc6HGYRKVA4lJENsE2fAtow6TSwvQaR
0zH71zgi86R+wja1LJ8RYOk9A2H5tjU9z8QFEefbFoaVopiDqqOJ0DdR/HS5jaAg7ddlwF5swzxN
5KOB2R46PQzlCvnaDJ9oAqgV7s0WpImUGtoAFeeek0zuU8/GV0vws7lzRJrztOjE7/nwsKFSvLRu
tbEQl7XwPypdr8sZaqH+NsnbK/l0LMFcuKei/vL0smOSWHCta5QJCr05Zo8fL/qBmhvvUPJ4iJzM
iIJFUfEIcttvsZ0H6sMcrHFh5p064TICN0S+268sO/Gt2Bg67vbue+Hfuofs7lFXiIYQi4GPJEE6
ASIiYdwmGl3eDjFomPT+Bt72YckyQfvuWyDClcZPrhWJfuEui2yGDXKMsf+J7kNZWh32rlKcmDaO
AoJ8Nt1qunhRnt1dpaOGaDpTvZqpI18nVCvSfkA9vq+w9+NWzOP8U4r3OHMd1WJ6gw+2GwhskztU
gqlP5kUSuCy0CoFmlN7uwCj/CMclhIE7EeJSmwsVFg46qkoL3f7bUGqbw7r4TflqRoeHis0UpusG
gNUR51gctn56G7V7iggUjCYUxg6rYCYhJ7Dji+VRwku9Ut7mmovUj79EYSVzbKM733T7pgDiS8M3
3+mzaZ5X+6rt8TT0DEo2eBg4DizzZlBZdOxNbGalFaTFXA1xQF1mfYipkCX0r89+PZ0ibmmgR8pd
1QD9AQiR5b7QK+sfp++wLatZ1pZhg33F2KT9UktUGV168SJhBMnU8/xL8pN6PR06iuUoyh62v0sn
Wr4DYiw+EB9/zv9AakYpNhrrVRBf69h8bDtFFuvb/O/ZpehVOIStn64BgAMsHwcZINTqnlXDzbUv
16DpyIrMANtmSIdUXTAd7z1RWuQbFoAKppXr91VEOKVPj3DHpbNnI+3jp75FaQ6omQvrkC88zLX+
cH09yF5zSK9prbMfZpb2z4ITxGWaoiIJwgUCrUlMe5YHcd2enFzxZbWP5+cdteHwCAkV3WXp61OZ
jzuFfa4y51xxJPZri5x+He8OBOUzZfeqMqcaJZrW/KCIUg71JLrDYd5BQusId9xzm1DrTH54v2Zv
enMOefILkDJ0xXjDQ+uuCIysnwn3EVXlsHOWSmjI3ZXaTVnTVlZwjGrIBMA11VvJamxeXqVWGhQQ
pvg8T+2uzBB5j8rFzn3gWkYlzdRmBuf6qzhj067x33zJwHtHDpjpOFqLh/2olYBrdEFvzVuOsSI8
cc3oJpjA11WRA2Kv1/IQPQhxrskBX8WaDqCzLjBA9D7/N0dMngEokqAPEGHCpsXM0d+OtLRCbQC2
n1XV6438/du17U+/c8f7MksFzdvjDeaNk9T45fG6+ws3nKJlAGBcfQHW6PRvJYlh9PFqGwj3TuD/
Z394lFXIMKNfvAw8AYI9M5K8NGqBW9E5qaYvkBx+BDPb06Q6RyfXRoU/IY2nFSysy1tSsu5Ji4d3
ERu0C3fMAXdihuN+zDa2DmerlTBY7Gn1Ee2cBpuwU2u/QPGdwi2bom9HXFL7wdSXC/TLSU4BYNKp
G+FaHXTc/a6O41w5LeEqX2XUrj91GnDz08dPwwX7OrIM3MgCg06/jvfEauWlwrveAKfP3ruRMOsX
tu2zqsrF6obSdqQe7IlY+LlqmgYlTk9gf2FyvLVpn3d0hRIxgq3td3QVsw99ZIw3ctGvi4aKEdmX
pPOG47qR3eJYGSuuKbgHW7jdVOMwkKzC//o1phTdr1WxiN1jOxU0tf+FjVn9w9nQNBEwOtHMSJbY
j2KP8WFGDNNmYdOQ/EYEg/789HkCSmiM8wfE5Da9hy9umN3K03IybfZP2QXEW2H7h1BTr1b7fBPx
MXrCWUOrnwqNq1pVjU3GHF+HKhbC691/dA4UPcuYCIs5rtZrvbpWl5f3Ayl0I06SemJ1L3N6pd3z
ncBS48CqXiUCik/6HTt2gzaC1MS11fZ0JG6XjUdoz86WZLxWa4aQ8NvZ5kfEY1vwOIw4dHhw5gpx
KI50iZ/7Bw03ZOVNewqWhtffuFgGnVf6lnXQ2s6fcs9Ix46x8xjlysu5ZuVleDMP/95MbvYgUMXW
n7u8VZwlfc9nHuNli6p99B/9K4ONrA1akHdfELsGspIzVY5wJhpu0aX+lVnEuCP9sySrRwQbCq1L
0qEdIK5PdgNYF5NpP2xgjvzwIgVrHwlkrP7NmjzrR3oWByKsWLqPgBpn49/Sp4UxpxkR2s3fA5c7
HPC9r/GMXGiZAu1SBhqGOmr4Ver4HCENJ53eVTcpYX4IPK9wfJTYWWlQDqyh1jhphSEmQYm40wAb
8Jz/im9+JYp9CCtb7+Ksjo8zXTlR5k9qFRuNrANTaCt0EBzVPqC5e/DKvP+RRDOiXzGQ763qs1Fo
caudOzzELSTjpakMuJvqLepCQhiOTI9kBu5aCYpuDlKZOZcY3tEb9pp8Z1hAeUN5DunIBdB2nWvD
zvGaEnQtGvQGXUu3BvQXGX+eyI0fd7Y+3Kstd1eL7J6iKqhoF+YD2OCElLCrn2lDga1WnoZ9yxmW
WNIt58u1ejk/BGmfrakw/LD2VFNYfYV9f9yiEBTHmT5gGOMUmflb8W4FX+zwGvD7AR/4zJ2ruccG
TSJ/LjccQeVWfBnmgiB71wgi1CFMoEg/HkgY14FJP6xUmqTlrDY1ajY884+j16S+vjPN4WY2RI+v
1Si6DtcjqUYZMZQJWyuffskVaS2lNyC9NUaA8cerxPExYIuqxNt2WZp788Lr/TGKgrGE1noYPsUb
VgBqGY049DtX5Hdv/kR7wP+PjCqSDivD2cX6NYNjXOO1VjWOf2x57yI5yM1b4Z5lCPipIs85iVlw
h3aPR1gLoOrpmNzsBCgbPCKH29gqccElnR4D4rl33Z1aNh3lIoXONCNqvaRX8dhI3ZqIWrFKrapA
V3rlYk4qV4VOOweqA0/KSZWI183WRHVMYCQPImOPRo0cQF1gW5eg5ouaPiDphICVnmDE2Blq8eBI
eBJA+t4Nq4B7lWFcBWHosRTIim5S1h5v+sHgQTELAnBdBpRvKbPfUvrXOpU3TTXwZ4z8pdaI7+To
FG/fjId+2cArb9qZXfvz//TR5fFQWwcOgBE8FsXQ3TfER3mc6Y/xfhbOFM/9zZIKDQXqe4ELbrcO
B1krtrz+U0k/y6ZUOlqZtXTc/80MiUCjGE3oFhqiiPpkOPSKFycso093d5+3mAnQVk8nQBK+BIJP
hnVu3xu8i/wyhDbZ2DUzfHh2aZkH0Dz+I2PLFho3yHx2SujVEQnQDfqktpLH48RX4QQB7z8eIldi
zw+UyHCbMblH1lCUXzdc9zHMPDrDqbITVUYC0qR/E/ZDk90XXT8FRs2SoMYpkaEz9Pb0HTaeC/8I
T9f1tTCat+RRfTgUmbHa7TUWcKo+MkhygI025O25y2/FzeKDAeFNqj6Ne7ABvLA4nrbQs3VVTloe
Okh/sTtvLnBgWYkyQwcW+jPra/6wEivGKbBoWt1d+S3GUUpAIbsufuh8hgF4vvuLJilOxI3FmroB
ReAyFRKx7f7CpkBCbKUWQCFaWk+uyFfj3kPNQx/LUWb3x0JweGyEzYpfj0e9gm0oD3gvgC/lJ1Zw
Tx9GAd++CJ/Tdxtc4tfGNsNdkQi2hBYHxHVR2G8U1fEAXY1f4EVAtKeGplbBd9t/RqnKrcsglBWP
Oq0Go9MThPPrWv3La/EcHHh/Zap8MGUgT2XA2ecRvf+AxhFuIaukn5CH8juxGRvEgM2JcCbeLbET
FszVlU1HUEKce5bChsHB2l9uFjaXwdoRO/EpIbW7s/t0z5O/YgWeSfIfZJe30cXhVu9rYQ0i+X6f
AJdvD2gOR25yRyRoh9xS4mHt2GAAHjkt8mzN9StyQezL9a8GNi2oSENd93me5JpDXj2pn3OXgzvr
/LNGQrXBBYvWl+vHdw7fsS8jk6SRMx4gtaKknpYtt7iCg/FnvgFqWT779ELL1cCdh/bsJjFp+S+0
3XRUM5oufTZBNZ9GVkubYZXgv+vNBh5WIxwIf4wVv1Kuh+4nXVPSlWPUn1/PfDyGP/8Dayvw7Eph
E6XG6TZnOUdGlMopciPMHAGQu6lf7jOIn89kv+kx/I9PI+HPDGSk3cgiI8vl3p0+47c9r/d8BGto
bCmdmGXbtuT/joyFQ/TfSEBNapcXjx8oTnHOq17eKtP1BFnwnxC2eey0jnHoMqyYQTzfheJJh4Iz
jr+9UOTfbmgvjEup7xuD7845ZdmwB/xfCobLnOpLr+M1AR9tqBRgiTr6Y/szQ+ZBlUjt5h55Hb8v
jAwFzeyz3S37D1bzWh9wwg0vKoNNvXDHTD8nVDQ6GnHuBrrfURZREQQ5zd/PRbTDGkdLhycIMr4K
2sX4tMDoBKUqeEBkrLLR4iGYJLCBRJ9nIB4QmmrLG3uAbiatOEFC630duI/yg0Wkr17+U1JZwptx
XplC919fntPOlGjH4y2t7YhTS6GSvy5+AdMMs+r7HQilCl243wdXKW5VIdv+3HazvrCOtIldGOnD
B0qdezhK7kirWSzMMyG/Kn5EV6sSwfFz+0bsnmD1viol4cv/KYenMCD4i9Ec7mTy9/d+GGqN0l6k
wiWMNrDT+7GokSS2VfnWq1Fwagpj3e6uKq40IgkzC6kJIL+RUS29zm+RFuA8FrEXykxhAbh3kFNo
1vJJqke9JGZxAUpGk9Yx62WlW1ZkedPA8U0bd9iUTKNjpOf3VurQa55bpqNlarPvkHVBR7FnGK+2
o3aA8clwvsQWUS2bhFVWxcQDUp//uZLVxYrsetwGHNUE1SxzPZM7TH2M1Pc1993IQi6qwS8mcvHK
0U0S8ioYInfNHG97JIEObdR6hn70xFoLW/Q6OqhDkPAh1RDH73Gdq3Rk7+xWoUE+UaIknMQtRLsR
GQPOmpDlBaCLM/FkfPNaJYJTXABb64oYZCOyv8E2Pdl7dOZH3D4JFsDYuzO3rNFk6PbnufmHrnCZ
tlxwxXu6Zywimm8RPF2L3spkekK4Op7Y4+am9bjgfYdGVPgK+IXXAtqbkx30acsk1wsP3fqWAyEc
Og0p9IbTQnJdJ3hawHsBpFoDZ3NcPaK4ZZZ6kFxzE1LFRKcm1ECKs8vIPYWdoNwVcTiErVtz4Kvk
1JqOBq1+29XRnPnUilTuz6dGucsAtzm/N/0iqe9tGZuau8Hb0VybKli8dOxl6VPHOnMWIJmfZx8V
1JhCq79gnm1LPKL+Ktbbd7inAiq4FWieEsc56j2Oy9a6lroTVkJeiJ+idPF61MA41t8q+AyeAMTQ
9DlPawn3Vktz/bFWQB2ELyQOkFJZf1acx4gDsaD2WDzqyzFHRo76eH3PCT1nEdAHhJZ9zKUGcYa3
EtF+E6Yd4Z1dsRa0ujbYE/ctg4sQ6UBAzW9PKtssUeWquanbBeAbW/J85R977Bf3IQSfdNc6Hj8l
95Tq4hc3/f3TARa3l8gPx/FE61swGDi9hDLhVOwseJmNnh8vaSD02MsZ3ubu/t685GN4medTeMRN
wpMmduTlxf1Cig+ni98jM2YN49EbQRId3OmUM0iuyO2Mq/+zILMcSd/B59zoM49QSmbhwxg268RK
62lkAsQfnCC34lEdR07tO5yTsU6xPXrdcRXxh6cU5QyYFVdm5QXjRZmT6mIz47Nl8vJHEjWYv6hb
ieD5IzCbZOsDqmZ3MBJPMBPP2lqoMLjMu4KrxuRLebPXnXj4qm9wTvq5iOAJiCahxs9nQMstqZsr
+WhiUKeIqPtELoMK5cBWTi6f9NEy4Qa4bnNKcL9QzOpKw0dmXh/CzP9bOnQ6lROuPQhd3EIKGnwY
mYALOzw4FVMFHRRCsA3dhtKJ9AYQjEFyr/MMs8xz6XcS093x7IH2+sY+Mg6yopig2pzV8L2JbCCi
QdbYGkZvEdjH29o49yEiMwTivUvBF9W/Ur8JCUtalHbHcIH0kbOjdWBDI1vQ5wChybDdwWt+vQwv
HXl0gbrwmr8Hx5EVjjA28pCgaEzuzfL+iyPc4XXCp6U383yXPVPTbofUZHkFVqqCJddhSV9YDgNQ
NgjgPqt8qeI1/qgfuDgrgPv3rq1bLApK9X2ip8n2wFt6aVWJHN/LKsrAsbmrhIs8K28WtP4YCTpU
p7J49wrcT9JcexuLU990Yl1CbdWOzk7Zrxx3Uao4Bt+Mv/lWJ0Fvvn0zlcXO4XzUu9DdXiT52DOz
2EQx2hwzjUKaVkfhU/IbhfyX2+3gcLqFaGttudr6GBnrxFsonyFYhf+BFhaMQlkAfLNoevXUzBPw
rIJgXkZYGVSUpSEFOu71T4FZOXL+GLJJvplA9Ohk5fYpiRu0D/qKnxpbQ9eOBMPGT9AxQ+gr3UIh
SIvQPc7Cjq+di6Wx3uLGwuvoZ6mhtx6SqfUXFaVROKQiKLWzT0SY3rDf634eQbazwL76fRlIgjd8
kV7obg6DCjbYoQn2qRHrM4kz1VXZc7pqwZuc1/DGJABlqXF/2sO1YYfv+JSZ9hj8PG9uqpwFiqTR
1Rz8s0DK1A32jrPO+oPcTWjLU5tFGAbZsiyFd9G5Se5yILzDwlCXr3l9isBBF/iFk8YKpgOLPJtq
vjn7kqbs5yVBVd2aTVDbdFzreXd1Vw/UU7b1iFFekvusU1xAV/ObRT1x8mLRAmQe3twd7M/Lnu9Q
oWefWZ3n/ceQA4dS8e8Wsgc1aLJNe4umiKape81ZjPUegOk+gsRv3VbeUkSPlXw5tXHLzfO2+VyH
TQcsGtxv4TO7rrcAnXtZPpZI+jGoJFit+trsdRk9JVhjOHmPiEreQPyFiIv/mJEHU64pNJU8nPsh
3CEhUnb645Y+no8492UIw4iahMlXZGzyQNXMgcLnxsu5O+ea5M3yxZZZOYVpe6ZhTIt0wcMSAziO
AgN1j+i3nvcfcGXheZ1WuUGOpxG/4Q9GjX24oDt8o9nCraraVhl/avIHdc9HCzWmu+Rz7XAblaGU
kXG32hEQQF86DAUqGmDK3TZ9MHFVFmdwUOhjZrduFaglUkYyuKt5r/McC9ec7C9CiQUuTso3V7D2
1u0jbkvICUOWlmzMTi6u+9vtDkhE8aZXoJOEXGdqXB/dEGnCoDDKDdp3+nxsSqlhAK8PWiVeut2R
uWuB3Cf8pEvj0J6nmV7xYVo7BnBYhxX/LigWgOC4a+0Dis2pNW1oMGQh8x8QLI0ohNRBVt3AwR+S
T9Msu8I1QbwBZGYGNdsNpWP0JicAFzVpxCePi7U7zB/lFyEK68wR7aK72PpKZQ6jsL8VforsJqE4
ryJxqwKHTeYxf7L/etkAYnDu2aOraP9YjrreZyIqo+Cy08BWpKVRnW3xJYO8Iz61uBWy3Ea3pJ3l
YUV3O9+myPJhdvy4QMRrrn4dgJFf6AvWW/TzqJ5dKqJcobFP7s7G2OqCqVRtckVR0Zkde8J41gth
yz7ym8LWzRu1wX/HoW5BjTHNFoaCdwbep97jt0CGJhorK5AFYe81VXF6njqo5CzunhFabLGRJ4gf
+/9lFeHt1U3M9tRpdfIRrxIlkJEvXIn/df48TNXW8mdDCrhq2WVWU/b7ZM66L7EU0i6a9W/cTfbD
9DRIj4CNLRJzDPvu7H1ZHq2UPXfifI33oSvf8//THbqAjbjKgMHf3oOAfbu7eVGUPMYcfeyaVaR9
1+13BzGzW5iYDNrcUasAoeBTsnEOGfx7j4vZbwxoB2EyFrQkDuHlqT7UFbeSqQLq4SoSU37rHVEV
2YYGSZqe48R9Opvkbj8qjfyD7j83WxwtRP2H0GXEGF9zhEbDnYk9e8SAVWb/69a3pE9lpsAqnZc3
hAWO9XAqI8GOMdRew8R+4dFLv09H+dONfRrCcn3azZ18aEhTkQO/taXPCm7S6eGIcJCfHJzUUJOf
7zj3F0udw0Eo3bDniW8Z4B1vycKKJmyHl2eQMyA2MXVYG7+/f4W4wL9+FY7iytmAPOX3nJp2GuJM
D7/U6YDsKoHpXVbE9oo8e9mmDCN/tePTL5kKhO8ARTqeTddgFS+mZh1yZROzOUbv13XnYEOUQJeW
ClfntmkV/woBzOdAgXXdXzONfCa+7/Sji5sgYUdFbo4iuNALQXCfgHCd/HQBdVP01oBH9HOD3TMS
j0Fp8YlJpCdFEZ1cdKW0BLGLNi7Bv4MfjZAEwOJyySS/lUC7ARdNyLPV6AvAz6bvbJY/oN2K5kC7
m/A+IvKK/mnJ58NOh0zlwwWAtB11K6A3/mEKZqnazQ0DpVNDEo4p3MfLVvTp5Za06xty/7alhKml
DVdq3P14D5lmeTSDBdFIkDQVSHxF1din3vJZYopQgqnIEPTJzG5gxo3M8+64CDWhmU1e2N+dw0+q
kNV0mnL0s3T21jz7xeSvzqP/mDrVP+dGQ9m//im4AHlAV5XzRQvXm7KgLyc9EzUTBufvxqGG+UJx
rsm0NUOSqwHvN7Lp73rm+V9R2tBK54BkEM9RUtVhJJdFj2Wx9QvAC8x4J80MjqlKcsQ2eWBcwmU4
40wnDAvCc1gksrVyeNgbV3ARnAkfb+fvPdOPvCnmT58yEyj99ZEQnZlTcsYvc+oOvfCTUaGNpaWm
IKzbrFyaVWip1qhmSnFXluAJ83FkQK34ta9wr8CxnYbm9EaHNbva94aa2/vJOwUuY2R5MjDq1Jxs
+3wtbHX93iPPpHZ52HhOI4sOscJjwFndZeKZwCRvn4DXZP7kTb/UF9ebt4AFT9GNBOLO/1cyoNlC
bBtwSm8y0sGjuB9o77t+PkdXhGkZTbuHaXBhe/yMvhTUaQ5Qwcmsf1GP8axkVjWTgQv2CYrlaOv0
h54TVTFKi2qPqIW7hLaZ2M6avWiwvTX8sSqzADINwfgZE7w5TWIxxHOZK1ghyMx8BjCyIgsPQlMK
3faeGLnvw1LWQsUSxHWK4uBsPpm0pWeaXcvL5SF3/KhUKkPzx8vpM9z1Ywg3cFQ5yLBjHL9nargh
kz2ivPwA8i87aYpLMTdAPSA/jHf4USdvO7rbqusyb2SYGXzwkCF6Bcmp3xiAaBVoKMmXPq2GZfS2
qy3sEdwq9SqE1HD88YhD5heIkGcsn85HCzRZLR4D8AafEg1cHwxQpay6/unovAXY44hgI6ddvfB9
HMWEGYONbKpteoMYZFjMaWE2XRRRUpzFNglnjECMBk1pIt+JuQZDE/n961Jw6a/LMJJShWvrepVl
SDrXBzbz9MAZ0k/hTC3kob6mY/3Lh65Q4IqlKg7zBC9a1qOdeZ52nd4Vk9TIs9vrHpQFgrO/wehs
A2WMTWCPO75kQkRl/cdRYJJREiZGyx7XlT0PEhwWBlzLIjPZx8iEuUMbia58hJJ8Rjl64eg2vESq
0/xQuXHkhVRyoGsUHq+OTVZu7rKmkGb+SZONQmbycAC/vcDWu1/DAYxc/WqOa3Cf8THEEQ071ZVg
GDqnRJ/dN1dsGbp99rB9Ua4efHklsl+AtfdJ4PInsxUGgTvrs9b/s4zTogFq05sDvzqYUMhm3Ba4
0EgRKMgpgoNYTOgNuNYT2lPDvxnJnpbM3c38GhqRkmd1eqiHVJ17KwwucFU3SwXo5v+ZfZvIhpc1
A9DeOu3TfYTcsnMwam3CODhUeza6e5Oeub9WpQy1U0k1Js7ocbYqYqRnt8bSOPSSFPaHwtvrchZR
sssPWQUjFaVCgRwhJ5LkRmeXh1MWMrRPdJYsEoKhIFJo4SuobEqBu8KDU6ZHsPSmfFfS3jB527tx
1JXBT3HpAAD2EdA3A0T5wCdmhMTVWQIAMIDtzz3ZkyVbo4Bo1jCnsMEHRZ6xKCM30WnLqShGoTvD
GbJj6Mm93zLGryMUCkp4Zbl6ECFvDYdIBVpHeL53He+2AyrpakOGR3oqErnd+g1f75vTYoGvhubj
5aB4SCXeNS1QnDqxdnoFMkUppRooQHsfiYtXsvtLbrTKo9EJnQsuZp7UHkmhsCdsGqA/2SoTRYFE
au7sa6hvMjQ0RivPyzTjzUldictSTR2ygkT3tin5NeDP1wHc4Mcl8aoNm/oNnmhldFO7JVBuN02H
xtouuKnQEZSlOyDtdi/XVAKUyNH723I2+nVQYPDrXf41gT7bYPX4JRJ14bZFfx2fOEuJEMvd0MG0
M2z2G2qTK4LUmYMvJtUK5kbh2BX1lYR3Fcz2/jPFK3nvmAEouuI0luvAASlF0Kuw6j3IOKVtMRxM
uafQstmxP3sasrrbZm1Eqfqg1b0u2wy/V+htHpmqFoehGbIRd2PSadt2+ss5g2D/O+0VoZzPyfZA
ma6hFC/7+4kb1FaH5NEKAnHHT1hyABGuJ1/QxFuMTahOa5/D+4JG6W0/OJxe2U7TSsJXkBT0wZUD
HqQOAlMWJ9uG7xdFsEQ6rdH4fsWU1o4HfJiQBZMObWOP+LNvtnjfnUMQXMXiUhTJzDSPHJiVRpQL
6Ep6KgzktEHCAOQ8rFvFAVb8zFCzBFUAZ1Q6DA7k817KDhGaCarVinz8pfwOOea/6bEu7ZuvWlb7
Zdce27MqHw17nttOm723C6q8E++WDy3XG3P2p2VqioWpoj/IV76wprsE0O8S8nSfraEiCZs5Jbc8
BQBCtmQ/f3FfJHsGOKVh16pXx+mkSbkEJfuaO3JW/UQl90ynfGIcetwpJCOYrhdXJIyIOVTD2A+v
LDde14P6HJcKyHyDgnatrYuQiWv8T8c3FC+qiF8J3UkIaO+nBzEs6osPXgZ48+cyY3VKGDA35Sq1
6EMYirUb7KGAfNo8ebAghgOxDbm94myVSfGmjVxlLmmtZr7v++LMhRf33tjsbkcnezjqGhWkQb4K
OmJdmdKnIK2yAOsZAWKif2grmb5poKDVXGUQdWnrmb6QBjS4vjF/HJiPe6ryjcSAYJcKgW1zY+A0
ALigxWw/L8AImO8cimXXuw5DwzqWEBlgA+h1vz2TswQUxmgp2fu/PuGFnTR0sdStX2HeOD15vcuu
qAmon5JQSXMH6VK5lXnO/S/pa9kZaZazL7c6xoqFvGbJpic74moPWKQbfahliml48F04K3WTK6ae
/VSKxKcYqU5hwrncDdd4O+Tw4kaL3zbqY+qI4EZA2JOYWnMr2ZRL8yASjXduNGFNH226jH59pct1
UVS5n5XxwBDOOdnxsrxwIXQ6w/l+nL2jmT1+OfKOXKVFEpWOCsaK7InZtvpwvsJirXL3N/ZIvX+l
14I6j9gGBVq28Bj9YXIQ20r5Pg4QFztfd3NQ3HlaUSSq1LWlu7HNvIVlD3FPNmUYD5axcA16qCsp
XLQiZE14ptY9ljnxnubFo2w8yyEVvJsndRYzIFPzKrBJt8xRQgGFKH1Dq8GoVMbxMzEPF3znBAzw
nVKmGF5pBG2mdeYi9VuV3fy/n2poP/Nx5QxOdhSPPnjab9E9w/oyHF8ScOtxnXNly6vvKkuuEErH
QFYf+Tq45HHB9cNA68Ob0yfR20xZnNcnhU9hHhIzpnx5ABSoq8uM1F1YxNQnHA4HHVKU//G6LuvE
BShoyz59iEuODXeYUUnrW3Ee318wk5srNR3qudego1zUcIbvJzjP2ptvcZJJ4ObDrFhdaPzPIO6X
TT/qpgn7qmYW802CggZuO2gT+FKa+BQ1MiPnNb/4MCiHS6/WZgZ8gNdwxnVChFHdI7NrAJnXpGFQ
47PLnwwYbkL+QTl1+K5ijWncyi447vkz82RntcNB0oul3w3E53zBVC6P81+x+lwVDlCqJmC4KNnb
ZFyhIgClCmJw+fx/kA//yX6SbFzYMlvY4y7+fdVERT27DeNZ98ZlYy5opwSCym1p1F8vxdMi6bAQ
gSlDFst4OJgb3Tl1Ja/0dsIQ6B7eDV8yGMH13hskIVuqPiG6guA5d/xA3S6pOlTvxycj3kuvwUaK
oiA88DqSJ6OXD6ivUWySrPlsco1K+T7WqW3c1cIcYmivV7wAYB+mz/ihO9hKwpM+D56XiOFQrh1O
F/uA7MZap2QZFaAX2kpph8bOlJvPFM3N7eQLfdxAC1b1Usj2RriJka+shZ7o04ry3fQvZXmEBVJI
njn9AOqg0oW6L3dnSGBZllVn8jEHibDRpEHucT3Zws7AykOQ3SasmBlILEVF+qdFcCgSTsBli5XW
5+3elTWxPi+HZPbb+9d8zMHD9NHcaI6IiBDJDazVmpEexqkyRnmgNwkvHJFlJI1Ndq4aiVyh0XBC
LSkDaAMSPTvQQ0QuE1snzdkQIg8nF0vkznkDhtmtrgTzyP7NIGasCfomTAa6MWLRaWrkHmb3gRaH
3IBDiz0EkdNRMXMUAixceD+B2jrj213WWW9nbkpHoZ08Fn80TgwFDBaDvHgQBkILSKr07VcZ+0q4
8LCh5EE827EfhOW50xC9j4jfIHl9fv0lCk+3hknaquFje+LSzQw2VV0d/p2n+C0Ufk+2bD1V/fDs
lsf9sZb1tYAiDOQmOXtwwyoCWvzDg5Gk0Ku3T5xBr+rISx2Mh0MhRMr75gxJNBVSVLLR508GrhHg
XCqpjdLR4sP18hjV8LyFDm81cxuo2mNIR4OeASGGlpz8C9sD7J7XkfuvNRoSxE2wWuwp/fz7DybH
XNv4W2N5vBZO3NijkK/rl52H04zo2RQwIqoxvn9X4//HM/dsKYtIGeUhZMKFyXt6MpyE7OU7xQiG
DilboLduqPbTRmow2eIS1oz/MV3Gekfor7oWVyl74ppC8FRyZYw0T7xchMOUmRl0Wl4Nik7YrQ/B
yly2ls3/RBVJ8VOd7e8cgWCCElHQOa6hl0kFIvpGnTnTmcbL6JShapwmMIcliHFEvnqJ3cwslpct
4PCyjYOHCQNsU0isVUWq98YbzvfoA6ZgKgLJBCJ9UKUiGUKe2DZ3lf/Amlv+1boRGeVgs9+N8fqm
iPHtl5CuiFPV0dQsEsZDigtEAgnOb+S+y8O4ZNIMHYDP1FmaGbD/ZR5VSHoKD3a6FPS5pcLgFVpp
sCBiIDIw1OLPwjGDPc9dtm33aQomVef+ynlz1luLbr5farKJrD0AWFR7bmmPjftOD4YjipnIXbl0
5b6cGnjXtKTNmXnDJrtk/EcnTKPYGHzAi7sNPyNV0lEXr9vwE2gT2fL8bf+7HdmVS2gjuk57IYvZ
YwsGAS/dKlYEWliN4vns8WZERlm3kRaX2FyNmF6vJQacLTLo6WvLP7GvDIPcQPMhrpr9aTBQGPVZ
0vL6yUsr7iHWg75VoR0wK9Q+Bs9YhR60aekG6FQJWMPTYYoYUhOy6yTt0s8N8Ilol5okZIMH9HfP
ri6/DYvV7i+k4IBavaWZB16fkOvGXdBW2UM12Cr6UCPto+4YkeH/OXKD2qM1VM2HyNAjQou2EPRB
s4y6P+aUjMzbSaL0+DUtL73JvBaBEIf3atgKQcuyGz96U676xrp86dB4ZMdo9i7ZIka2r3aFXadI
TqS1Uz0fSpKBswoGozOmAxtoG6EcGMK+iWuJ4GZkKVJEq0k0yT2GxlPc8Eet7ole3rCHY69zDhvk
Y9qdI8xgkVLxazaSnqsqiPQt15Ts1CsW2NC7dE9IdgSTnARg/JDsad1aDRpw6m8aSpQiZCD+232F
1ONAwFWqG2B/PiLXVN3DUEM99sFdMayiQFACNVFAJ2KpP0HTQagnJn5Qd8Df57O3w6jLnRTRNiII
jLhzlDNRh3FgD1z+Hs3eHOB7YV3ZXY8EsDUWtc2cPQIBIKnkF3bsmej5idapwnllwGLc6lzmXxGT
ry2u6AB2wrKvwhDbb+j8GaAjVt8HwnkCKhCSO9S899N00VUWiMZc1qYIkNE6upT67TvC18K9IJra
dKB6gu0JPt9FAbWpQadWBHyt0PnnGfRbhgQrzVueFPTOsPxpft5Hwv3mDJF8X+CW7KHIkM8eMOg7
wCQ4J31v+0sK8i93dgZhh1AwZa8KLIpAasXpFnUaho+Jug8LR/Any4+zc5Y40F3umF+dJPaSDtSa
RVjr+fOlWdZ1N/Vkywxaa2cuju51hmtF1AJK8UPnZDt7Gbyu3Xk7ZoapI2xZ2dPNYSeslqLuTOzD
39RIX8e7LnomBXkMsaalesoChYOmb6plurXziKnHebrVosrApJ/hg4vmTJ3mAiE9piEYBJjvd4/z
61TZ0LrL19Vj9all1qktLtobH2ntsF3gu9YY0dOYUkbWgdyc3STYQUNULZ2LMH/lAtId+cKX/SCO
ky+c6+BYiA1gKI9lblxGk6Ax9OswRl9M3UiNYxRhQpPigDCsMXKw7REVY9XbPNs+CnPbCjPv5Fca
9O4HsEILFaNcEqDS7vQM0n5VqvPOIl0GoABgT+vKyb3JiiBCUUA/4m76+FyTijSj/0pAPCxLhH1U
vsEGZ19FjxPN0FK1k/vuZBz7VJOa0RKesDY/0Q1fZoMcY26QLo2lY2juMUpi0pkkXw0gCEPGqvgf
RRHhni116SJR1xMGg1j0TM+nFhiQevGnu3gtjgMFrx0eblbqQ6YOyBOaIRdncAiDPhZJIOD2sFsU
pzJBSPqCF1G2Hcu3Wxuh6iVLEN29Sg8jOr/nzvuwwbSoaMLtrjj4YogBcWnAiCNpuhP5V47PPAxm
V+5fcnhKQnnc2Fbh+Lj3FvQBCi4OguE0dqfWtH1+ITuMdNf0iYH5GUSypKuo0QJycs7WUEjrswqi
iegmqmLjLdXGJ21prCZkxakGj2skcAcOM0M/HYRd2E0IudgzW+d6vSkYYybFmBZWutcuNQc2RNAh
zX8Xb726GyGBzP/2gZ7gohLGkLLb6MN1TBgFgjlXf98ovSps47UcxX2T6ux64x/smsHQtlCWaQMk
Fbd22UQU2TCzvVT8VEzdfeyJN/jsRGGwFBjdLP8Lxy6dID3k7dDz2COz2fAKtEAsEbf7s7O6KH7r
ahDJJ/PoO5IdhZOLllCWwHORzXu1fg5ArPHewg4pfdQb5UAoTiVuzB4LaOcA/1OSd+d7rVcx8nq6
T2axsp+8z5W3vy3hmC901oQMaPFHWHhaC19NhptcPdTUUhHE/U2Aypt63XQPoLB0wYVIM1qIPe11
KkGjMGm2yj3cgvPpEWY3wcCId/RrEZPT6zgfmpRcyI5uS/GESMy3U6Ac7gOZu6E0J5nroQjZUnFe
IK1YXfqUAi3TIwcTBYIIO8kTU/kTb+jWKGof2MANDBghV9ESMtGPmYYvEhjFgBvpHQmuAaCX02IB
+tRva5oktmwv2cu6vUrQFSbZ6S5Wdv73I2Ispa3YzKSQeo7UwmordyrxxvnVvnkLPKjZ+IUnVnrR
lTpIGBks2XKcVfjvbOOQCYOwEFy4vn8beWPGoG26/fDXSJDXsFswdKDHlV14UOKYikCP54aGnf6X
yj/Uc57awmhHEDy4jl/Wz+2x7gsS2aEQnPbAaV3ACym50qAIvvXjbr+UHcXes9U5McVNz+u8r9zH
ttO6eCgJB3pNpym5dtOZ3wmDJGXLiVMXYClBH4M+m58KB55iYaJBHUJ8edJj4cIW9MvBAhuXToyb
wNxWFbdVcN+z8BMYN8XB/cHzQu/WOm+d7cu2Muoj3xdktWmqNW1bO1wDU6a8ydAy9KHAyMy/iUcf
BCR+yW4JvktatKBVVTqhFU+OrrQ2PNJNag287keNY6N0yP9EGttEE8hBCXsLehfdo1KKVmYWfMs5
gjGutbaOmGG9PocOhqmu5uk/BplLEK6rKgfdkETXeBMiwra2Hquk9+W4MlF4DuwWFOdO/Mksg604
xK7B0dloyJB+pp0h210tBgZS75a3rCVqvQu4or9iwyZGs2I0vOk5V8sGFXYiYIiL+WtIQt5/58o9
IvcjLEqENtwgkfzjyDO9ETZ8eWHnwdIu6FyxxGpzbt8e/LgAHTKjO27aBIlNfoL4U9h+b5kaGq6K
A4hhSlNLLLNndBeXT3FWzumUQHrO9IObm0mjzdskAHqIEvN1Z7yOe571j1PcmfGXiNfzeUZ38dKo
pTltpFXArHFlYO64MvLJCewK1LsOfgpmRSTq315l5Q9cJAOjwT1DlPmi8vSbGtFTzlQaVKRLWwJC
hDeSVfkaGYQHcr9Z9xxNQtGOGguQ9NyJ8K4QKvz4EezCL2HrpottzfpvrcUWlm29f5UCyV5jr1LB
GBUh6ZdKiQJIB5K3qk+IPrC+3gFfGGI3OcO4O+XmeJ1w9LVMkE1sQe1F77ocQJUj7U/JiznNLMsp
yCnQFVPOfll6CnGDQpsA8dwOCQxWdmoHhlplco7yDzvIzMFIbP4GQIFF64HcTlKxjDpOxCPDnfBm
EtzxqOzpEBDlLV/kKDjBxcjGuabwum/1SAm8puFQByVcwTjdxtFyRbbcLRZCTm3E3rAxjMYwYFZq
+nQ+epfzsSewk8xjnpuRuMS2/bb+nRLrsPWanZMIaA1QgX89JFrjPSIbbAaul1Wzos9ox2obFs9W
jZcT9NaiDgdoDBtOcRtyRyzD94rFP6r/j3nkA4txMIg9AQP3gXA+lNOX2evrtwMNMFdolqvX4znD
SIMvcFKEiXf2zoioqcfqE5W92IhIUz+FTKfNpZtpXtw1AinZFtFDBjquNFBp4Lu1OanWkS7hMSpi
uRDjW8PACTUUjxBHCa1oPZPsTwJZ2cmtZoxaV5cBl3PUPLNSCXFyK4xJnVjt7bLHg2hwW3s0LlyU
O6/VPthUerKEHS0NZMkgV4Ca/gpYpNi4QMfo/vb2ZqJsZ0BQnuD4Dk7ynfr9u07e0RQvsrw2B3tX
7LELXqIbst9SzJVUrpDEGfBu/z9zY7zUYANvGEB7Xj0KyD1098qgoKdLmAgwTaXGLYS7d6ATGwfo
+zXqQ62AbWBpcAZYdC2JfdZVIRdOV8US9oZg9mSjokbzo7HJqCZ5ulZFdvJZ8B3iXiRnfi3MJX43
XeQXElWf88TyR9IS8bbqv+glywgWBGTFqRdZ0AwG64Skg7qlmSIYeevlTVBz08+46EBovhSRe3rn
SqXJ6nZIC5s31itIkz7v/5DHJ9p+M6UIP+XXk6gQekcqLcwXbFmrb8UHS4B4ZOf7iBk3vcJhuqw8
83s4b+2VruiG3qopQu37J7DuBJi5cpmDN1QgvYyBMKTOBCj7gN/dSccqh/Ap4BXE1Hpmj+wiIf9T
cqwRNp0oIIPFRgQUaLeo+VdXzOt3D2/lY2PJiu5LCyRkkVUzE0FLnDGH4+RLy71aAvHcvw1WUbOO
1RtSQPaq4c78liTdW3X5D4V1GXmWAdu7rnJXBBIuP8nfw3hD+zITzvFWZHHEJWHaswwXWHzgg5NL
26q28mamatC73Wqj2NYsboNIM1+ah/S6OhqD7q/YinJiZSX6TzbGmoSY3l29GmXtGwS1319sWk2W
Aa8ezS9Io5t1/KRIfZSH4eeMUVCICXEziQXx0J3DRhivujVC+idPXSzE2lICjDlXbF9AOpxmZEql
S/iLnUDrC0QruPCUM8RVSkz2jhwXaEXo2wglrhOEKboWclkVMdvxcMesX0RWwkYMdhjjdDUN9y7X
jaSYc5H2GrhNw250molaScddTJQ76RmHDPfUFPgkWHDnoAPNzRYAFZCAoKdT7OS7xf/BrxljjqAy
cly5J+HBltnpvR0JfrR8/SAnhmQ52QnbYtWFJhT72nt/8L6imA2KxAVIb5pGuhdmlk+gOUVhUeEk
GdODHOezeZ7WziQ3QKwt1ibKbNyJM0cGALZFBeAJY63iZMUkkUp+uBuwCyHCdsWs9glrMxOfXWNh
wx5cRMdfS/MJjBEuXJ66hZ0io8No6oFAuIHyGwwzYj6+hqWGUOzVu1bGUXscSzrVYylu/RukN50Q
LZRczf02djOonzNesm98QCRi/3q8Ch2VKaVbYgEbvrvsk46TaFV3u3D6G12Saz7bkM256ZfE75vS
t9iioFQYRzXvkUCMxJqCtNXoMSvHnLqQXhxfIneW+TT/1dTJsWd/eD2E8wNJ+QtaTxaIo5n7BLDQ
XORKj8ebyBnfrxn4gKYKHo8qJCI4TaHbpSz6J6LPbu9DH6VIwE5rOoDf4exU6hKAcTvG1LlF/JEU
Ybr6L8iEJCk9IFMc/LnvMniNwzmrWEVbV4LyvbDvTwlPYA2dS6MVmB1UT/iA/TdctOXIIVLlqn23
q8uHJp92RJCUywjkXIXHw9kja5IgZbQlLYpXlVIhNPcty2kwo7SU0kkGXXMMwclvCZ42eryMXNcw
16vmabwdmHmFMChRURLcaM7dK2tQZuk698RoTzlPwZkOW6tyxg8FE/PX9CtufQbT2E+UyPi8nOs5
WoIWejl+fpVGK2hg+RKDuGP4XQnDFd0mclxYg3AU4jMlwXTeAUCnNdBc22ad1+I4hw1EPwvbdZHV
v+m+DepDVClKFvt4gWxNEqfK3HM4W74X+ywHkgO8XDyoSnNmNWSeXnZ1p9YM8NrVotNFjzPPJ4i6
rkLv+C+ywr6xHN0XnzgTioquYAkXNdkR84ZNdI6j3ZAZgHa4P1+N6ZiL3JGTDAYsTWjYW7zUTiil
CPG8HkqadqMGBVzE2ZUf4fUdYZMA6rD4cV67ciAKdBvmK5dQOpdIYofH/6vbl87dzNIsQGKjjd/6
musIxlo7C/4NZGGiX4/dfqM6SC9SgODajCSIT75Y1Bfkj9slIbzIDhp03Vuc49a0efTV35PvXlys
Fzht2iwpripViPQxDwC4Is21uk6xNVuOkuZ7clQPo2ywG4ntoI2eNw+uJlw706/ixtx7eE0oitWr
TRRM4BsSSEOdBMZYN4iFCSMEf5n2oQB9TEaieccMsVTF/DQUbHnKc/er5xO+tzWMNUoubUHwgPBM
718Yfg+cbCY9f1v936nkSRMCm4VyOipsia7f+tv0RC2Xdir7ueDyF6qSpS3kbg7CoRGoXgrE5xF4
YgaLNvVjr6s9Sa6dtcFRgGQ2DPVRy/DKbwE0U4ILnnynIlbTbcXoK+9VHDsVyUlNzF1B7ichAouz
nFHgnUSn3OFla7niXRRN6neG/JD9q6nZJWiEZVdrA3U+GU/wOnDKjp6O9XGuLXEmnTGuCPCQIdcS
g52pMcWY8KPjcRAoOulHn1kBRqUSHtMcnhtvPsw+FnRZ8ZeTJ+zaR1d76h12uoLVsZ6eB7+4A2gS
dSzM2+ztu3PnFbio3/nfKmnjnNMBULZcHWNQzghj/+TXI+pz0iQVxk0MS8wc3uM1kpdXKRmejVy2
xIVX4/mRS0w9dfO1qWNQh3h3i8Vp/mVXAdWZ9kgVEddu9BWF8rvE/+6oh94Brpyi9yd0XMBJ3VZN
vqfsyaIcLR+jGecoUT0zuqBy5Ue7JObnLkyB9FNJ1CzcSDiY8sbI5TXFPiHgGPRxwo4g0tpld54E
yRSNj++nLErJoNr7DPl59MieYovkfQUdTTh3SLORnuOYnla5RAj4DVGeuNKHHsPxl06SxgquMr08
3uTNmeC7VeHfaO0v61k/DFIH2WYULqtESfkOrTi772I4dNLDToVVcVi0yPZSZSVY2rFGNaxOEODH
EF6qRSpelaT/ARkfrCBxkBVtgv4wnTCMe2J0MTKXrimsYEXpMaUcOsUWQui7U70n7VlSgYtnCvTS
5auqIFV3obQ/f16lodc1ckU+RyYHiwDQ1HhTzsTMq0W9EL4v+6/wFzgM8iXiSkWvNVWqj67eRke0
WCY/r0CMxIUP+SdJZIeqYqGYP9+Nynt6Gn6x9yODsYmF/hHbyZe6A5MAoBT+oh5M7AqBcJnCWvLU
5/9s/Ip1eY9yG8dkqOIww3uoqZcH7nhmMHxWfW4AbcLK/icXmgSXpIETCSVQB1DHb/Xupje6Cx4c
bqooGK+JUf+XRw0YF1e3d3/pHbERwNf5TZbAyy9HpK7Jof+CjFWS4kuXCvE8RVedfbVXwWsvGdCH
JQ3r3QPVEmsbFePgklBNMR9hyJ1tREPetV12k6Sj1b2MrKKyuSPkydwOEXxnesB0cFgK5U/Lf1xK
8F/OeVy488l6GAcTUQ62TqOJQu3eqZHU1qK7v52JvDF5ycmA67eZnXffby2jrmqe7tFoOgeNhr0j
YoZnQWRiZiEEZUzrYPVJLComNh+lIagMK+qEEuaHNO91e4GfDK5i88IBdmSqVao3R0jfRrPz+GaZ
NkwfNDxK28XyTvOmURt4uUme3W2LHqp+QCXA3pTyrbCuOIQz6sFKyA9bQpdYXXm8fizyUMwJWjBq
sXQ1H+7u8taJeUE0Su6mC6n7ectSfBkhXq2kBpKudxmHP8aAxcb+gRZVbnZkKs13Ueb8dk3IVqcA
cweSJBDHU8VszalcM20dIL9oR+Y6Xz94Ozg4oBwoHDzwIwAt9UnhNFjf6hhd+JAT88n6yJodl18g
231TNWKWkMboGP4c6fYNG6+n0V9gSC7JtGVEneBaDJW9qOWLUGA37f1nVJxcmdOcj5Pfa2/akP2P
3sXECXHOPRuv5hvWzjzTIQXhbR7Njz3T0Fg677gROPKOHuv4zMKgFzBK1ERhCuir0UGeT2AVh6iW
O7fc15sdqBOuIc5vAa+3cEULVGMa4W95aczouO56LkIF3oZ5ySqlu9SGNtc6BYYTWnKceEM/IvYF
/3ky395/oxaECdQ8Ses5llCnDU+CC8bHZUd5b34+7wQNq/qnoYvCoPssWf2n+U/aZgSAceE4SfDj
xyU6ZfyLYm5lkucNDHExyecGZz0LHSWhL0gakmguFo0ld6vyoib+f4tQ7gAU7O87UTB2FDSFYAUG
QOyZqh1pBdq1JR6Eq+oMGu0d0FhSyXUh6GK7YBlZrfQau92jZD1DTERW7MXB4dwI4plmIoC2jf9D
kLf6wG7M6/s8/97pWtBrk9Qn2RndcYmmbEENj/gS4/yBUKmk+WqJtFnVInNOynQpxx7eCO+HDkDt
hFy8rMx+THWzuYz194IjKI0goBuisep/un1fHkmVLArqMRflKekZvihRSAfZUYksqz8PkKQdlC9l
f+UroroWZ8dOLgDSwIJYzbylnh6H1IhuJh3xH3PfuOKMFH5fweCfuB39JlaoGQqMSmei7yBefGGB
1jejj98E9GUINHkK6dHPu/Jjy4K2NohdmM5mVC+nt6NlCMmnwN7rBaf9c0dSyKrEnJwKwFMUNfim
xQcIUYPoffa+e5PQ1nRfYmfL4ooEQ3paaq7DV6GSS/qU3zpIPb62IIrbS7xK9Oq1aCk5OV8shEsP
fcIXmtfB3hcUiisr8tHDBXkS4+9f9/yfShZXZ9sRdlqwCduWSZiANwFP8gj8PcL5MLD3qAgnTqZT
RrBj1lBD3PQXSRgIKSKtgbE3pgJF2kQCY07iDaU0vyWNdW1qlcYoS4Xnc+SrRxvEnagMFmSFjcfs
f19puIBRRwOFTZpsaFVMdftn04pfStYfZA7USKeI0i33tovnaHWsPgHU+TquJJL5+uHpadFFHjBS
QeMQlpjpFbCvFK+29OH6bp1D8Y14SZXk98uCW/Wxa/oQCBiFjaFAK+AeyrqqaTKMT72Qf+9DOvK+
RLWeMKG0Am92n6luw7tB3UsMHY0kHh2SA2m9JPJSQAWmMxrepFAIhtYoVDnmyoMmz6GiRtOgjJVb
V9f6A+2iqGOAa1NnSrzS5U8BPne86lxLW6D5JgImwJflQqIQ+xCHzJt00rbu1bHY6iCo4J2070pN
c4Xn2QJS1NZf24EPjo0TvmMX2M3SrkORjtOpL0FKKF1HZf3W8yL73+u1DoQjaYtj5lVSshAveasX
PLQa+3dcLhm2IyW9cdwXa0cgs55zbFLvPqHou0cctbWmt8GXSXgEqDYW1cAIP3M0KRmEU8OW65ZY
oCmhaGudHTT0Arnuj+x7RccYQszY30SjhniF/bAYwQGb0HFUXuX6L83G6KpyktXV1jc+S3whrl6J
ovlSRZd5agmlU39J45mTnm9HEfmec9pQNyv3RmHn+QOLoGv8Q8LvkF8YMkuKTq8aGaa4ZWoRFFqU
9goH9nxvbBZLp6BoXbi4qAtOkPZIALNiml8iQBM8/AQyOj32x1PpwifwvlNbo42tXDlcoq6oE/g3
MGwQnOuxOanqN25da8rp7Q+yUMVYHnBOzCSpH7g1Puwq81Q5c39/eIccAXtd4v2awea5ztT6XwRB
cgNJvEsAjb2yOHjWuuSOf6zjSlEpwAjNJRwP6GJCAAaDJZrpdFwxozv0eQxeQvYFhXI8kcusUz+6
wAyKNLDh5eB4RAM9XfWoihpUNUcMbj2pv+M+1Nm7l2Uur0Xxj4Dp170Qs+cLl+8FHO5h+i+m9Qe1
rkmRnmH9f58EBsNruUDNEPQ6s1jBsNHinjflK3iFUwVz8zSXQZVjIWZ+4f8YPgp8besMzE2oon6m
CN6Aa5Mn1DrOJeXhEs9dJrEkA5Ot0tXbaYBCHRXVtL705IVUGWHAD5yOkjqNoMAEHHcf2Fqa9AeM
sT3MW2p+F7Hc0EBiGqIIFy1R4qdZBYLdMc4zlAb2W6DNpuydjAB5aa1dDhGY7jUzlTxUAiZrxUV2
zGDqbcLlaTc+oLD/AARye1c9p3oK864SLUKXYJakgYwQSCue+6RwI16jKuiGaI1rOQ2PiPpZthcm
Sq5fxbcdI2bQd7VmcxJQUbCx8shz2qH6qq8Pfo9sQZA44YFQUdU+ZSEw+PtJpqVFHNtBJgD73nXX
++9ani8KjnqD8OGYN5ICfsK7bFU4At8jvNwrwmIhCt2o2LdO3csR5YMM0ExfAcXSCKzJwoYKtWRR
88J4ZlugFh+P/aI67eFoCCrgjIcVBR54+Se5N1VQvJ+IsoRstcm9OaC3FFHrJa5Wk2nUsEtgQI9q
iDinAaKNzRvfIRM59d9nhuGBKbCd6itZSw7rnI65I6HOkCx2Ef83EGxWUwxqCBBRNrK2X1QidzJC
eJSVEfWriBXElKLRI8tNgYnkDJ9XKUNww5775dXMv4HHNZ43GAYBes/gqWVorH75Ba4u2XtOPuJX
AAWrjAFscYffVpiIPhTJwVAEuQJR3Wso2sTy1Y6bj4yRTtU9fZKnyORUrqWikD2/qBPr/uL7u64G
VQ9mRWpgsrI/UapuXt7sNxR3YK0IT2YunKONsweMCymNf6RKKlr4BUvrrNV3XO4sNvv+/oD5P/ae
agjhGtw/35Kn7AiTH55gP6AJch6heFTj+vOZMlgDWSwJXDqKK5V25yQfut4yZu7I5PYpElJZuVMH
k2pvlDYhvRFuh+TIHqIrNxiTlywyhxBbH3sNrn25Br8zr+r5MaLqt6gPJi2B+dUcRY9+TOuoyon0
fXMCukWjbhnsVbBcpA2fuXIBoXf9Z85NiEi61MRN4eHkMFFdtveGZckHSqHVLzWuUGVHvJOT3ex3
zOK2rXRIn/bDDUMMSOZ7ykaA8nxgHPCZici2vsyCro5oXZ1R6+H69TJjSM9x76yHbSldI/x8WwCo
4JH3zY9Gxe+yX80pxT0Uf/YgSz1tG5iD+DAp3Y+5nrR76uWXVvps/oiZ1oMnVA277zTxWZsmlhLb
TKHnaVFG8d623KZKh9vws4bETyINjvUu6dApJPY5WcORAkG3uezk0PSAiatSGwexPOYp+rQK/NxM
wiUfhjf5hU1qej06VuN6Z+h4IIl3EBq78DmhJp6t+Kx6zM190t0z8j8ZzJPsskbLWe2157crf7VI
PrQ4oLW8in2wMPMFBV6G/LvusSx0dWeH7rc2/tgesqvTuaPg2UJWGH1RVvPHw0cWI/xwqL+MKNAE
FMwg+l3Mu9MknsLvnMSyjUqNE1u3StCQGZIxFGQ4WYhuQhwjWOGNk274i2ot7qjBh2AjGAkU132J
QTP7dNBiB28EXs10mfimTWD6LXcJFX6OFmJo2R+aPd4PSre4/NFFyCWzOXYUcaE2l0SQGBcJFHHO
d6Uu00s29FlfrmCRCrY6TKoVGTNpo1ljkUNlMq9x+SUmQP8YbraItoSsrNtt3Zffc7iJTW8LYdUk
IT9yQje25F6ASsX2BlQTjcWrCwoc56ikGh9rNnet8pk7s8z6XHggMWL8IK0M27aTBqAv1YHei9Oq
4a7TLxd1b7q9Tpd1N3Vy9QHMTS8FrBZVgIQP5G+J2vGLZ2Jgp2j0nS49ny5Fob+lqcnKhZm7N6ct
iBB9HUUC05kHhzr26eyk1q5EY7VRG/SOtUW9dKXZ6PYfZTkFf5ODjkfHirqmZSwiKI+j8hGidAFt
oS0TQYOPzqr7XOnQkxEsuacnrjCJVkExvMWEy5eCLXGH/UAupWCGFo2EEXZQGmBnB0kjVwfmR8GU
5hQla4oojtA85WEq25CI09qkoGnQqYw/uZYjCdM9IfGh7uWpqCuQCkk5G4qifytsY9UkAo2i73Z7
d+vZAyqJzhEbbG/RbAwiFjJLw+kojWExBy4OtPMXmMG0/ICwspU5pDQbNiH91LBD14Rv5FWw+EqJ
6kCcm3keOKlvL2vXhNdRVxZiO+NqqDUOcf/uIyfgRhHh4KreSuW56l9de5qmFUJvy2MZoL4pbD0S
1xSZeGAOOJQlaFfE7Ms0TSNYIFBxjd5KGj9hfzi8kx0HVwX9nvuhpXtemN9jlEhN0hd6vqbGVKfm
QWa38Awk8eQmzLgvI7PczJzuZBckF8njPLmJOiUTXfJsP2EMaOOSkLqK8/NLsqNP8xkxC3hsJO4+
j4l4GZasvA/V2rBj2C0n9DEeR0NyM5geYDbhvbrxE0yj8CwCKye0NWUziX9rGgSWwbtFlrhiqWUE
uL8CiuXXwPlA1shtButI+XylanWex3XpGs9Zf68S1odid+vnTV2UCtomFjH3G4Y64baPr2fPATa+
zv9k3NpBTINALxVR1y4jWTJlihqXe/YqX6/7PTe1KWwiMJFwRjJ2Gri+7cTHWhdMxQ7YfXWFqTPf
hJKaDMfay+zIxdNkHV6RDbmgm0kr/k42In9fT2o1MYUwYetBc7SFqoFrlSHGoL8WfEct29xgH/pc
2UDUD0tDJGzN/+yUacqSJsiIAP2g7Vqlp1cMAU+QFR+qbLFXwHAuyrV0xaVSDIEIaqPLjyQLLRBm
KYmpZoi6HDsVLHXMKzuUG/VtDN15dzNEfBM6jbyYCtVDaBbs9C22sWz7kD/UQnIQ4KLi+0GEA8Zg
jSvyQu0KKCXHHnlOAIC/Hj+hgbMjcTarvcC94x+wIFcH9NVSCRNm531RQ5aDyDq8xstIHBOlg5m2
gv9ZWFoQi51XiHooVCpY5ZBXPKqFOJ1OsqE1AqGKRXu0xAcv7iLo7DwmIKg5HNJFg6i9oXqhhody
ilINyCDLpgHL3S57GVM3JzHeQaNfRqf2A0uWDC8W1pHIO2R8klJTe4zo8X6dQZkinxNQUwRaVly7
+1ysCVHzURA5RyMeUmsIUQhljFSL9PjXGDDKJGQNFePlD9s6Z6Hf4wzMBHT+nYzB2vyFbseWCDQp
0YPfpMVf0Mk/ipUwhWOPydDqoM7O1zO0DcgmrNHY/lxwgr4R4AjD5VvLwtSlIJGuBiZDFy2QazDn
0WJdhaQCr/PiAhmDJqZxy7zAB5B5LeTwiKtIFZ01D3XD4hESfHcfcOf3a3TXrJhk6AZZ58hzwVVy
ArS3UQNKkTlILDVOGzaOmKfpuHOtBPgpX04Ap7YHxUuIurL4+EKhBkuNw/ZvChkVywWtMjQ2BISj
AsnGj5YT5dq1FWE2DpWeBt8j9Bgh0UF/EkG2gqiVQDXW2UxB7GlGIN8opKDC/lcQszPYqnqITbVq
+bD3jdBowqXL7DKi7mkJiE8LtEW0OfdH/npPayAXk+CP9i4MR3/f3la3vPH5HxK+lJ6cVgFHU1Oz
nUUOp7su73H7KwROkNYNNhRHEOukmsXB52E+p70oWokJhtLKhdR3xjUiAFHNsEtKUBb7SV2LMD9G
lfhhWzr55FKPwe+M6OIp7O4qNOwGzNZa6i4VYTW3NzitoeNd8Z/T8l99VsK+QeFmaSfw7UdB/z79
+qVjOwfEWgfACt25L3JCroGuZU+qXwoGPSVUX/XC7lFm6YD/f1vvQ3rjUcmFblGZjobUfcIIgi2D
QnWNl2swHqMeS2zgve+2tfKrvvtR1u1eobvKPxxF62SFTD0BEHkOKxLlz+D37NeOkmcSdEgzy8u9
NnnqTZV7bDUY3waOn6QkSulXkGh6w0BaaE8iv4c7ruE0wYShG+ks8rF6AmDtcl0VLL6fiTlyOLNL
x4xk6AEnEmA/MmZHOtscTZOdLy+AUIqPxiWYDnCu4p8XgdQo3K63ZKIiFYge1APvDr9GCGNqqmio
3qf3Bil8ykamQiPZ7dGsFgtIUjCC54ySw+Gbj7jN6FbdsC+8yhJxhujMDud2/dowaOpbmJcRjh1/
0N6d2PU8/I/hSovS7jXegmEPYsY8wGbrG0cx73dPgU6z/VuVqw5Tkf3PMtRYWAiWWO6BVyjgukjv
97K+UoZkSVScPvZ012vaEj3v19h5p2iGa2FJry9GsFwn9k1VVpXKLuC+RsVmMXER9YJnFn+IoZG+
w5TlQ3gPa3sjED5uvmVGvQbecQMMNEHBEchbqx8LGqWWJgkS7oy/LlujLqVNsbmoi6ljT0QFikU2
LSc3569wOwedl9G6/ryqjUSppCgzCtq8R1JCqCoknfL56JXVf9N/6jD/eHb0xM95A0lfFBrrsmRU
JwLQ1VE0S2haRWKApB/imUkBXqu7rDxOJ29/5yDisPFX6Q+Is49GY969oI+2tL6xpAhrm2AZia57
ILf4cLOvJSb0vu058WrclLiS16EJqN7oxw+I+0Cyhm4FicfuE7I1jhudko9hRrjIPM3j2bbjI2B+
S92bKBHuaQdor96Jmrp3BhN/xMTn/OCeEVm1THeTtwKE76Krrr4L7PWtrEAUhNFOPFpD2SDQJcG9
Ddeq5hNEHNndufoQR+rICXjyOqG3iTVE0/saTg/Ha4eDDyL3fSXmDJM5erThVQXpjpMSfzKJHuXa
tt+dghpKK1vyA3gTGztZnNhoyylAR51pa89KMmfGIKuHVqJBwokvmCAM/2F9bBew5HcOkdxxZ2qS
Yk65CdNdFIuVHzeV+0qnbTEH+XBGvnKyAdB3vEYp04CpzlylbhOvXU3ZvFlzoShlS7y2UUa6OgbH
HCtP9qqkK9DFyAx+OeG+J1IFNoH3j0lI8VXaMkVqt2mqD7M4bGgZl4xelvwp8K+penrXz+Sqoe1m
Fva9PBDkixqWtP+Pd5tibKly/khNO+Ta/iwnENEYx9EIrxpOWgRVlU6VqE60cjSfFuQSl/i+Q5gy
6pHPe/KKKyxDHkb/OMnc0QYF5z09EV3ewRfgwIWnYHINeJwSSUSZtdCxet76yIH2q8nXxz+x0Tvb
szsIXkkFNetbvBIqB/dL7xCiZUi1XkLUVWFkXUJmR+71nq/71pyXPcUlSQoluFoxlavGZOwuL5yT
2YoQNC3+L0XpJQx+VODJEvfhXl/n5/FITHF/dR3XsReMYkuOF3KiK+TfSrlhmj93aFocyoWBlIFI
3M/jA6d8xhtjljEaE04S/cwOafArJxKMNr+loq8yMiVf6tgv/hxhSeqXlTGN/P3DqDkYEw3ywi8W
un7vO5Vep/GYhdqtS8arJstaRKyygSPqefSnCCaGqtP/pSRBr5GkEkvdwV6X1LJgpbmWm4rm7uTV
iC8UKVpgSv5b8PS73Bp0bJOtZEgaJVmngWGNnfOgPW8vLfmGyJGrj7qaJf2QbWpJViA+Sh5Yyazy
rlZfHLTWjk3R5UCY9BmhsVdAlE7AbG+fIzDn/KjNHP2MO/0yfUSKMsfRfQaN+33p/y9mGxkPJEn+
spMk/oCM44JoGz7hLlAU6xmNir68O43xPus4kRDXpZocUcdVois2YY0ZP6WkHzkPHHQmDAmdCDtF
X1UUBWm3mtk6/AnYX4pkd63ed3CxDEGeu0h9u4wPpFbID8SKaYGO53jlEKPoKoQtfkW6WmZgvMFv
R/LT+qsg04WCEIQT16A/0TsmqGHduva5E/jt3Fb1RIjguM1cMMo1xg9wRAiLC4oS9vyuALhAur2w
7CQLPl4n7GYj1p4JsYEfHvnW+0xgXYP6MSW4VrpNzqE3dyfHNfu8yfhf3kzRiNHNfe5lZcBeZkk/
HO0vFpS9t/YCmLna4G1Ki1ckh3kj8DAXUQgP2D4Z3NqVjk6GbZ85QM4oWI/KmPu56lHtu7wD+4dM
gHt7eRBiHi5YE6EezSdr1tMPkCHbN3xrP0DGKviPbWjc46qoFq8yfcbwYzoS6expDKI9n6gNwWlt
LYqS9sFrQ4ogOeWWgDKVTNKXteqYnM9Q2NkJAixGtDUfxKx0mG0BApWgBJ0ehzmka/iwln2hq6xE
lu7jXgUuVd7SIlk48AEd56Pe4SBdPg0KLIDaWh0mpMEIT0Jz6X8ucbM0Lh73tIzhvQubAuOIujJR
HMYJMJK5OqIVA+nGkU8R7EPYNN2U0HmSgMBRjt3U0pIshZahLoamCKzsu3k1XRQRoArCnSNsHn9b
Z0YgTMymmIo35pyJbEVTrAJERqXNf4srsIMkjgNcHWKrGpMwbqmaFA3xZ6MZRhv+ptm1FubC6jqB
81f/8DbpJr2mpZZ50YDU0LnteGq+8SCo4nhEYbrTyGxOdj6DUmxMzhP3QysiOzEYs1y/1q43yWGD
2qmbUYYZVbDm12KUyBAaBG0AomE4DOEm11UaAy91h58Nh9irGqJq19ptgtFuLUQ2A/NugnJb1TnB
dzYYK44AoWjVKDDQuHoKfeHiU4fh1E3LP7TgC2L/SWGq2VRoMhDW6dnuoET3+FcDKxcD8efaG6qw
liysnqq3DplOwZebqjBE5uVAnnCv994K3aYDUQN17f0LFT+zq7P5W3blYJQqIyAQriixD08+FT6U
EU1HMou8budntYHQZRN1oOfeFzEUtwmOyxaJPcLrkzZ1c+XTUKSOzKcwr1vjbKeklogOpU94hlit
+7tbFUqlGTaKeXASVN9txpx0b3dVwV2p0qE00odSC06OrWqkExWsBJxgN7g8pDBIKUcEiOzC7nIK
HLviW+bEJDX0bqw3T6jNvCG+3ag65HaAP9a8VqM8YHpqREaCTOW467u1/T1tc4hZNbWh8xD0YOGR
dFpmy50EcMrO23MDHUcD5oHO7ohn0tN8O1FDZu+Llk4fNqOdrLJijBz/pD28IZ1xayEjMxICKqgq
PiT0VQYFH9tgHMThkYwTNexXs3Nwa03a8RNhj2IEQkpG1kqfS0xvA/I8MUdMI5n1tPCiIzIkyCqn
I1HlVNowmCDG8QAoHhtcUIxzPtIaFrIWpTECKVEVQ8ZWcEFNck1BIgB8+QROB1tvZrc4x2RXKiGm
r3KhKm88fuV8dkDgViIKYFb68UVfVQTCmpl8c4Wj/webV3G0ofDchFbt3Hly+FaSafgGoqL3aC42
ZZVjHRrpU10Z43XbFchTs2/zRB2riD7P2R9nGH9xuXtJko4AAY9gwhBLhmNQnv2OICeNhvKGGSkn
yOXzLWxao0Os/HFCv9PqJSbSwTIglGdhC32R9lkonGGX5PDAnJe5osqGWMQyW6Cey006J3iiigyV
h40IjArtDInOaYL2ov6s1rL1LWDdI2JJCAYK5s760Mk6cQJgUkq5Ltg0WOlcXkGd7KvpIJeMlwgg
pkf/mgKTV5b40Vd8BYps3pNG9MN7KqyhFoRWvlj01cvrkPxyVXI7gNU7YTgAWPtfJudRtRCy0yjt
VWiC4ZiEeShGQic9/FV6FE/uhxmY/8zpPaKIVfrtd8jMTKiD+hCbOzwd6xYIYUq6tZN+T0J8x+Ae
rAABXIF0tUKXsqilvJ+MfP0vwRNr1TjWH23wQYuMF/0d++xkOWHtsNkRrZFs0vlYq1GXS8mooHSF
ub2B4fT+DCqZ2ZIylVvhNWdu2zd0bkVQsEqTTrbHn8kZERZHkUm+PzOnWaqx9/UyyhCGKEGIcX00
K4GugcPFGs3ve5H5jzBouktUjxcVdTWiLn1u5RByfcT0DPnfS87ol6UuR1P9EKR4w9IrR8yywOVk
90CBIAqdVEShgMdKVv6FDOfeP6l5QOjc4jYuTakNzdnNNVnLfVj0pij0RJtsDoJkHoUuqVOmHNSs
QxH38CgIXS/eElObBjCy1+84qvVqU1y15X7e1/m/XMwJy22eOzUagX5SxkZ4Iho7dR1g3MNRE4TK
6g1R5cIRN8uMs2hJ/uJg+7zAjcI3vcsp7DMDtL94DnqqPQjXbz/qN7gwhev3X5X+OJ9S892ye5A9
gBUQX/uN8/rf7PWiD9CPZ3FVu2z5lI/coC1+1s36lyz2LkLd12fGQZGj8XtA/2S1l+13laGN74nv
bcAIBVEDw7LkS7SCrSVRy2gs1W+dgFzufJp5OIqRZEt842sHiAnuduJ+9IjVe764OWnM8LEYW/cw
fQvIuUaRCMhpqHYGnY2tdBur1O9Hy+AgdEGZSYESwpkxGcNC2MerZc9R95MSwsoZPwivYkrDqbuu
PvX7a4n5OgTMPXStRZYOho3wXRurocrtjkW6FGREaDh3asUkqAhisrpbVM+Qq2WJ95DQ/AtcjUjb
cI75oOWDuBYhCGr/GYx3t6BWWdEGDMn+pKSgQ2mlBlmLf5YQ8iHGgl4qth9/d7vyyYwmVd/vyVqx
2JGm0B7jfss2LhH2J80M8De5ec0FSjnMqjq91xQGnyUiGmRf225t5HuzKLXgrQwWATKKrwOaQCpx
pKr2iq6Tvwbzr2vXcRu/UdPlgy/o0RLVelRQYORAf4WzlToNmN7tQRAwuUVBZTQt3egJdCAISBZk
WwMT9WI0yz1Q9wxhtuCifGa7j3C/2+5kRLYRUmurSDVWljS2nUC7yh1URAJx+ifXOFkRewlbm8oz
c1q0/cv7QSA2MGEPkW/lzkZElYJDD598KEtPqiJ7KGk60TZLhObgbEkAIGanJkb24Wz1XkwkMkMf
gmmGARaeYeQeaBfobFWiv51Ygap+uEubYQGxypphjOZgIFLZGQ6ZKlIm77AG5Mmjgn7G7ISGhwNH
AfAqas0/MiwhWPQZ4M6nXMs9RNgPTQE523zO+m6qOSwOHAuoF+VSQuI0RnHt1YABIp+FhUurS1Rb
2cGO0PX3ZqBQNOVsIK7Zgw+zchhAKSZwpp46H7m8di4amifedsdgRie88hv7A7j+P0PHx6t8DoTP
BHYKmplA7h+7TxM4SpiWgiW6QF9GpXbeD9TFuhzEqk2/Bw8Uh9iVaTmw4LtdEJaADdATsD3mbWsX
83I/ffDA7rw+vT0Gl7JzAoYgpot0BHktp2rR7EjcDkAfpDAWUJRsOl5I6+XlwMUiCZPPQKU/BbGG
V3Fhl+o+qdNcV3+DD72LPOAEGZcD4qmJzXe0S5nEMVbmVPJAov8BZnfgxw9rTVvA1/MEpZNHvVrF
UBXD6DSGAAhE3/LNenLw+I2tC68gmn7TpoVMINcSAUFbSJ6kPUrsye8r0K0yMjRbpWe0Z5lyuliF
PAa6160Q/dh3AcXk1H+ckv7iVascPTBlOaEIZ1JRh9H0hpgz5v93/GqsfbFwQu/Lx9YM2emXiV0p
rO6XlqSsPeVeNoGryHFr5vYngBHtExn2sDhLyIbcCb52MSaMJBp8r0AJjHYUsWBdGSAh/cv3XFJw
MoyNTSwjt/qJFX4axJ5RxFjUa4FOJ4KDzHpxgkwYkTnvpK24pvSYoxDJuhDfkFK4Im9JbFrpZbIA
pDOLXPf1+6+EF/UlURxfEWVu1sHsC5AR5n502SXsTsgk7TmiBOO7gCNZ2Fe/oe1/nxca+AOmYjTH
IoaDvwK4cUjAxgn5D5pzmfNwVR8/THw/5YSZ+JtD7tYeob9M69HnAP/b4l+67ZRPiMR/i+wcvqjS
1M43oLEZ67K40DgNoKUaCgap+ao9OQpYoYt6IeVh0zU6rUG9RdwKHJTBXZvLqbJNRKu5UB4d3L5Y
TKcnyxRreUhPEUhFEPVmn18wsmfDpSpbaxS+rKVAjtsiIeW5ITenny01Z6Xq5/XCAJh/9X3fp7n+
LTzP/Gr6E5k+BzuOMjTAbFgkAHhyHmjurf3XnYNgX4UHa5vOY94mpmIqUirWG7hHeJMWrk9+kY86
iO4Z8UGU+VLIVEHWjT9VKOPfH8s4bo4+pYJLiXNiIohZEWX9ZgqoqKSAVbQcxEWAbKPwFEZ/jO7F
xnQ+4ol0czq9BRdYrovuz7O50k/srh1Hldn8k7dL54ExG1dVMsVcLMIngKgx/31kwL16BpJv1Ext
+vr9KldgZXZ711yxpGWRf9104T2xOvUfhuHPwarsTKe+IEh1PgpDrG1RAJZugZzMAW0kaZE6dLPG
GU4XeOMIotsuKNynyiwnDfRkj+6MZ9MNfyMaKRDgLWHBXkE7YV4EgW0jlKl8J5oNtUoNUXzOjlnF
2bh4jWwqGKlaSPrxRkB4g92R9wuQM4emUTXuDCN1zMK5CHtAr8DWPY9fXxJ7tJXRNAsCNxxLli/8
JvqLzGYprU29kFs6zn70bUXTc3BcxeIZPe/alMg4Xk1+YibJB/W/ZdS/kJZCHgQoILP39mtvhmPi
elMnPHlkhhQMlRpIv4jmb4D0Q5bnGOvNbjfG879Cw+2RHJDv8RXC7p+MprZC9vxSusZp3dGS8PrA
/Te2gZpiScq0M/zFlOy1oCN8eZKTOp1QcPYy4ptREg/sK0CKtrFjNrDWeZQr2GNSIeCMNBXQTK7x
ORZ/OnWPjaAVaPjPJnGfEPIcf3ACPoFGZFdPJk0yVLFmZ5I7EoR+WD6FpyEcfj6cOxTFvFAheLDf
7dbwWyPiujj0d3BsTDjqAvdS5+vVmc2/Z6Po24Lui/eTP/cUN0DCjh3B4MwvdRH+s2OHs/iFS+jl
oU2bavehUMSmxtocf3z0qXs/h44P31/O+cLUJ9S8N0VqRW1i6Qq7c4OLCTZhzEscRsx/AFYl65xj
5xVAVY6OnwceSG52KkTFRK6FvsuKiySdR/d2T3V0+AmD+F3kcyRPYAV5fxF1V40KxAUO14pRaOPP
b/abkUjo9PH0X+x1FunHKLVUNVki+OAfqWGRJ80BWJ719bcc6OEvni6MuhCAkJrJ22AW2KZvOq+h
4LD9RchV6aKLQQrDDhUeK5JP/oP6FLNKcKrV201saBbbKNeYkkM4t1KhptUZSYP1fCTpda0EyxbQ
AyM0U4JlPBTNZbSiSqJJhb9FqfAy/FN1BR6GPCGWhQ+bifODyPIdXWJwdadDD8xr7fi0ihEQRbPj
btKuVLKYinW1rDkLbsIjVPzK7UkUhYwblDRdVqCE/dgKp8YVwcWpRoHi+YeSj8iOzs2VlKNWB12Q
XUYRj+f/BjTu+SglwqQmp6sAdIfFSIFHf9QhTeWXBAGiruIBxOAa0u/8bFS02W6Yqis5Yg55eEVk
wEqP9p+lMzmal3ukHsxh78FLyvJdPld19H7URh79FAxaVo2XAsCHGMhJTEGF+0MRbRZC1D2YDaDI
hDI/GsfD/R79jIGEvx0loVwcf21pDlvh8mY+0hRafRKvFk21NbRMpQw6ZefQTHFHZN/7F/xWJjne
VgZu/NsM0takEK9cSzdefzwbr8UAzjgJywBEsBSxacMSRDGLCSjj9mU91dC+HVlqrADBUd/XloD2
b4TnMTQ6uJPONSxfHMqI2ZxSp1JNJ2v0DQnQWz7HVrlGdxO5Q5Uhwqz9ntm4ZwHmUbg3kGRxrcV8
FlNZ09LUaoMActT3c7DN4PAFZFYtxpoxf80igWPPybRjzCAWKKhJ1pW5umG9snD/7D1NIKzSneUS
dtWkOOOvZ7TiGMgABbwo7EsBMBNTAHQIwKs+cydG3XyNS+jGbpy0xc7Ole+KAyo3Tn7fdatvlGXO
/L1VSbxMBIsGrun1TgirsdiQ06t/rWrEeFSh2ZHnstyXaGt6uFwIx3CMJjLmrLxH7ZZgekBkaUsd
Ojja/lhlDshTKSu+gTCdzT+zp9kNqxhtwc69ttk8dK52YZM9OZuULDojmmciHiToNCY9v660wrgg
UCfijRr6x/ImPxm0M4R9v8FuWZw1sR9KYl7pYdEGbHREPTog9R3fqGsS9VY/Nx44VNOQ4WJ3kyGl
mCGNUwJqL6+WQ/m6I7Vl7StrJPWiubBivLGu5dDbCTu40ly7jHiStKOceKtJZ8sMZa7jjYXi3Ncn
kYmvab6VKDyJTkkc/JuS3X15kSDjLkluDjNhNnyB8ZQssZrqUU4QcdTQfvW98Olr1MeeBoFdytDp
ki2vIbiTxIM2U2UWoGmFuTlfOUoUoDGs0U2GqREPQFItJcVaGUFCPBwvvztSbxJN+FO3wGwtBINb
AlTVQxJTKY5FzNpog2GJILVmTLyqsJCdJXThq/NDxpfRa6qXyT2MDgxJ4xmFVRHF/exmhk2A1Ka+
QGfhQ2nkht8opK+9v8YigulaCSCAt5dgh22DhqYcQM1Mm1da0g52kxHau5LaFKCdFCAqIDQsfRUi
B/Oc24/dNjWAfM7xx46d5KMKyWNb4GElyWl+5DfE3ZBqfZWjaTG12YeUoMEloQA5qX2RDikd9YAM
JUgHU1Go8E+KOZZ62PW2tofFNok/NIDVgBJIYy5TBNH/C+3lWhPUn/NY0qoiMvPQIxLTLz1WNvRN
sryuuYwRvUqh9rxJQpf9Z2jTEAMl4uuX+s7NFwtjTCmbe8ijA2nc1wI08t/OuuaDkYCIh5FHwqOq
XVmJGi2d8wgwXQv4FPFF947SmYq/8zS9EQutk+sc4Mxu26CRjHliUYza6cL5ZbC3bymBlVDm9mEC
/kF7RdoDc0I4uy88lFUCmzPU11cRIDvw+jTSSU0W1gRwZ9HmRYQldhDgZuoDPGierKGD4KaRZf7l
/uoxl7LSOmaNMJgNST0CkB2d4nlVU85wmOcTG59FUFIdE7CV5XGjT2bvym5mIReq5+O0vjIy71b5
5JkPMc0ANhNZpIRDFyEhWOIjnZ70svNdoJ5nmC0NEc+lG6FfmyPU3p2vvogvz/8qdiWfPRL3w71P
jzWl137EVIwscsShkOEVaL/J6ovpvXiKXtMVdI5sfzhcZj8DImhcj10DYLZo7NPHXo77tgjXRFj+
9wOuGcGJOW1xV2JxcMVh4ZCamL3CMJHQopHh7f9AYf73Vs1RB2nyWKZB34Aj7ZeXmPzqHklS4lf/
7q3NuLcHTJmXZvFUudX9DYPUIPHNVRdo1vrAV0gVe4h4CNrinExCQliJXO1QLUEJsBZRhwF4R7s4
Gt/4k1ugwQ8hT03jwjtzikKKXpXawDJV89Y3OHLhdXtZMlpPi31t3nYlQUa5eDmCKUzmZaXIoZ/2
T1+3sJzuYHhW9DHoiZFK2EghFXDVZw4cCNsK+st0ZA9j6QmDoGTUooNyksai1OrrIivCIn0zVVuM
azlaBIvD2tWUhXrUnOWfiVov0CuGHfJqaZzztqXZxZs/64yfnfek3kQScXEXf81vuUXxDAPqlt2S
f2lcVFWQSORQ9NhwgplZjRuNKH4G5O0uTKC/TTMoAdkzCt1HWoe0rv6Rtg3mNpZpaO1OM0RnM5aF
R4eUkj4VBtu+g2TDfFGKZPCo2qJJNuqG8zv8tP1YHF8ZYa/BFS51ieGRS/FvIeh0vh6g19jfgaMO
mYqkeKe2XJiipO+u34CgMOsybVxPRwGoC5xPF0z8gc2sJe+d87+tA4ysSgnf97FaDCGJVccbef9r
lftwcJfrzHRg0c+Q0XH2K9/Gil+HKkZhkGl6wkA4SpRuuhfyTMUzi38gQfABrpVd3xHg/3j4qX9K
i+sti/j0qXbLZ3EhgVUurt3GuFU2017HqIxstadKR8SBwk4Mb2txGzvL/ZtIkiGCu0wmnDy/a22C
BQ+AXxukHKuUnEpkdnbyzC5d4Z3XoFUoHtnMc65N+ukqnhghqgu6YvnW1aPN9iJgsVPp1KMK5Rgs
mKNVfLnI9vaKjsA6BGC8CeZ1CZPW8HHnlD9klYg+Q6Qr3rQZ/xtc3y+4PV7pjjJZT+4rvL2fXdY/
cuqHX9mFu4wAFc0tYRfjXQg/J/xGhSrxLqKk6xcDNjyHW+5K1V89bORLXbu+56dhuIyIZF5sW48R
r136Pay3DGDvQQr5p2nmoDQYRLEowlXM4X2gB3GwVeLrpWE8j8OwO+J5dkVe11Btr+kopY98dM+h
wkE/AqL9qmEyvNasybGfEMza9MU7fZGXoXibdNs6IUkWJO4Gpf36FJ+DRPsNVLWr7+gYXi6gGJn+
y+rytLyBsA/7s7tYOlAXsRomtHAeAJ1DjQIULDQOpB3vjLioZzV4OYfR8Ry2W9tM8dkADGUNR6TK
JVZWVBLOFqbCQ+zjvHxYJcbd34bokG4hes/x2c+HnlCPKJxWc1bQh+SLu7XmjxM06pGooUcECpsP
pQRftINIph/Nf2+8E2hbmxCOolcpCJc6xcTZG+os/GjKw9jBSlIz7aVa3mjuAvjQ3wImh3tdo2oP
Y7JgCHpEeavawfumGMlixQQL/cud0lrn7XA3BNM02nOGCUpDe2XV+IjwEbMdUQtgLWUMEGy4RFuI
wHh3Ivuxm8tlsPbLJva7qaWJS+DU4dxyVOoO5arvbA7vLgLxU3aNnL9auY7eZhKKwWyigXeeJ7vb
ysYBKWbPqvOgQZTabo6aoUdNqZ1mn8+LRSWYTC03BIRXzq3+KWguHjPLN46iY0bTpScOGa2ZXajK
xi3TYhWu+JvPdWeSg85d2dfTwTSDI6OcjjcQcE43IwA1HFubVNSEJ43qNHHCessOQZtkhTkHljmH
ug4PBlRJ86TCffNiCKL9YGKcwLj5XT4BOqlnugmpYk3BNxGyWtBKLNpUYqb8QRHPQFWM/FBkMLgz
1UTa29u92CmSx7onutOB0DdZPAl1QABlsDTlzFBkLeFwTQ05AvsdBVXxGaHCWxfUjg4+KJbfrebd
L48cqsD0y2xVl8R99EIFqn0lh5fKxbSo+YDOX/bzYqvIqX5cWz5ZhK/zMhOiokYJnyy16Hg+Bgv1
67yLU9OaQL9zk68/pDnM5bXqSmJRl3hzOlVbrErH6kXJAuPI39U9Nv5+51iTMvPai9GatZFMcg8Q
nZIBFcxLlYyEFZM63xz3puogrJaVbUEczvfv+xhtwZLF0YF7n9j2er8O0uHLEtL9Rys1vRgBPgHW
+x/4LxN9hynJyYHKAOXvL4YUv/ZBVr5m/SEBhmVg2VSjDVuGz6Uj9Plo1ERzxs1OWoLUlzijiDuZ
1dIbLC1nlO/bwq/BxPFJ6JeIodvLrvbQ8T2wp+KozEfPoiKt/bij7Z+T4GlZ4toX+cpKXRH/mMEM
ScILPctZlqg2DCQWU0mzbRlT1o22bvghnwo2GeiSoG5R2zRke2d+Ajl30puShS70lyyTjkJiomLT
RMFifHyqvX/NP/A2lUZGRfhbxNhhZ9TgyA/Z2WMPGN9x3W9g/Yo9/yvscyxS+5YPO8iHXalPp3gz
tdslwxbEke0ZVzemcwxLESBvmVagX2OEpfYCR9LaVktCoUFn9UGZCvzj8By6m+0g+Td1zcmuI+kw
YP6EM+LkCnQxvxWVYY+zXb/cQfslSsY+P/ibRp3PiW9y8AvH8uVqJnml9g/fRkJ4+7lNC8TOWv2c
P09FbAFllR0KNy86HaQGPP5yVGznQByH45QQ6BL51cGQze2JCeofOSSH/3oblGmtU8k6Kw8Ak+lR
Vpii9kHR2Lqsh7vlmnGNeiATV/glRIy99g7YrGpZG5iO3Vs4ahdY4SdSqkq49kBB37cnsVL1MpTG
pw3sbpLmpETBwGpKdQPPFIXIciq8406qXLzlXXqvfaHGjw2HmY/LQrIS0PyJ00uNv7+XNlp6tkks
oUlpdnMHc8JoACaYfAQcRNqcEyFSikriuajHyeoXMpNPsSktQWjc9Zi16Pt3vkrb2OTRO4TrdbaM
91NO2F7HO6v8kMu24kI33jqaBrdRmybckYBVVBrkhAfcMG7p7HhwQH2D5XiFFxE+koxZILarKuVg
QCRNeaqHqYcVBGr4j1oJi83VM+ax5xtFgvsueT1/wckszz7u7x6NgW/EYDcvWY4RhnK2sZprfe+R
/+jXGWnavQQfUUuqXFxkItokfTiQg0nXhaGdud5NtBDINXAjTP1kukujWnMJ+NoM7UHhBDhNxlr1
5dYkojGG4gP7+wHf1IWNPklp06IlwaRfA9S41LURiEPZBsXAzxO+Cfl+Bzw9ta+V4QnPhrK8OZqW
IRr46b11i0Cpf/0Wk8Balx9cmmmZBn93TMxld3JQXEMFsp64q4Ap31vX7Vj7Z4QxqR6QkE3g4vc1
vH6+qc1I5hgKtwXFU9kRpmzb2W1KEamrZZNmg1sqRoxOAqm8PALx4Xn3aADQaUrQ4GdcZ/ms+94S
0eRHAHArVaK8zxNloeboGKYxF21OVMs22ZEg1zuUDaLNmr5/D5Em0DJ8la1qCLtidPpBfI9sDzfM
acnDQQnss8H6CenRZ1vVGGxdt6o5S0a+hvQy/3MibE/1VgWkydXXeQWE+B4sIwzq9bNpXl4WJ9qH
2sqEZln0J2wUJZFGTP+gR4ZiLf2pXoxtv7QLHjCc459loBk4bM1fIGWQwXGlh2lyVTtmFbmbHwk5
/B40IfWay0SSuw7mZZ0cMWoftvKD3enwjG3H0xVXiBfEuum0dm5SV8H23yyL9KX9oIeraJyjwj5J
yRaCt+qBHcjzgPwsddVm5b0IO8zPU5AekWgHKiPxndWl81ckszc1SzSYejC2gICbOC76I8mxhNhO
j/a/V/CuKOFnwix5/smKZheEzDVf1gQzgCrt6z2y95k4qB/I5StK6DNtQkSAk5iEtbqiDazX1fZr
rzztmRySddC2sLTbx1uU6PaMLnXcAoqpTg4/nFjQo1Ap2vBNja0QmdcbNAMFMLmI2Cge8yhCzuZf
hODgiDe7oQFtrF5hql+AFDcSB8qMNp8s71dRthH5rxhO4JO+nNPXC2yCgzM82VuJRAkY9n9NgIc1
iqwr0W/lXELo0FfJkolU7ow1pVsqVPBkkU+WZiAGC8F+HlCa9kSOG0MTVGpkbWwA2YSb54v58kkq
UWwA6xXsAdpOw73b+nHnjcA/zIdUeqQyrgtwBaiNOSiPYSDgadOW782ST+ULiMrmLRPoAehXQNKw
F7HGsKcMFtoxO8CoRmWl8U680k9emc41RqJFq0X7SQDey109gdm1ZYoyXvG8fJliLS+xSAEvTDdN
m6uw43U9aem2snAfrUYeqBOOvF9g3j5TAC4+NF6PxAtIjQvrKE6YGLK/ubV+G71TA5QhXmkUnt+P
pFy6nVlR0VtdjLH5O3DPExEGl4BxyblFnciMsOzvERvKl85mLvcShG/gtaaKVGxftzpllb2RRel+
knhKleU9SNfxfWcv5kfz4rHgXvcwgraz0PGs+ie9J1KiSu3OtjnH69sGmfDjP2s15wkzVWo+XMcS
DEtR8lr7KqCt+5nRSFursgCY8SqHLUZKg4hEgeWKCfuDU9WPaJ1MIDYeonSjMiM7Fpt2ZC4CIGay
FJQsbOcYIQAZmQga0NEp1WcOeZPBp3sojpvyx9fSIlaJOTxeinjLtFI14tGV/lf4w3sn2bGDh5Bd
4/5KBuU316dLqpYCLnlOOQz+kvAEk6ghHKdqR2DbMNMmMb8AbsVqP6hmF3kSHdHUjZ0Sqw+O6S/k
DaqfmXshn/UTZJyJelRexc8+fgIJNLt66FIkKJ2d0JAjWJpGHRRyvUIMWl1AqZ9ac5ovvkFzR2nE
sk0j/2lmH7fZZDYhESN+W7tQX7cX/LD92looHr7bjX+cfGlPUAAeS8e+5J9htPTx6RKEN9s9S7Cf
7foILOS/1lICTv+YM4hgV01TVxO3ZQbjc3zLmSVQ62f8N1LVytvu2WOVLBtnEJ/RScccl2UXYBG8
Je0nxCkNE/2K+ph0bbqBEwgxHQwaZ5yqsLLrWanY+Ir+KtvcmKYurcYCbItCDVitm8oDruXWos3m
sxVWE/Zs1uMH0weN+sQqx36JQs1qo8TMKHktSqOQYIK7zu/jYJzy3jxJXyEacDrOXC7C+AFekElb
07CdHTsKTH2N1IigCRDxJp3PDGqz2E54zQPwcEtlyWxkRlltB9fjghh5NSaNgnV21oW4yBy7cXs4
TmOP5DGwWk+ZrkoOoDFyvU92P7YVpM53OCHsdGDopbZ9drfxHzu/S9HyPbOQ5rhbTAZGFaDikahi
tvnc9uCrgxjla4NXnFWzrE/VnF5lCnLxadC+gq1Vp1ov/MPiMJqttUfr5guApF3RSii96lBCUrUk
p0mLYLa7eFP7dLvrcvT9u+KCPw66U8uTqeTUN7+Dhc8KvvfA/AkAxVYLw7Zd2w0wiIdHDrrQG4Hi
pzg7iZKeeqYpZXk7tzm2d4PPIqLO+QdxI91DB44S15FRYjFmUO/hABUhhGWVxQfrTKXWXaZwMjjQ
p5FUgLXyMnEnHOYXQdkjdaPIbiiAOC0cspgbjnA13A++mKnVb86XGn7cNFBG8QOJRittbYN8W/ia
VULWRmeYWc2lVoT4VyRRUku1xS0tScVaOlBsDZElWKPj79lRrIWx46+as822igdZjqJr+2s3g9ql
Rxw0kr6XeGdhb/3cWHrzkEQywk3sTEs9M9CvaVgKgRRzjCYWRbLtIK+7ng7oBt5PDkFufqAnRlWt
g5Bfa2e5gF6j6nbTMv73GcIayVlFXMnxAReS3qOV0PUzaj2By/wRr7zPWwhKPQP+N+BHrOjJVQPZ
8sq+bMNkM/dYIGvWNXmw7K8BhCE/5RRstyeSq0gECryDpXfdwtfnUpBs7kzs5XfnQKNF5WJIfZ6Z
3HWBJp1nzir49GNuXXZ6bxEguUBoaltV+bu2LE7Riwq3QTTxckqUG74bYFQmtofaU5aQJ+0HIts8
m4bDEFHIBukQuM3zTAhpI1hZc0kbKuTXgcoc+lpTzQZ/csAb/6zxvDO46NCK0/QTNeziLyf3yMKL
do3hiu+FBJA/Oc7r0hGqKl7WBAyiz3ZHlHa5PBqOn2ruAgXeYPPqoMLFbZtMnqboCjLhYjGqnbpM
bRflMp9aKTw/86RTLM7QPWD+HhpFcy6CfKNYHiDF+yKSNCChyGgrQrXNi6zkxfMbFRcwT3yWWBMh
ewZIkGHA3v4maIb6a3cRGpndoLK1YyJHoh6dCwy+uNo6TeTJHHyfiHB9WIuf7iGoSQISH4J9olwF
HeTHFtzxLZl+pHemqEaQpAsNxUtxquU/yvE7r4n1bku+xD5AYSKwDlVmNaR+UsSdrEjB44IYKQjc
KqUVTWUyd8Hru984le9g8l4pAIhi//Q6dVsgJawV3tguPVe1KELv+C4+SfCYaMVW3LrRmsxosTso
NiRs4owbq8pkqq//ZE2PxYGNvKVeRqqhd83bP0M3DwcA+gp47uEAyFoDvYTgUUEjnde+Zm9XirkD
N88rkGfdKANwgFyHM8FPlb8taA0kz+CpkhPXXI8IsCn1YPjihTC+l500nvKwcakG5Zo9f9WJVU2r
BeanJD2woytf+vAfTGlEV6ov2gpRU/9jFS3e6urwKMAUqHviF109fHrZ6EuopFHgYITB050o2riK
zVVMH9TMUdKKUWVQwuP8DwXxeersuJy07a2fl2JChMuR/LmVJm3emiFYxn/zZNg2hhreHrg1MaUg
8yXCIADqWCAGnJXxxCST0KRx00FLiiyGZZmyzWZDLST2HRBLfnx70X5c3/YipBnwocQ7TqHh7qoT
y12Gy+yRt6CPKJqB3zlxypfC7ppU/k6lSR9SKpvWaQ16xRLHySPhKgxaKRChMKzgpUrKyA1morNH
oiQF0Ay13UY71ndMceA00/hG53r/br2+cnRJREPPjzC9SWQKuYaxYqPeuQGwbGhaJoOF++y6KzW4
7XQcATgu+A/jV50I5JAZeWOzWu8nKiQC7XtvU9B4WXkoz94UO0s9Z6apnwhYZY9/rttBZYw9hUnx
wQFiliJWGqOKXrzUoXtYxWmXwmZKa/puI7ftgfPoK6mtDwks89xs1DjDZXrthJ+sBaaP7odLO0O5
CK+Jr0xsqMyHRdBkQrf8I6GaF+oOv/boPKuYY2EmcJAEo/BYXfkDqKvRFUklutT83cXuYDO39FC8
eF1TqYn2IloSgHc+YhC5cmuuZrwFjLciRyiN9D36Rv2l/J5Vua92va6l8hBAO23itIyVbUMhYDNY
hdnyL6G8uqImXjgzIoN7cAI2al9PgdAPBZqFwKLQ1ASAJ65ZJqYgV7JAQKFA7HeGK2zuG/SptD6Q
tBMdJrTQ/sbacCrlg9VZYyxAPZIEtPfyfs+gp7hX+2nGWq/B2ytwEPE9vVYU0Zmf2oKCV0aEnwO0
Vv7QTOZFjoiG9Y2fC1QipPaSQm6S3HkDuQNFqbE94zkUaiamXK3CUUKL/SFYznaYDi2o34iyXy3/
8POxtnkzXLYs3U4V74pRuRqEDjxQeYXBHzcgZq5xJPtIxsDx7BG41mqz3oAxqadQI0LaTX19Agk9
CsTKPUrF2xLUFHMh++YSe/VvH4KlSyXOeNeGBXpOfr4Cr0LYrcixJU2FmE/88z67H7QynoT+28iJ
fiirJgtlbslEM26eDiZiwWKreTMcY30ORtaLrRlS3j9mcCvPxFTc5igzVX+QxzPMjywN5HQSoiOd
LwAKShhxQ76CB55fX26oO7XSy7Z+i1AfT9HxyPgdL4yb5ydnT9TVk5Vr+FaMmBxqV7ODHn8w7RYL
/O0l4ZBPA8elOO9nelreFFakuZ154KZrMK5wFvh00XfX2inrgsIMN0bsxvUvoY30UJBUkbo6Bewz
HimbycDp5LEpnDATevhnRi9wmUePBQJ27LIejNBUCTWbZLxc+yiD8o0ZEUUSDyHZJBSjPEF0HLl1
DhXPPjm2JjQoCsOCyM6nP9jGhKypVjj4n29iqHRvkP5FOCBtVD97P5bqYlG0PeI8faTsauhYTBMD
So4QzAdDmYFqQZthpylt3M8NXf/DPD9dYIOpudJeizMUYSy9fwYbf1dyKQ5ioBIM4fVWgPy+RAOl
5nd1aijo2c3dkpNncz18SNmrcuLlKzwcE1YT9GXWHpCOczYShWmkjfRzqVet5ko15698AI1CHicN
M+a9azRNLMAuHghIqrmqKpUZqhQnuAtKCJ1vGUL5GOXETD1gANct6sUwoQ+TQCSxUOsT3uqKxhC4
jCQh1I7w7MS8fr+gzYv6rD3BgPoGeA+uFMWBodMTa6YHS8pHSp4WhggQ3OpY2tKn2Fxrdb/meFjl
l5eyP2XPvDgdXwtz0jmiv9Sr4R8ql2H4pcVjYVbzoz05XjzSmmUN1ln7/fZtdheTe1wrWSUdJz6t
fQBxKGYUX0nH1XvTdzCny41Cw2ASkT+cIB9wDph/wgX9GULZC6M3oXK0CrOnE2icaObLBxal2z5A
iF/ru3CG+hRERyU/xGE5NUH/mNV33E0bwXt0YrekOfHMZtKO7WV0fULWoYlqYxnDScBeDZyzcqBs
L9SwsO3dHrtdHJf5GOTMwnHVLL/xzM0I5DTRnTqg0JUx0vJYOa3RNHB3CVc4I480xgl1LI+EGbs6
uFxfWORRdKxtqHAnrfBJ5aMbo+5VNcftCyYMeWW9vBrbG15y1dNZqH8lrzeT3oa5ngX5Uk+HFnOI
Kiwn6G1eP54LCn4a/U/DolJehskSq37QB7f6mrrrIRr8tsYN81oBCmBzFVdSk0tJOQfkV3n9xodO
izVJ6+2G6H1f3+km2h0DX3AcXqmW0t1NYh9BBhowV2T8PygAnz06ayg1MpIZyMtlIdzgNtxGd3h1
jvpVOJzVL+nstLUBiZGoJ1b9eepvOycFk3JLj+BYIOUYV6yDpB1cc6ZuG2j7wuDPTu30GryLSbPN
Nli290fvIB+zhNm6EDV/UQK2A6fRXq4hCjUiN3pEg692KmlGdBvWyql5MgnfQLjJTWDZCsglu3+N
eA/+NYdS7D+W1KqdP5qcWq+KQzS293eMOw5mnBIG9rjWhTvqihpbyNJC3i5EACYYn6n+4io9yWom
RuCHQbnt42ZMnMBPrvC/THL6wYMx3p5eo5bpQGTsgSj411asKnURG8ipVWtwHL899539ILmdNkDW
E/eiWwLKuD66Lr1wOyPuBtIWzzhCktHQF2VoSfriRGotBNW4koWYs2U47wCT3ojyeljpCDEncKdJ
byilIjsVr/v2bdY6/yEZxMQYAS/uR8e8EBQzFHvbda+rSvjOKESMMGcqBSnqN3bj5WRvT9D8cGZz
mx/7rHErZuAn2On/fGAnUo/DnX3q9I+7ujp2m0WnQpcw3kyApEJ4XZNU6YkjJkHaXSw64REGQYTO
MNrCnBeMjM9Ke8gyG6lbz11QWBPyjIFWGNVVbGON62jjNLNe9o9CeHZM30v7/zioNAgpYVmg50LX
EHogLPTXHRY8VXHE4y2kQirvSiHq19ak9I+5ZfOnFF5K3xfTDWv17Q5aDj6NSSQJL7c1KBozACok
vL/RdGXn7ZVZo+jVNrVJN50rj7avKCBQKwwSmvECTAjopz2LLXZkHkkhdTAyB+I2jxxYVg8uXfD1
m0RXrjF81iPc/GOyQNlJx3khmNcMwhS+WpwzUhRvCUZeBs5PJTeUfysBekEr7DFnt4WKwUFsmznb
wkVb1/UWPwJ/ipuMBjeRc75R4vBkEynknD5cDrlcXb2fM3x9tuGQKbcXIyPDLIRwfb98zmA8vJnv
fDvE4P7FrNlYmdNifJa2JLK0BGgSAM9TdVyhj+cHro+rBN014ZUdUOdlbZr6lH7ZYIOsuiZCcXhB
pjNMO8SIeIGKaH94UfOot0zd4cNXNcVnN7EnAeXNX7GZFrhW2zSDpHHCuLD0T8zodiahzIOYU1lI
+v2q7eVUcuFgdRSPbGSY9D5ai5GUDrmo7CW5cUnEloH2m8ech1kNouhnrUY0po/xV2MefUs9ufjw
At6MIH/wvU/+xDRe+1VOWZ2JUI9V6Ws24zSi06VB2xsUA6cn9hiooykd0Iv3m9jWg9Tip7oieOWp
vY2zvXa9ghCp1XrYha6QCXRazJKGj64msXSBthu24DyPjLZY5FpKVnurhuL4XSIwgg+RTzUcCm3X
Tys7xfvC1dyHpXLmJZCZVNR6m9PfDW+YoF6nkA62Qzkwr6zBc+zxxgVZghF7gqMx6pOf9McEp8XZ
tTgRnw47P5x/ut0bLkknVPb5JK80OH3R3zwokcIzUjGacB21ZEvfuzSrGM7SFn4p2uN4SFJ7Ozr1
IP6rKsU/ARPNq2bfjoW9UGfxGdCpXvnh1JrqLcFvL/FkqRDx9/5w4v+Xg/z50zoirv/oEMr94kzN
YN2QVebH/MJUdiYvMnW9R/yzr/rC40WaHNATZxWSItTErlq6euT1FjPoExxQ/0k9zvtyIfiRe8Hg
NjVT1Y+TfUV1NZE791LFQ7w9B5zOZq961db15ejPZBPga3FlNnnK71OqaOsBDGBwpxiJb3v2yfqN
LL8Dn0Zu7lbcLgkUjxiJeJFgehGtaWg23LMsQbbUBBHILG+1ZdrVbl3CVjBDN7sujNIpZwXz7ZP3
45JEkRt0E/FqfBDdkLe3cvTpsBQlWyDS2hfz8dmRdbXlSZDCgqSPjh1DU1OeZ09klkkjTFtYT7Mk
djrqD4Ki43tGH1dIt+2/5lnyRyH/iRJ6GiRo6YiBfLWcGPTKZ7A7qAdYSNcErZ0EXigISBTuJGrG
VMovxqWb7y0701fgBtYyRhiBjDWTbhhzED+BHyutwTAlpCQ7UAkOESyQPuzfEkrbEVogZsveUq64
Zl/H98q51hX8f1V314NprJ+6Sv4BI8iDS5BtOEHjzGCknoh4U4jrPhXOZ5EudwcxzFOQqCDhNY30
gHynipReI3sIyXiJt6pnTO5vK65WOdoZ+3kgKvk1qyv9BmPcUt8s87ElNi408E+m1EpdrHGOmui4
/EgtcpU3JunZBtpucmMy1bi8lVDtm4PEX2dVKwm69X4dYprQkCyZFAKGM7f4O1Sl9BmmnOjfhN8O
5CYWaNavN/c2lMVI3CRF6K11qPrcswrdsV2Ea8qhU9zSPngoD2DvLSDEK8jATqxMcUdVOJuQYOPU
Wmzc2WVi02mcfNJAv3BPWYXFWnM/3wI7hC8a+2bBEc5yfMRV0Xxnw+DvveCWTBtYiZ24J+5J4mQu
zxIf4Ucph8Dl8yPHGKpWjT5MQ5gWVjGa39PM00sCq5HVU8coxsxfmfcUDXambAU1Nt7BSKJgiPCS
Rjbwz0hTIq3J2bHJfNmIZZKqmaps1LRSsu6sW/OqGU4zWaHAPgyprGjtZVvY//hg81vsW11hTRpu
Ean7vFJ67ebxRBotJmJ2QX0kX4sdz1o45TtBAdpdW0QW511gmGe5O2r13dhvqZJvBH6tkd8XKOco
CCi3xuHByvKm0RFSpvxmaI0hQF9brFNmTt1lZyFKw+y4o3QtIKMt37S8F/LqGK4zUpRJhrj6Tibm
SHZw8lAYd1ywf3Lrx7K4yVdD1Kij9VRv+LFqhpavlorcqLekqvpSaSzshN1xZt5rt6gzm9BRoqD3
ETxdM2VEt9l3GKqIUSHoGbDKZF6l/ua2VSrAwO43RJlO3mpCobAQUH3nZ2UwiODOlwABKaMWUx/7
4ZxihDLVzgAySWLNu7o7ofEemY+9+ulipzFOXzbs6ZGccAuAGuV8rz+NlaV/UtoOY8TFCRVw0Rrx
RCqkWpdfpvESWmvWcCZEVIuIfiEHUvqEn3r/TFZkqrPAfVotDGJBsvGMcMRrnrY3DQGQRqO+xA5T
dFgSKdsF7XGaQU/p9RbUpCa8w3n8k6j2PfIz/CnbY/yLQWSf8s2X+NV0GPc6CH7UR8Pl7J8acs21
yj2fmLbFZ5+OfwXKr3ZwLhh5UpFDIJ3R9r7cV9ZuzoCIgW2b5B/Y54Xi7ykactOyqvCDgQswJVJe
EuKeK7v5U/MHf7t87Z9lkUwodTLDxhdUMUPNXBKMZ/JdBu6Npad7zOuMp6Y9evjPPvEFoZiDY9z+
8pFZ+Q+ELpcPhXlsXOrumPOfZjo0fL+PErLAejo2q2caaDw+5iXUULRe9sYUL/8SsXpWMpQaYs7/
SCV8IHUH6xApmp6w1Mnb+wqJRIdRp1F2bYtF2LnF8XbzqG2NVRLxKF2sZvdWgMgQ3bU3xgdy2a7y
VjI/sfWIoeh6Q+xGHrV/F7mG/GB9dP94kz8Y2SSMD2zfHf7/FvAIvsRX48m/efCymwDtknge+vDd
Z4Q6uKQEGLUFQqsrJQJtQRuYDwJ4HH3xVDUu0yJyJ68s1eRnlwf8CQ7UnH6zz2cnSMJwA6EG0dxW
d22U6HCw5rXwO2jHeAQiWV2RI0ERxkYalFg0VlOJBOZ8XtWVv0644OMSuknxv+1jhTqCpkx1xH69
BsT6ibkWS1F2UgZhPgEu1fIRk3VpCS8/YnNgnE+zbgg2yHpdgXNi/KT1TTpRViGMoVl+lfz0ToUB
N0VyPzKl2KMMv78EnD3K2VEYdHjEyHoQlnOGhWPEhfNHgb+DmNUNHGrYKmEZah8ipbOaQ3UT1KZJ
0Gl05w5zJ9Q6u67Re76BeJVPEjlLTL2j/X97beQQeZfJIOPlm516T3dAE0Hfq88V+8ftdHSkCZUk
612QIaa6by8yT3GmxJjHuQwSEozmQDeR0Q910fpjtKaKfh3407pV2/1EKBPYJ7sKZzWWRMdjKgnI
yMPsYkYULhptLUHnPkAWYjEuIboVDk/uEzgzcLU/Xdy8hDy1qpJoHL7rVFC9YZStuUE0kaJuwjAA
Mr1UtGFQopxt9VTtPp3L42pjA7EXxf4P3XYhXcBZfbw4DXlljcQTM8P2GSIfEFB4hnQuiOnSR6Y4
33f4+h6nzN8ogz5TRzVyoun5TzGJ60pg4bVMr6rvnCpBzaHFEBQahVrVXekLjM7qmX+zQo1mk2Z0
D0Aj3Gi8DHF0o6gQUfFIfCh5QEzwftBgZEgtsgf9FhZiti8Hiu5xgNpR3QQ4Gxjb4VEDQYNirW8W
wagJOijkErv8Z+cMMUoYUNTl08nYPr8BWO0VEe5wWvWNqCIIoqBprhcLoEiXhCF1ATkXWOdT0rdG
p8bqEHpwqPKR1fvNsCq1niI5WIc3o1oLMPehDjuobNpnBPLZKSFy3qHWFrh+usaMLH/mbqtcUCSg
vDJOP9MSNxuyQPUhV8cXw0wZeKJWz2fqYjaQgTzQB7oiPr5B11P5VMyJzDa1bt0TuJv1Vs0obhRb
rm7PsVcDwcgVhmUXcUCGGaVk09nuLNTj9iYnuTijPT0U/5zGh++PPznj2+foWJGiXrFKeTSZ0j7o
ecqGiAdOzqUtjAClR9nb975oRhDt+NmhVGp10Pmn9R8LZ/ooigYXG1LKrDm+f1lGQd8yDc0Z9sQM
DL/eZUeTU+PX5IkoQOkFRnrs+tF+wvS74jneYhWqg+kAohTbnrG1KdnTtLWmZijUnQeoP9YgfRpD
G5Y6W9esNdznW+U6QR2g7VVodvCdMYfq2LB61cr8tnbOBjhHUwk16TJGr2iOALZxh0pNE74yeO5R
VnOMG7VqDb+LHlVFJWpMoAhH16785fBvfrwEoVLM5KzTEQ9Ha8KGls+KIMo2uSxMlqxNP6NxFYJF
YC6SG2GXZ9Ri+joVLLyJzqF5Bvo9dw8cMrbO/tpGAMVuVailrzJRbr0uVoOTbV8/sES1SBtNpov+
4AYpgEYqps5aUQN34vRZoTP+EJdAKJ8OJIr6ZdtryaVgu855BSj+SUnirlIj5mpDUWasw2BsZu2B
QZF2PEjlTV4MbCw8PHwrayzeaGN+kDfE0IzKoQYTxaF/IpDywXsFNlKbVRJV3HwZO3BOLCKOlntK
3KUL32Hy622qeRjaMBL2q2LWLjz9nI7lK1sXc0uBAZm8mUns/quHPQAnTECKiyV1p8tfkzB4Vjdy
CuP5Op3sdIuxXycevT+yLMYuEVodkzYbQ8/Rvk7fwZv+eWs+1ua5c4HQV46OZjTurmbfJq7CTSos
oI4c0Y2KhsKwN8BJ+2g4y9rnTHXvxSopQKZvVGJ8eSLbFEHzZqUlop0+Fr9tVTPLYQB2Wy0zrQDe
1qIjOQynl6qoh/C5jRAYFh+jsguQ1+xs0cJ0gflv1gqX2qyzAybjHA9I1+DjXaEvf8ZT5IUqxDVW
aejoFcdiVWV4U1pJlt7R4C2Kp209j5ptykDcaFH1++onBdPhv0e3JETH5N0ZY3WtnKm+gvxdW2NE
LL1CRVALdqZ3wV3FVI3fSNgOK9JYklAlxgqRQtqGuu+P3N/emmFHe5QU3N5M5cNdb347CIWUVv04
N9yFy+oo2FDYnaIKUYrZs/EpYXjLebgAud6xW0tSdzjjqTFRQ1biPKbfC/02LvIPQK8v3U6vhkf/
Do+STOPe6fqq3/qMvap6uwAYqPdVjLs26xVYsBgprYwyvMHuJ5BbxcvBECpDoigSohQKJmjxsZ6Q
BEOk1VpsQRlUUblO12qHS4rGL5afRYYgWt5MTJEJ0J/t+uEWhfq4IaLo6GSDyuzzUPAnsEtOKvNn
DgU5j730HhAR+qY1GqsiCELBRlE6U82DtC4c9kVSe3MN6VmNnXjVC21XPx2MW2BHmovEo4joCdVa
WwGRPr8Jz4+pLyaDO5MvjWJ6lkJ11gttn5OuuhtVQKFYA/EATonEIARed79aLof2uNFtZJWNm+Fm
i913jtNvubboLZvP/yvYitqILa/9OkPIYRqPGWsp3+7DKLVrJxpR48qmC2OwyeShYc+tcAT8vvPa
rjtjMJ6vwt/5WH2LkMAnKQfrzwoSJAyUqAwmFUmVoatDXLpnE4svvxqnaBmB8GLnXlWem1hnA/j2
UDAtbT2wDyYfRpO98ny2WlpLR5IomRx4yKtH/W9u5BLdzqhXFrAbtp26I70/aeBMIqZPkTzx2YjC
tIol/+3/PLoKGoppmH5tOFP8E6GyTZ4RBzOKrMPdgJ7Fb93rNtO+L65xr6I33cbsFpLGWq67HzHQ
6xFRkAe21f8LhlggLIRljrA/gR9K8fsOAivYdLKQFLF9Ai/BYN4YlXAYcpw7tlbbsViqc6nNIUCs
W5aSamr7RZCy0dKyW/fMkRJppUVEb7RoSZ7qICrZg4rFrWO6BFqJ/1BgMVEpgizHLCjW3LVHqs8N
LpWeiQnQP9x+1aNaBWcEiKBH/iyV42Np8Rm3Fu14aXlSGbiwWuoiCc9ZA6XISNRfojWEx6P61C4J
AOuhGVDZ4svnlhhU1Eq/y/E1qCZcP4HwtdQNmA0v5TscFm/QyujWRdiUfmtOv7HfPLLRkYf0cql5
IRYOKvhQ0zDpk5Gr+QorOAB2CKIHfps/AGqul8lmOplGLtuvW2vt/BecdUgr1CsHi5oJhjjywf7T
5Eh4ra81qIYHn6Vlj1xuHpbuBihqGICE4xXcm0eO/QLN+LS1OkEOLo2m2JZKVwTGCB0T/iAD5CaV
0RR5U6g/r+9Jj9uSfXE03ZRIshaQ06m6saWS/ZaGk5xeVz92ZcIc8Hy6Y2rTg9OWOpfvqPpGDEzP
RVjHH4TDbf7u2y8scft2D5Lwgz9ulO0Go2hJlVBc0l6hJI+uvl4k2Z0AWPyhUOLDzJEoPAEXVQ5T
13ZbJBIiJq6lAXs9QmPobdp5ALqgy/wdTv4OrHR8hcnhE9j1yqKuDtIxsFXnOvO0jf0EC1xm9uCz
8emxqL5qIxbkKLLYP7pREHYSwI+VMX27jKMB43mu0Iu3GnHZSlzp90gFazZTfEuI7U2rE8t5P4xU
nXHdYuAm4ZkF22bfSmVR3lXFVKvFCeClDoeJMAJHDlYUcGJAl5D6J7Hzd6OqgbpZjizvRW/AK63v
GXlcTajLa5JSiazx37VGT69lS17zCtO07myV5WYnuRJLf2cOOWwnxSkyfEQP8zdHR3Sk9x340qY9
hJaqF3t0uKM5F+moeR/aWke+IpGrL0Bp+xF3jji59fQoKP9HRQuR4QrV7ABRnGCTfMDjzoK73yUf
90EpVdcL/WmZI08043DQwENemIOLNT5xtkyWL1BgHm3+vnlRtvdHzc7NlcheaT9u1cFII6wlJdBM
iQiVdKjX/bhj7Mr1MnRhwalM1TipTqZQKCLfJVnX7CM+08uHqeZFdkG8nYVQLrY6aldcY9Yr8T2p
bsbpaENQxtfTqreG+WFSy5cF5ZSmUlecAWyyQjvly006u5uXB8Ptagywo669DYAPs8ttBPGrOR6G
iqKsEGDiYXU8Ie40Xv4X5zSpWm2gOwpUp8B+0aZdbtRexNTCnDTG5DKcxW+hqQIllJ9YstL449HY
/bFBeI6sV5rByAH5jsp/bpg0GrxivthuRcSPPTD5VJmUtJDAkd3jG4W37ZW8TA/PpzyHjBMoUJk3
WcR1YxRuYOOqcuPmXkJfTnVBfET5Rcu6/95AmXxe24hL08A3kCt1XyNvylGQW541E5XDvAWCe9WM
s/V1c8jFnwH5rExMihurZMsa2DhTl2C1wQ4xzXqSqiUOMucC7JJzU41quXIr9VnNAjdhjzmedP78
H5OjF6dSXnUw6EjMKNuheqMpJWQYVRwhDms3ZMB7HJjcIcs3sVvCnPFEJJoVJ4FR8OD0aSkl4+oJ
TKsvKKIbzNYbhoSLFzxGMX4bP9FT23ALrEQYhto2RN1hENA2GnBT0uX4xL6YbECqZOhb5nVzOzC7
Kp4DRaQ6i/2p1zzN7nCVjkf7rqNBXdK4301OBKJQPDFjXjaOODzx3xziK878S7r7SUVaNKhWyuqc
0w8svxlaowmNyc4p+6ILSWBl92pYDwo65SdmAv1yfKLl9b89RUITFa+FFk7DPrtflMSaBVZt4Pw5
nnIY2uk8K9ysq25RemwXCbYMBH+O9+BoAzHcgMgikfVpA1BdAZQK3tqTpZh9FMwah5eAH6CfsMQ4
VEYfST11Pza83nis7zTmOs7E83qcHNYB9rji3FJXy+/wMGNWPkbX8fyAEUW+6IWePJnblBlB7HPf
5aXis0xsxN3JyQCCTsP271CLCfX2K60ZsiTnJljluiLnqfbr3SucpmwJgGoSpyPi+z2DhjYk/RPi
5s0fTqAk9His4kJW3e2eRATP53v6Ap+YVpne9JS9NtvejGmsm/QKecGBc22VfSq+cYi4y8J2EK+S
jhyjF0JtJLHnO8IExrK2SqD6QR7ZnopovPLn0NVi7TAGayppk8feSJ85WQ8WH6c/DgPqjldJIe0c
6aXc14J0BUqNfyu7G5NAeygB81FKRvkpwmEghUe+3N03o9sgHJtkYCwCeg2SOfuqpCibbJFohsDm
IFm6t4UB1g4qHvnOpk7I29eVHOiVFiLDUJkMFS3rkvleeNq/scQ+bhUMDmbghN8EVwDm8Wqtfyc2
Xy4gLiuvTzOZkGuEUtwum9y00+oVEB8QRk246NA2N01CxexczKEAasTzEKbvCnY1AOm4bKFDA36r
ULmfKhnYjYaXtZP4/86wWqsKXJCxd6n4cQZ+js32Zpj/B2f0AQv0Owjfmy+CAby8AoFWYzhqGevH
yEPW7Q/KhwbtGcA8wRS3rWDjJD61jKS6LwVV7KBPOUFNU8sE/Czr8LkYguOxVCqkyllBZWB4D5Bg
U3IvZEyh/DqmwjMUznJU9X6TzfL0SVRMSK7qWs2BgYGQRhF8iQLtLK1aejo8M0HOy4NnaDGL3osu
utovTB/dz6y1ZdmNPGL4v5tfmbUs6/rX8149SBbwkvH0eAMV4JTPqbIzM79nbopeieKXEIp0nALz
U1CQXV3HcYjpUaMNp4SrrMlIrFo5tKmb3q5fH0Qo51HOodsikNyosA2k4xJUY6qjtE6lD7bC4SHg
W8/BP9HNwDxHXnnXMbAIfeVhy8XsUnvAOfT7y8RRtK5mTNIlVuS8Jc4RruHhy7G61BjDXcdvMi3k
VJwuJ7Dg7rEhtXYJubjyWhORpKHI7/rWCAOweukl24Sv5gDygnULOt+4zJa0tC28SecKp+L4PIOT
L3/MdvxesjnNh/p3bL+RsyfbmA7EIqn8YJWE68VlnHrLVv59aSLZd6hMKFvYKh1lAbVuCt+qzwi8
etqCAPNt44ww/aq2O6yFuXeFo4nG+lEStbDGfvziPFaCjFGGJcxbPS+l3h8bN1zeF58L1EDKIeqO
G18YHrdPpaBSbNOtBowSrcHK30lAnrVQrwuk00ymsZ2Tc9mMl6AAVHgpeK/lHA6OBy2k9l5oMOME
goIMPrdF+Ol2V7zZSh5SP9xK72JY+IiNztRvs7ZW4kkhGqgdf5HsK/0ekS7ZEumnvxSWo7A3VcTB
6fISqwWMrkVPYD5bTTeytnuqkBVjZwm+PjVAYLGWIBlnvFvHnVXgH/RQQ1MeieizWxnyukVeRtUN
odTrj0p5K5z6w3UtbqVAUaXvHsjwn9SeRWQaEdQkpnVqzRjD/kXqtDkaiWcg4IRKPeaRVxcxJkoV
gpECshooLaWWOXmsR/WufoOVP3M3kF6hjOzzwIIL8a3qwgpau83LCPTiyCw9XvkOzrSoP4azhglp
868c0sgakS1mUtzCuHoyjMaPqXHQbNT9B4hm7N+UUyCaSp5Lsq0UYeqgrXo2fBJm4s/YYCmaz+JQ
zp8/Ubc94c4wykoKcG6/FT1DaCT1t9lyb+/+wmc9YAFe4xVSawYwZMxpTqQwsuatyhPYeLr6AY1T
yxqfuHk91OL6obUmFIdK/wkLaKnIzqhDjm/0on1+++TszbOAkX0VRBggb18RsSWAEZH6/FUd3MPs
Qntz8P1fWFEhT4FqBi7SeMhYnVIfO2B7ObCHd1/bDiiSfj3iSpoBXgxXyPqHK5OQXgeCJf3SBA9o
DlOHkqQHsO93NWGipDYabWe6Onit3S5kCVVCwRJ3Gedry7WTQLZRUi/WyJBW30wgNvIsZLBKmRjO
rPpHXRI/dimOpFznnXhq5tsVEDmBKUJiTG5FNHMkrBJeYXrXtqWpVDxr/+gg/iScA90JYT7Gir5i
wvtGcHGy5weU1tupjguZvynrv5nPdBB+tpqUWrUIy00eJMbUDngAWZruYmedBge7IK0nd/CtUVsE
pnCux/X+aIdDMhgbZbP/zNi9v7sfAccooGopYTnRQo2E9kzh5y4zREb7KTW/oJQr/a4Z/Ech+obr
OwG1L6XzXBmcDFsEX1G0fH6YGnEia1JeRMrnzXRXIG5+V/FdDGFcxtwl6+ZLxb6V6nOCrSsE72Mq
P+ai6sH7M/JUPrb/5J/Sbunm/WqkNzO4bia/lEnIDErv4T7nob84EcToacuW9BHEnrFS+hJADAdg
ZG63aVnOSVo6OSvNUZnNfNpbwzXcUrD2uQOFkg3q7mmNqheB8Pgo9m32S6uy2CNIVrGQkjE3YkfZ
b2o8QHBZNiedIILJmE/Xa5wa+eSbG2IfBezLuE4J6pFuTv5eoL8234DpgGYD/qoOjkZTxl9iogA9
g8IKZ1PTxwuFfW1oPlkbf+q/UPcWWJwLFJY5WPvhl4+6WPotviujNe5JD6YOjimqCIyhC0LqkbwX
U/3t9fSNp2yHuS0IKltpXxssFd5EO2gSuorsic5N1CTSaweJgOQ4l9DoLHqIBXGOflcfwEN5pxB3
zGr0I/WmbLEmwTVoF5tFD5QIWFOLSl7IWqEXsMyyoFKdRhnT7egej+0U8VUbXBJcDurQUu9qMfWY
cWfGHt03QYm90Mz+45IB3ZnImsuMgwRLYmqBOzQhz9L4qNHxhi2kvG4HDSGRQY0/dVfbrdDiGtWa
LH+y10b0Tz6DDheCqQnSn4zF4IGDEKv4CDUKXjb39QlNKJWXJ/x6cim1Ar5zrNSg8u/j/e9w5Ud0
2v/erp97iVmmOMkBudjxhb2cX7rW6xXe5bDA0PJ3t8A9d7vQWtOkNPlXZCvNz+oC/Z9x69jS8HRa
t2ef3ynERbF2Sd75YrijL8D8g+hRcJAL8M46a7OkZpJ0BFxLt0dLi2ZJD9/7InTAWN5V1RoYIeWu
BcNcV7gfwLP5M8yLdJH5+BHWA/EAD20/ehhWEDyvIF5+TvC7dZ+EK3FEskqI4rH8iVyvHn5eiE6N
zrFJ6SQt9KioZpmwBUqsDBNB3RJhPUIeDo/IWcI7X4sOACMv8uZukIkGh6mVxnJlg8dC35p56YH8
m5Xfzfsq5dAsV6nLWUmM5eqtQltl3dsRWSwnoaTWdDmoAwEmKshHPrZBIXZtViAP8YXYqWeIJ5F7
UGi8FQ62GYtqy+CZtobH2UvbiNpjOBAfjhxnktWkZ4Xat8duVk4ydSDSam9pZbg4vJxGgkHpce7e
3WVbBOc/GGxuFEpNd1NT8USNS4u0sp2QYxGCAaRSr9tXS0l4ArMFCpq0sr1H/YyUEqIRozHOpbGE
7nrnHjZ2hiSI3s+8Z2MmQjwEhH8HHMvPCmIs4eiK+1ndpHJd8tH4qdwQd1IEIbYS8voX3BP+1Vrl
WMygwdElmQXzeX1wXLIPPSOxeT9ueJDeh8Dfsc8PtJrZ1CDT/41EArfBQ9xnIpFgCo2w9F5c8DJI
Qr/kN0hbsKQiu9ide0hWOkhCkoMd+PLmKYxxXSacDLWsSru66/msM/YOtiI/cb9S4wkJ8XzUPtsu
Yqbe60VzuCoc41zSbJmDo8WPnn71hJ1UHc7v+JulIYP+kHXA8Bpk7U5Zr/eRyiwXwgyfu3mNaCZh
tdT0GtNg5lAxj+KXf7BYtIFBsAI0xGev2UHKLQeIOERI0UZ5EIcb+flwzJOvE7FtMiAyonS34EDm
iANjbfGVvXQC4BlgJvSqL4Gu6GX1vkaijBrIzilAdeFZtL7ALgQZrjCIwdYjdtYuk5HHXF3BDnhF
uVkeRH0G37JqN1dHWjmytMfrmN1YPkF0Ff1xbT6bwDXvrdjzpEgupM/DPUNnwXF/XEm0XdghB0E0
QPYQ/cQT68SXNnqw3/ygXGfKDe2+e8h2RSdFCLou+ZNB6Pqbnniy30qLkqJSrywn/63UvippDLSN
78bjyKmO0fJnuWMVtEsqPgti/qlidrWskJ0p7vaZbVuxUgf5/dNC13nafrqj6Bvv6u76WykLJ2ZM
MNBrqst6lurDOVh1M3axskuzw8Km0AStBmeKq/5H/hG2K93Q94TdKeD1ub1Xu2V1JXNGSUMg9vzD
TO9FGkIwCurm889HVUPbqM2sGtpsOTvuFluiEoHwW5y+9a1fHbOUO0LW7ct8N+/5lzoE4ZSozcS7
uBnQNGfcx4V/YSqm5cIpQmJH+ZqAi8lRHerbkjDJIITHRFEeWRIL+x+PGZ0uOCahH4XE0HGw1y3E
P2hA1BQNHPUZn/zgydl9NLi31ftivwa5F3oRhUUOO1tvFBNX1GCNkZVPX2M0W0jmareRhGavg65p
ZItTicUcymzGaXo+Vp7dwbtWuS4bYBMYuedM7jBK/nNaJihd5d46mQvhlkcJ1Zc5UWgVS+Qeasam
P2GschjoDwZA3pRlgDHma7s3zT8ZobQgSd86rwxhH39mFFs8OLruQbu9A/bgpmrQ/8nYv6jes1Uh
5eOZYTU3J2liEg/U5TysFp4O80OPigTvCXOYfEwHJUEjORsdD/IdUqD4Af2nueGXNPxrUBxK57qL
XmoveQDKf+y16qppExL2rA93L4NKDzcyGAbWjgAFUdK1S4s4v9AW2kDZrDK5OcBDXguPuPmOzEjb
tFqQk8NtwFMXeoasWS4z5afDmza3fhYDaxskqS0GxXjq3Ea9AMO9u1FHF3ZOMz8mbQjO2hK2IdBS
7029B7WKQjq+6h5pfSJf845ndBDZeVxUuNVWijQgQqaS+/Jw+gtjyTewb6kc/+n3T/rOABsa1u3W
/GHi5nFp8B53G1w7TOaOxBgxWXZB9GlAu2wFKsYOb/MiCV4XCJvg8IdlglsHFX/og1MPscgc7OeL
dRsnhE8WLZ3gq600FC4SMnkadWs3j9PvZqC28doIl9MKnUfT5qoW7Uo+lePWdXmT/EXkqtGA+GOn
NJTn5asC26qKnMCngLJfIu+IvQ/UtozmRYX8ElgqqqTWULvEBD3lYNVFcqfh+Wbq4NpwEFDvka5E
gyervrVHcIUnvgzPH79YtAifyuwE1Gh3rZnf9vSSjik4NO87YgtWuQRjmozHOTa1Zvnj5UDApiCk
d4NyTm5ELHDCBqr6aVnfBsZUHoixHVMWaCYbyZ2TbnBqqwtTCclg1nOttVtDknDHdagVdENBGGo0
d+yUOOMXib2GlfLBtNtEGnJRKRdfG/DkJtdkp0CHyr3V5eIqVTL6Hkzd0qJmHDzhe6SIL748jwUC
XkVWuaKbiZecjupoH/2ZlqPRHep7uXAmec++vqDXxINBwI4qq3TJBoZK4eLftNyERfeOIyzPnhZX
RSbbQEw8zwdCfSD0IVzqHU2iUA+I0iLrGWLLgDznIOKaU7zMp9zgzkqnB2vdH13fYI2VrMOgmDhC
yeJ5hYcwAy4weUL3vOgXeAf9QiruNtp1xjvIgjfzHusW3TX/YFZu15UlmC15OAT/0R/SG1rUgWi0
U0qxQw+irn6SjB1cOD8DvaYChihbpVsDUeAFcAlZ9qS0dix7TIsDM5PaNKSIvzsxRJwaqUZsISI4
b+7iFSwkwL7YrUrxmCfVKgFPMWL0TGG7iYXqEKkLYBsd6qckLUsVlc5CBadQ9/IlWB6gKHeFwEya
XAQCwWC9AyJTXFrQUk9hmgmLtEdnHW/9BvWfPzhXlVrmifFNNMpeTTLsFSQSrkLljqtuR6wCLCO5
fdOOaUb46Dk23x5jcnUQyba4dcF7zFjKaplsVuHuI+5fycNYQvuBVNpD6CAT33HvYD6Vre9oN0x1
s25zcBSbAingO1FEPstKDTZybdzF0dMaMi6x5vkn4kPLcaMTF9M8hRwarvQtL+RH2Tq81NXhRlv4
WpsmbHY0oMYQkpdUFThhrE6fvySY36PA4yyHprO34Lvo40Ojn7zi6pSuPkpDtsaru/rG47DQS1OZ
bAVdGPpQ6EB+5H9LDkg9bdJP8W8O1+PiVrE5vIc3fArSJwWNr9ZSF87kfpzJmWHdsUCYxnhNBchj
yPqOaIjMhR+kL6eHVp6rRifDtb7BXUN0a/YOw47njTMg9JjkkXGQSzDnVNc8ZDbJTP+Y8SiWjzZk
0jrH9z/tL+aHqQXVRpF5ZFyTXvKZpvp7+NG7rYDM8ama3HLJSdkwmp5zLoYxpOzZY8o9gPXtREFn
uHLasqp+fq3yATk2pBCg4F1Ck83We9ZAZL2HQSft4NRW7msiVj3X7r4T2uilnr1gqgUBgOV79/T/
iR6cHvfri75v1RxhAGGRbS0Egw5KYVcCJj2ouS5XHVnyC5MzSdsGMX4tE2SYkPoXgKa0CktpNL+4
D58C5O6+z9HzP70E6QAQm/uO/TqaLz2YckUPeIGbP6YaxTTGSRC7o7f+JgvJkdi4Chd6tuY9QDti
G+BYEfeUjenNYQJwj1K3DNyxwgMowZw16UH2NYRHdnSkm/ygpO4RXGHYJj7QFLgQ97eTnz93lENs
8R9PliLSO2mn5diBL9zlJ/trT2Yg5EY4U1DRapJVib4pte8xg0L/gPRfmfiPIpPUKNRVjwdOLPrW
2T0gnZWPZVpX0LGrgjG4yUzrp0WbhV3s2SVYYyHyguhVCv9Siv1ArH56vOSRJ+rtyRsVXleEMCy/
cwQC/bQwCenqHcQTxQzo6WTCndUWcZrGpGutzhR4+YcAwoYCzqzbxD7oCcfts/z5wZhH/LxnxJ4t
KsJVTFU9nFj95hmjWRZ/5phkwT5GkhVdPnjFLYo8HP8OFe2sPEho3daS2leIXYeC3o57zkMC6+0f
CmhVSsRL45efaSbnA1syhk/8jz8jFOM+3UxocuF4zoaxsO7ViQ/M84qz
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_genlock_mngr is
  port (
    s2mm_valid_frame_sync : out STD_LOGIC;
    mstr_reverse_order : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\ : out STD_LOGIC;
    \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    scndry_reset2_0 : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    num_fstore_minus1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_genlock_mngr : entity is "axi_vdma_genlock_mngr";
end design_0_IR_vdma_0_axi_vdma_genlock_mngr;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_genlock_mngr is
  signal \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\ : STD_LOGIC;
  signal binary_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grey_frame_ptr_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mstr_reverse_order\ : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal raw_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1\ : label is "soft_lutpair54";
  attribute inverted : string;
  attribute inverted of \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4\ : label is "soft_lutpair54";
begin
  mstr_reverse_order <= \^mstr_reverse_order\;
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I\: entity work.design_0_IR_vdma_0_axi_vdma_greycoder
     port map (
      D(1 downto 0) => grey_frame_ptr_out(1 downto 0),
      Q(2 downto 0) => binary_frame_ptr(2 downto 0)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\,
      O => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\,
      Q => binary_frame_ptr(0),
      R => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      Q => binary_frame_ptr(1),
      R => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      Q => binary_frame_ptr(2),
      R => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => Q(0),
      I1 => \^mstr_reverse_order\,
      I2 => num_fstore_minus1(0),
      I3 => Q(1),
      O => raw_frame_ptr(1)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \^mstr_reverse_order\,
      I2 => num_fstore_minus1(0),
      I3 => Q(0),
      I4 => Q(1),
      O => raw_frame_ptr(2)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => Q(0),
      Q => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\,
      R => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => raw_frame_ptr(1),
      Q => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      S => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => raw_frame_ptr(2),
      Q => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      R => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0\
    );
\GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => grey_frame_ptr_out(0),
      Q => \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0\(0),
      R => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => grey_frame_ptr_out(1),
      Q => \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0\(1),
      R => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0\,
      Q => \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0\(2),
      R => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^mstr_reverse_order\,
      Q => mstr_reverse_order_d1,
      S => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => scndry_reset2_0
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\,
      Q => \^mstr_reverse_order\,
      R => '0'
    );
\GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => valid_frame_sync_d2,
      Q => s2mm_valid_frame_sync,
      R => scndry_reset2_0
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\,
      I1 => Q(1),
      I2 => num_fstore_minus1(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => valid_frame_sync_d2,
      I4 => Q(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_lite_if is
  port (
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_0\ : out STD_LOGIC;
    irqdelay_wren_i0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0\ : out STD_LOGIC;
    irqthresh_wren_i0 : out STD_LOGIC;
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 10 downto 0 );
    prmry_resetn_i_reg : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_2\ : out STD_LOGIC;
    prmry_resetn_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_2\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0\ : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]_0\ : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late : in STD_LOGIC;
    s2mm_fsize_mismatch_err : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    s2mm_lsize_mismatch_err : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    s2mm_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    s2mm_lsize_more_mismatch_err : in STD_LOGIC;
    lsize_more_err_reg : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_lite_if : entity is "axi_vdma_lite_if";
end design_0_IR_vdma_0_axi_vdma_lite_if;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_lite_if is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\ : STD_LOGIC;
  signal \addr_region_mm2s_rden_cmb__5\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal awaddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal awvalid : STD_LOGIC;
  signal axi2ip_rdaddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg : string;
  attribute async_reg of axi2ip_rdaddr_captured_mm2s_cdc_tig : signal is "true";
  signal \axi2ip_rdaddr_captured_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[7]\ : STD_LOGIC;
  signal axi2ip_rdaddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_rdaddr_captured_s2mm_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal axi2ip_wraddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_s2mm_cdc_tig : signal is "true";
  signal bvalid_out_i_i_1_n_0 : STD_LOGIC;
  signal ip2axi_rddata_captured : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ip2axi_rddata_captured1__0\ : STD_LOGIC;
  signal ip2axi_rddata_captured_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_d1 : signal is "true";
  signal ip2axi_rddata_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_mm2s_cdc_tig : signal is "true";
  signal ip2axi_rddata_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_s2mm_cdc_tig : signal is "true";
  signal ip2axi_rddata_int_inferred_i_61_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_63_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_65_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_68_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_70_n_0 : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started_i_1_n_0 : STD_LOGIC;
  signal mm2s_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of mm2s_axi2ip_wrdata_cdc_tig : signal is "true";
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prepare_wrce : STD_LOGIC;
  signal prepare_wrce_d1 : STD_LOGIC;
  signal prepare_wrce_pulse_lite : STD_LOGIC;
  signal prepare_wrce_pulse_lite_d6 : STD_LOGIC;
  signal read_has_started_i : STD_LOGIC;
  signal read_has_started_i_i_1_n_0 : STD_LOGIC;
  signal s2mm_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s2mm_axi2ip_wrdata_cdc_tig : signal is "true";
  signal s2mm_ip2axi_rddata_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal sig_arvalid_arrived_d1 : STD_LOGIC;
  signal sig_arvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal sig_arvalid_arrived_d4 : STD_LOGIC;
  signal \sig_arvalid_detected__0\ : STD_LOGIC;
  signal sig_awvalid_arrived_d1 : STD_LOGIC;
  signal sig_awvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_awvalid_detected__0\ : STD_LOGIC;
  signal wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal write_has_started : STD_LOGIC;
  signal write_has_started_i_1_n_0 : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\ : label is "soft_lutpair3";
  attribute srl_name : string;
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 ";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\ : label is "soft_lutpair3";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\ : label is "yes";
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 ";
  attribute SOFT_HLUTNM of \ip2axi_rddata_captured_inferred__0_i_33\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ip2axi_rddata_captured_inferred__0_i_34\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of sig_arvalid_arrived_d1_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sig_awvalid_arrived_d1_i_1 : label is "soft_lutpair4";
begin
  D(31 downto 0) <= s2mm_axi2ip_wrdata_cdc_tig(31 downto 0);
  \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\ <= \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\;
  \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\ <= \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\;
  \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\ <= \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\;
  \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\ <= \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\;
  \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\ <= \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\;
  \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\ <= \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\;
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rdata(31 downto 0) <= ip2axi_rddata_captured_d1(31 downto 0);
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => s2mm_dmacr(11),
      I1 => s2mm_axi2ip_wrdata_cdc_tig(26),
      I2 => s2mm_dmacr(12),
      I3 => s2mm_axi2ip_wrdata_cdc_tig(27),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\,
      I5 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => s2mm_axi2ip_wrdata_cdc_tig(25),
      I1 => s2mm_dmacr(10),
      I2 => s2mm_axi2ip_wrdata_cdc_tig(24),
      I3 => s2mm_dmacr(9),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => s2mm_axi2ip_wrdata_cdc_tig(29),
      I1 => s2mm_dmacr(14),
      I2 => s2mm_axi2ip_wrdata_cdc_tig(28),
      I3 => s2mm_dmacr(13),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s2mm_axi2ip_wrdata_cdc_tig(21),
      I1 => s2mm_axi2ip_wrdata_cdc_tig(22),
      I2 => s2mm_axi2ip_wrdata_cdc_tig(20),
      I3 => s2mm_axi2ip_wrdata_cdc_tig(23),
      I4 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s2mm_axi2ip_wrdata_cdc_tig(18),
      I1 => s2mm_axi2ip_wrdata_cdc_tig(17),
      I2 => s2mm_axi2ip_wrdata_cdc_tig(19),
      I3 => s2mm_axi2ip_wrdata_cdc_tig(16),
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => s2mm_dmacr(7),
      I1 => s2mm_axi2ip_wrdata_cdc_tig(22),
      I2 => s2mm_dmacr(8),
      I3 => s2mm_axi2ip_wrdata_cdc_tig(23),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\,
      I5 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => s2mm_axi2ip_wrdata_cdc_tig(16),
      I1 => s2mm_dmacr(1),
      I2 => s2mm_dmacr(3),
      I3 => s2mm_axi2ip_wrdata_cdc_tig(18),
      I4 => s2mm_dmacr(2),
      I5 => s2mm_axi2ip_wrdata_cdc_tig(17),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => s2mm_axi2ip_wrdata_cdc_tig(19),
      I1 => s2mm_dmacr(4),
      I2 => s2mm_dmacr(6),
      I3 => s2mm_axi2ip_wrdata_cdc_tig(21),
      I4 => s2mm_dmacr(5),
      I5 => s2mm_axi2ip_wrdata_cdc_tig(20),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized1_34\
     port map (
      D(9 downto 8) => s2mm_axi2ip_wrdata_cdc_tig(31 downto 30),
      D(7) => s2mm_axi2ip_wrdata_cdc_tig(15),
      D(6 downto 4) => s2mm_axi2ip_wrdata_cdc_tig(13 downto 11),
      D(3 downto 2) => s2mm_axi2ip_wrdata_cdc_tig(8 downto 7),
      D(1) => s2mm_axi2ip_wrdata_cdc_tig(4),
      D(0) => s2mm_axi2ip_wrdata_cdc_tig(2),
      \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ => \out\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0\,
      SR(0) => SR(0),
      dly_irq_reg => dly_irq_reg,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => dma_interr_reg_0,
      ioc_irq_reg => ioc_irq_reg,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      lite_wr_addr_phase_finished_data_phase_started => lite_wr_addr_phase_finished_data_phase_started,
      lsize_more_err_reg => lsize_more_err_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => axi2ip_wraddr_captured_s2mm_cdc_tig(7 downto 2),
      prepare_wrce_d1 => prepare_wrce_d1,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmry_resetn_i_reg_0(0) => prmry_resetn_i_reg_0(0),
      s2mm_axi2ip_wrce(10 downto 0) => s2mm_axi2ip_wrce(10 downto 0),
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_dmacr(2 downto 1) => s2mm_dmacr(16 downto 15),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr(1 downto 0) => s2mm_dmasr(1 downto 0),
      s2mm_fsize_mismatch_err => s2mm_fsize_mismatch_err,
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_lsize_mismatch_err => s2mm_lsize_mismatch_err,
      s2mm_lsize_more_mismatch_err => s2mm_lsize_more_mismatch_err,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      wvalid => wvalid
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d4,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(2),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(3),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(4),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(5),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(6),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(7),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(0),
      Q => ip2axi_rddata_captured_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(10),
      Q => ip2axi_rddata_captured_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(11),
      Q => ip2axi_rddata_captured_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(12),
      Q => ip2axi_rddata_captured_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(13),
      Q => ip2axi_rddata_captured_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(14),
      Q => ip2axi_rddata_captured_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(15),
      Q => ip2axi_rddata_captured_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(16),
      Q => ip2axi_rddata_captured_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(17),
      Q => ip2axi_rddata_captured_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(18),
      Q => ip2axi_rddata_captured_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(19),
      Q => ip2axi_rddata_captured_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(1),
      Q => ip2axi_rddata_captured_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(20),
      Q => ip2axi_rddata_captured_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(21),
      Q => ip2axi_rddata_captured_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(22),
      Q => ip2axi_rddata_captured_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(23),
      Q => ip2axi_rddata_captured_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(24),
      Q => ip2axi_rddata_captured_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(25),
      Q => ip2axi_rddata_captured_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(26),
      Q => ip2axi_rddata_captured_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(27),
      Q => ip2axi_rddata_captured_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(28),
      Q => ip2axi_rddata_captured_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(29),
      Q => ip2axi_rddata_captured_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(2),
      Q => ip2axi_rddata_captured_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(30),
      Q => ip2axi_rddata_captured_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(31),
      Q => ip2axi_rddata_captured_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(3),
      Q => ip2axi_rddata_captured_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(4),
      Q => ip2axi_rddata_captured_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(5),
      Q => ip2axi_rddata_captured_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(6),
      Q => ip2axi_rddata_captured_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(7),
      Q => ip2axi_rddata_captured_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(8),
      Q => ip2axi_rddata_captured_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(9),
      Q => ip2axi_rddata_captured_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(0),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(10),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(11),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(12),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(13),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(14),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(15),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(16),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(17),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(18),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(19),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(1),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(20),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(21),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(22),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(23),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(24),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(25),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(26),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(27),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(28),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(29),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(2),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(30),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(31),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(3),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(4),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(5),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(6),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(7),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(8),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(9),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => wvalid,
      O => prepare_wrce
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce,
      Q => prepare_wrce_d1,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => prepare_wrce_pulse_lite,
      Q => prepare_wrce_pulse_lite_d6
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wvalid,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => prepare_wrce_d1,
      O => prepare_wrce_pulse_lite
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_arready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_rready,
      I3 => \^s_axi_lite_rvalid\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(0),
      Q => s2mm_axi2ip_wrdata_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(10),
      Q => s2mm_axi2ip_wrdata_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(11),
      Q => s2mm_axi2ip_wrdata_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(12),
      Q => s2mm_axi2ip_wrdata_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(13),
      Q => s2mm_axi2ip_wrdata_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(14),
      Q => s2mm_axi2ip_wrdata_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(15),
      Q => s2mm_axi2ip_wrdata_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(16),
      Q => s2mm_axi2ip_wrdata_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(17),
      Q => s2mm_axi2ip_wrdata_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(18),
      Q => s2mm_axi2ip_wrdata_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(19),
      Q => s2mm_axi2ip_wrdata_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(1),
      Q => s2mm_axi2ip_wrdata_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(20),
      Q => s2mm_axi2ip_wrdata_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(21),
      Q => s2mm_axi2ip_wrdata_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(22),
      Q => s2mm_axi2ip_wrdata_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(23),
      Q => s2mm_axi2ip_wrdata_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(24),
      Q => s2mm_axi2ip_wrdata_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(25),
      Q => s2mm_axi2ip_wrdata_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(26),
      Q => s2mm_axi2ip_wrdata_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(27),
      Q => s2mm_axi2ip_wrdata_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(28),
      Q => s2mm_axi2ip_wrdata_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(29),
      Q => s2mm_axi2ip_wrdata_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(2),
      Q => s2mm_axi2ip_wrdata_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(30),
      Q => s2mm_axi2ip_wrdata_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(31),
      Q => s2mm_axi2ip_wrdata_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(3),
      Q => s2mm_axi2ip_wrdata_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(4),
      Q => s2mm_axi2ip_wrdata_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(5),
      Q => s2mm_axi2ip_wrdata_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(6),
      Q => s2mm_axi2ip_wrdata_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(7),
      Q => s2mm_axi2ip_wrdata_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(8),
      Q => s2mm_axi2ip_wrdata_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(9),
      Q => s2mm_axi2ip_wrdata_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(0),
      Q => s2mm_ip2axi_rddata_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(10),
      Q => s2mm_ip2axi_rddata_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(11),
      Q => s2mm_ip2axi_rddata_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(12),
      Q => s2mm_ip2axi_rddata_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(13),
      Q => s2mm_ip2axi_rddata_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(14),
      Q => s2mm_ip2axi_rddata_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(15),
      Q => s2mm_ip2axi_rddata_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(16),
      Q => s2mm_ip2axi_rddata_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(17),
      Q => s2mm_ip2axi_rddata_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(18),
      Q => s2mm_ip2axi_rddata_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(19),
      Q => s2mm_ip2axi_rddata_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(1),
      Q => s2mm_ip2axi_rddata_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(20),
      Q => s2mm_ip2axi_rddata_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(21),
      Q => s2mm_ip2axi_rddata_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(22),
      Q => s2mm_ip2axi_rddata_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(23),
      Q => s2mm_ip2axi_rddata_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(24),
      Q => s2mm_ip2axi_rddata_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(25),
      Q => s2mm_ip2axi_rddata_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(26),
      Q => s2mm_ip2axi_rddata_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(27),
      Q => s2mm_ip2axi_rddata_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(28),
      Q => s2mm_ip2axi_rddata_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(29),
      Q => s2mm_ip2axi_rddata_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(2),
      Q => s2mm_ip2axi_rddata_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(30),
      Q => s2mm_ip2axi_rddata_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(31),
      Q => s2mm_ip2axi_rddata_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(3),
      Q => s2mm_ip2axi_rddata_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(4),
      Q => s2mm_ip2axi_rddata_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(5),
      Q => s2mm_ip2axi_rddata_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(6),
      Q => s2mm_ip2axi_rddata_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(7),
      Q => s2mm_ip2axi_rddata_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(8),
      Q => s2mm_ip2axi_rddata_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(9),
      Q => s2mm_ip2axi_rddata_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => sig_arvalid_arrived_d1,
      Q => sig_arvalid_arrived_d4
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.wready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce_pulse_lite_d6,
      Q => \^s_axi_lite_wready\,
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => p_1_in(0),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => p_1_in(1),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => p_1_in(2),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => p_1_in(3),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => p_1_in(4),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => p_1_in(5),
      R => SR(0)
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
\awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr(2),
      R => SR(0)
    );
\awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr(3),
      R => SR(0)
    );
\awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr(4),
      R => SR(0)
    );
\awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr(5),
      R => SR(0)
    );
\awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr(6),
      R => SR(0)
    );
\awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(5),
      Q => awaddr(7),
      R => SR(0)
    );
awready_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \sig_awvalid_detected__0\,
      Q => \^s_axi_lite_awready\,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(0),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(1),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(2),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(3),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(4),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(5),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(2),
      Q => axi2ip_wraddr_captured(2),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(3),
      Q => axi2ip_wraddr_captured(3),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(4),
      Q => axi2ip_wraddr_captured(4),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(5),
      Q => axi2ip_wraddr_captured(5),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(6),
      Q => axi2ip_wraddr_captured(6),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(7),
      Q => axi2ip_wraddr_captured(7),
      R => SR(0)
    );
bvalid_out_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_wready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => bvalid_out_i_i_1_n_0
    );
bvalid_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => bvalid_out_i_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(0)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(7)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(6)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(27)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(5)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(4)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(3)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(2)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(31)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(30)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(29)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(28)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(27)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(26)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(26)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(25)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(24)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(23)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(22)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(21)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(20)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(19)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(18)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(17)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(16)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(25)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(15)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(14)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(13)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(12)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(11)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(10)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(9)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(8)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(7)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(6)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(24)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(5)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(4)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(3)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(2)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(1)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(0)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(22)
    );
\ip2axi_rddata_captured_inferred__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(31),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(31)
    );
\ip2axi_rddata_captured_inferred__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(22),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(22)
    );
\ip2axi_rddata_captured_inferred__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(21),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(21)
    );
\ip2axi_rddata_captured_inferred__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(20),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(20)
    );
\ip2axi_rddata_captured_inferred__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(19),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(19)
    );
\ip2axi_rddata_captured_inferred__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(18),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(18)
    );
\ip2axi_rddata_captured_inferred__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(17),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(17)
    );
\ip2axi_rddata_captured_inferred__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(16),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(16)
    );
\ip2axi_rddata_captured_inferred__0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(15),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(15)
    );
\ip2axi_rddata_captured_inferred__0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(14),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(14)
    );
\ip2axi_rddata_captured_inferred__0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(13),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(13)
    );
\ip2axi_rddata_captured_inferred__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => p_0_in,
      I2 => \ip2axi_rddata_captured1__0\,
      I3 => ip2axi_rddata_captured_s2mm_cdc_tig(30),
      I4 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(30)
    );
\ip2axi_rddata_captured_inferred__0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(4),
      I2 => p_0_in,
      I3 => \ip2axi_rddata_captured1__0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(12),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(12)
    );
\ip2axi_rddata_captured_inferred__0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(3),
      I2 => p_0_in,
      I3 => \ip2axi_rddata_captured1__0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(11),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(11)
    );
\ip2axi_rddata_captured_inferred__0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(2),
      I2 => p_0_in,
      I3 => \ip2axi_rddata_captured1__0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(10),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(10)
    );
\ip2axi_rddata_captured_inferred__0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(1),
      I2 => p_0_in,
      I3 => \ip2axi_rddata_captured1__0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(9),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(9)
    );
\ip2axi_rddata_captured_inferred__0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(0),
      I2 => p_0_in,
      I3 => \ip2axi_rddata_captured1__0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(8),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(8)
    );
\ip2axi_rddata_captured_inferred__0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(7),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(7)
    );
\ip2axi_rddata_captured_inferred__0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => p_0_in,
      I2 => \ip2axi_rddata_captured1__0\,
      I3 => ip2axi_rddata_captured_s2mm_cdc_tig(6),
      I4 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(6)
    );
\ip2axi_rddata_captured_inferred__0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(5),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(5)
    );
\ip2axi_rddata_captured_inferred__0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => p_0_in,
      I2 => \ip2axi_rddata_captured1__0\,
      I3 => ip2axi_rddata_captured_s2mm_cdc_tig(4),
      I4 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(4)
    );
\ip2axi_rddata_captured_inferred__0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(3),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(3)
    );
\ip2axi_rddata_captured_inferred__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => p_0_in,
      I2 => \ip2axi_rddata_captured1__0\,
      I3 => ip2axi_rddata_captured_s2mm_cdc_tig(29),
      I4 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(29)
    );
\ip2axi_rddata_captured_inferred__0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(2),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(2)
    );
\ip2axi_rddata_captured_inferred__0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(1),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(1)
    );
\ip2axi_rddata_captured_inferred__0_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(0),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(0)
    );
\ip2axi_rddata_captured_inferred__0_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      O => p_0_in
    );
\ip2axi_rddata_captured_inferred__0_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8004"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      O => \ip2axi_rddata_captured1__0\
    );
\ip2axi_rddata_captured_inferred__0_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"540F"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => \addr_region_mm2s_rden_cmb__5\
    );
\ip2axi_rddata_captured_inferred__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(4),
      I2 => p_0_in,
      I3 => \ip2axi_rddata_captured1__0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(28),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(28)
    );
\ip2axi_rddata_captured_inferred__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(3),
      I2 => p_0_in,
      I3 => \ip2axi_rddata_captured1__0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(27),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(27)
    );
\ip2axi_rddata_captured_inferred__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(2),
      I2 => p_0_in,
      I3 => \ip2axi_rddata_captured1__0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(26),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(26)
    );
\ip2axi_rddata_captured_inferred__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E000EFF0E00"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(1),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => \ip2axi_rddata_captured1__0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(25),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(25)
    );
\ip2axi_rddata_captured_inferred__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(0),
      I2 => p_0_in,
      I3 => \ip2axi_rddata_captured1__0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(24),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(24)
    );
\ip2axi_rddata_captured_inferred__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A2A800"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(23),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => ip2axi_rddata_captured(23)
    );
ip2axi_rddata_int_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(7),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(16),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(20)
    );
ip2axi_rddata_int_inferred_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\(6),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(7),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(11)
    );
ip2axi_rddata_int_inferred_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022200022002200"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      O => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\
    );
ip2axi_rddata_int_inferred_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFDFFFFFFF17FBFF"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      O => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\
    );
ip2axi_rddata_int_inferred_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9F7FFFBFFFF"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1\
    );
ip2axi_rddata_int_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\(5),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(6),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(10)
    );
ip2axi_rddata_int_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\(4),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(5),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(9)
    );
ip2axi_rddata_int_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\(3),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(4),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(8)
    );
ip2axi_rddata_int_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\(2),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(3),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(7)
    );
ip2axi_rddata_int_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\(1),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(2),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(6)
    );
ip2axi_rddata_int_inferred_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\(0),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(1),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(5)
    );
ip2axi_rddata_int_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(6),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(15),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(19)
    );
ip2axi_rddata_int_inferred_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFCCCCCCC"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0\,
      I1 => ip2axi_rddata_int_inferred_i_61_n_0,
      I2 => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\,
      I4 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      O => in0(4)
    );
ip2axi_rddata_int_inferred_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => ip2axi_rddata_int_inferred_i_63_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0\,
      O => in0(3),
      S => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\
    );
ip2axi_rddata_int_inferred_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => ip2axi_rddata_int_inferred_i_65_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0\,
      O => in0(2),
      S => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\
    );
ip2axi_rddata_int_inferred_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFCCCCCCC"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]_0\,
      I1 => ip2axi_rddata_int_inferred_i_68_n_0,
      I2 => s2mm_dmasr(1),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\,
      I4 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFCCCCCCC"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0\,
      I1 => ip2axi_rddata_int_inferred_i_70_n_0,
      I2 => s2mm_dmasr(0),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\,
      I4 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(5),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(14),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(18)
    );
ip2axi_rddata_int_inferred_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000044400008"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      O => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\
    );
ip2axi_rddata_int_inferred_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040C0000000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      O => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\
    );
ip2axi_rddata_int_inferred_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000185800000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      O => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\
    );
ip2axi_rddata_int_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(4),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(13),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(17)
    );
ip2axi_rddata_int_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(3),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(12),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(16)
    );
ip2axi_rddata_int_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(2),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(11),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(15)
    );
ip2axi_rddata_int_inferred_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011100000001000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1\(4),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\,
      I4 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_2\(4),
      O => ip2axi_rddata_int_inferred_i_61_n_0
    );
ip2axi_rddata_int_inferred_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFFD5FFDFFFF"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      O => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\
    );
ip2axi_rddata_int_inferred_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05400040"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1\(3),
      I2 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\,
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_2\(3),
      O => ip2axi_rddata_int_inferred_i_63_n_0
    );
ip2axi_rddata_int_inferred_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05400040"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1\(2),
      I2 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\,
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_2\(2),
      O => ip2axi_rddata_int_inferred_i_65_n_0
    );
ip2axi_rddata_int_inferred_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011100000001000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1\(1),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\,
      I4 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_2\(1),
      O => ip2axi_rddata_int_inferred_i_68_n_0
    );
ip2axi_rddata_int_inferred_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(1),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(10),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(14)
    );
ip2axi_rddata_int_inferred_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011100000001000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1\(0),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\,
      I4 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_2\(0),
      O => ip2axi_rddata_int_inferred_i_70_n_0
    );
ip2axi_rddata_int_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(0),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(9),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(13)
    );
ip2axi_rddata_int_inferred_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF83A7FFFBFFFF"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_2\
    );
ip2axi_rddata_int_inferred_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDFDDDDFDFFFF"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_2\
    );
ip2axi_rddata_int_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\,
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\(7),
      I3 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      I4 => s2mm_dmacr(8),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      O => in0(12)
    );
lite_wr_addr_phase_finished_data_phase_started_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_resetn,
      I3 => \^s_axi_lite_wready\,
      O => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0
    );
lite_wr_addr_phase_finished_data_phase_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0,
      Q => lite_wr_addr_phase_finished_data_phase_started,
      R => '0'
    );
read_has_started_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA00BA00BA00"
    )
        port map (
      I0 => read_has_started_i,
      I1 => sig_arvalid_arrived_d1,
      I2 => arvalid,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_rready,
      I5 => \^s_axi_lite_rvalid\,
      O => read_has_started_i_i_1_n_0
    );
read_has_started_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => read_has_started_i_i_1_n_0,
      Q => read_has_started_i,
      R => '0'
    );
sig_arvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => s_axi_lite_resetn,
      I2 => read_has_started_i,
      O => sig_arvalid_arrived_d1_i_1_n_0
    );
sig_arvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1_i_1_n_0,
      Q => sig_arvalid_arrived_d1,
      R => '0'
    );
sig_arvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_arvalid_arrived_d1,
      I1 => arvalid,
      I2 => read_has_started_i,
      O => \sig_arvalid_detected__0\
    );
sig_awvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => awvalid,
      I1 => s_axi_lite_resetn,
      I2 => write_has_started,
      O => sig_awvalid_arrived_d1_i_1_n_0
    );
sig_awvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_awvalid_arrived_d1_i_1_n_0,
      Q => sig_awvalid_arrived_d1,
      R => '0'
    );
sig_awvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      O => \sig_awvalid_detected__0\
    );
\wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => wdata(0),
      R => SR(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => wdata(10),
      R => SR(0)
    );
\wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => wdata(11),
      R => SR(0)
    );
\wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => wdata(12),
      R => SR(0)
    );
\wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => wdata(13),
      R => SR(0)
    );
\wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => wdata(14),
      R => SR(0)
    );
\wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => wdata(15),
      R => SR(0)
    );
\wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => wdata(16),
      R => SR(0)
    );
\wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => wdata(17),
      R => SR(0)
    );
\wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => wdata(18),
      R => SR(0)
    );
\wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => wdata(19),
      R => SR(0)
    );
\wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => wdata(1),
      R => SR(0)
    );
\wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => wdata(20),
      R => SR(0)
    );
\wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => wdata(21),
      R => SR(0)
    );
\wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => wdata(22),
      R => SR(0)
    );
\wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => wdata(23),
      R => SR(0)
    );
\wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => wdata(24),
      R => SR(0)
    );
\wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => wdata(25),
      R => SR(0)
    );
\wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => wdata(26),
      R => SR(0)
    );
\wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => wdata(27),
      R => SR(0)
    );
\wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => wdata(28),
      R => SR(0)
    );
\wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => wdata(29),
      R => SR(0)
    );
\wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => wdata(2),
      R => SR(0)
    );
\wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(30),
      Q => wdata(30),
      R => SR(0)
    );
\wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(31),
      Q => wdata(31),
      R => SR(0)
    );
\wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => wdata(3),
      R => SR(0)
    );
\wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => wdata(4),
      R => SR(0)
    );
\wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => wdata(5),
      R => SR(0)
    );
\wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => wdata(6),
      R => SR(0)
    );
\wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => wdata(7),
      R => SR(0)
    );
\wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => wdata(8),
      R => SR(0)
    );
\wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => wdata(9),
      R => SR(0)
    );
write_has_started_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_bready,
      I5 => \^s_axi_lite_bvalid\,
      O => write_has_started_i_1_n_0
    );
write_has_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_has_started_i_1_n_0,
      Q => write_has_started,
      R => '0'
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_reg_module is
  port (
    s2mm_dmacr : out STD_LOGIC_VECTOR ( 21 downto 0 );
    s2mm_soft_reset : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    s2mm_dmasr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    lsize_more_err_reg : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : out STD_LOGIC;
    s2mm_ip2axi_introut : out STD_LOGIC;
    s2mm_prmtr_updt_complete : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    undrflo_err0 : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    ch2_dly_fast_cnt0 : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : out STD_LOGIC;
    halted_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_delay_count0 : out STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\ : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\ : out STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ : out STD_LOGIC;
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\ : out STD_LOGIC;
    \reg_module_hsize_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_vsize_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[7]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[8]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[9]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[10]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[11]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[16]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[17]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[18]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[19]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[20]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[21]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[22]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[23]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[24]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[25]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[26]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[27]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[28]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[29]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[30]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]_0\ : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ptr_ref_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    scndry_reset2 : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    \dmacr_i_reg[2]_0\ : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    irqdelay_wren_i0 : in STD_LOGIC;
    irqthresh_wren_i0 : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : in STD_LOGIC;
    lsize_err_reg : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    lsize_more_err_reg_0 : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : in STD_LOGIC;
    halted_reg_1 : in STD_LOGIC;
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    introut_reg : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    s2mm_fsize_mismatch_err : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_packet_sof : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ : in STD_LOGIC;
    s2mm_valid_video_prmtrs : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    s2mm_dly_irq_set : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\ : in STD_LOGIC;
    s2mm_valid_frame_sync : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    repeat_frame : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_reg_module : entity is "axi_vdma_reg_module";
end design_0_IR_vdma_0_axi_vdma_reg_module;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_reg_module is
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_1\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_252\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_253\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_254\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_3\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_37\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_38\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_4\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_5\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_6\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_7\ : STD_LOGIC;
  signal I_DMA_REGISTER_n_53 : STD_LOGIC;
  signal I_DMA_REGISTER_n_55 : STD_LOGIC;
  signal I_DMA_REGISTER_n_56 : STD_LOGIC;
  signal I_DMA_REGISTER_n_57 : STD_LOGIC;
  signal I_DMA_REGISTER_n_58 : STD_LOGIC;
  signal \^dma_decerr_reg\ : STD_LOGIC;
  signal \^dma_interr_reg\ : STD_LOGIC;
  signal dma_irq_mask_i : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^dma_slverr_reg\ : STD_LOGIC;
  signal \^ioc_irq_reg\ : STD_LOGIC;
  signal \^reg_module_hsize_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s2mm_dmacr\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \^s2mm_prmtr_updt_complete\ : STD_LOGIC;
  signal \^s2mm_soft_reset\ : STD_LOGIC;
begin
  dma_decerr_reg <= \^dma_decerr_reg\;
  dma_interr_reg <= \^dma_interr_reg\;
  dma_slverr_reg <= \^dma_slverr_reg\;
  ioc_irq_reg <= \^ioc_irq_reg\;
  \reg_module_hsize_reg[15]\(15 downto 0) <= \^reg_module_hsize_reg[15]\(15 downto 0);
  s2mm_dmacr(21 downto 0) <= \^s2mm_dmacr\(21 downto 0);
  s2mm_prmtr_updt_complete <= \^s2mm_prmtr_updt_complete\;
  s2mm_soft_reset <= \^s2mm_soft_reset\;
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.design_0_IR_vdma_0_axi_vdma_regdirect
     port map (
      D(31 downto 0) => D(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\ => \^ioc_irq_reg\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(3) => I_DMA_REGISTER_n_53,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(2 downto 0) => \^s2mm_dmacr\(4 downto 2),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]\ => \^s2mm_soft_reset\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]\ => \^dma_interr_reg\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_2\ => \^dma_slverr_reg\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\ => \^dma_decerr_reg\,
      \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]_0\(63 downto 0) => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(63 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[10]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[10]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[11]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[11]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[14]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_253\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[15]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_254\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[16]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[16]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[17]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[17]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[18]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[18]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[19]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[19]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[20]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[20]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[21]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[21]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[22]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[22]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[23]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[23]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[24]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[24]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[25]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[25]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[26]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[26]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[27]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[27]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[28]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[28]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[29]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[29]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[30]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[30]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]_0\(63 downto 0) => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(63 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]_1\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]_0\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[7]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[7]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[8]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[8]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[9]_0\ => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[9]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[0]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_38\,
      \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[13]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_252\,
      \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]_0\(63 downto 0) => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(63 downto 0),
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      Q(2 downto 0) => dma_irq_mask_i(3 downto 1),
      in0(6) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_1\,
      in0(5) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2\,
      in0(4) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_3\,
      in0(3) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_4\,
      in0(2) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_5\,
      in0(1) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_6\,
      in0(0) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_7\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmtr_updt_complete_i_reg_0 => prmtr_updt_complete_i_reg,
      \reg_module_hsize_reg[15]_0\(15 downto 0) => \^reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[0]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_37\,
      \reg_module_vsize_reg[12]_0\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      s2mm_axi2ip_wrce(8 downto 0) => s2mm_axi2ip_wrce(12 downto 4),
      s2mm_dmacr(0) => \^s2mm_dmacr\(1),
      s2mm_prmtr_updt_complete => \^s2mm_prmtr_updt_complete\,
      scndry_reset2 => scndry_reset2
    );
I_DMA_REGISTER: entity work.design_0_IR_vdma_0_axi_vdma_register
     port map (
      CO(0) => CO(0),
      D(26 downto 7) => D(31 downto 12),
      D(6 downto 0) => D(6 downto 0),
      \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0\(2 downto 0) => dma_irq_mask_i(3 downto 1),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0\ => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(1 downto 0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(1 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0),
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0) => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0),
      \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\ => \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\,
      \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ => \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\,
      \GEN_FOR_FLUSH.fsize_err_reg_0\ => \GEN_FOR_FLUSH.fsize_err_reg\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(6 downto 0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(6 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\(1 downto 0) => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\(1 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_38\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_1\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_2\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_3\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_37\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_252\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_253\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_254\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(2 downto 0) => \^reg_module_hsize_reg[15]\(15 downto 13),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_2\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_3\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\,
      \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]_0\ => \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\(0) => I_DMA_REGISTER_n_53,
      Q(0) => Q(0),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0),
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4 downto 0) => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0),
      SR(0) => SR(0),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_count0 => ch2_delay_count0,
      ch2_dly_fast_cnt0 => ch2_dly_fast_cnt0,
      dly_irq_reg_0 => dly_irq_reg,
      dly_irq_reg_1 => dly_irq_reg_0,
      dma_decerr_reg_0 => \^dma_decerr_reg\,
      dma_decerr_reg_1 => dma_decerr_reg_0,
      dma_err => dma_err,
      dma_interr_reg_0 => \^dma_interr_reg\,
      dma_interr_reg_1 => dma_interr_reg_0,
      dma_slverr_reg_0 => \^dma_slverr_reg\,
      dma_slverr_reg_1 => dma_slverr_reg_0,
      \dmacr_i_reg[0]_0\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[2]_0\ => \^s2mm_soft_reset\,
      \dmacr_i_reg[2]_1\ => \dmacr_i_reg[2]\,
      \dmacr_i_reg[2]_2\ => \dmacr_i_reg[2]_0\,
      halt_i0 => halt_i0,
      halt_reset => halt_reset,
      halted_reg_0(0) => halted_reg(0),
      halted_reg_1 => halted_reg_0,
      halted_reg_2 => halted_reg_1,
      in0(3) => I_DMA_REGISTER_n_55,
      in0(2) => I_DMA_REGISTER_n_56,
      in0(1) => I_DMA_REGISTER_n_57,
      in0(0) => I_DMA_REGISTER_n_58,
      initial_frame => initial_frame,
      introut_reg_0 => introut_reg,
      ioc_irq_reg_0 => \^ioc_irq_reg\,
      ioc_irq_reg_1 => ioc_irq_reg_0,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      lsize_err_reg_0 => lsize_err_reg,
      lsize_more_err_reg_0 => lsize_more_err_reg,
      lsize_more_err_reg_1 => lsize_more_err_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      prmtr_update_complete => prmtr_update_complete,
      repeat_frame => repeat_frame,
      run_stop_d1 => run_stop_d1,
      s2mm_axi2ip_wrce(2 downto 0) => s2mm_axi2ip_wrce(3 downto 1),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_dmacr(21 downto 0) => \^s2mm_dmacr\(21 downto 0),
      s2mm_dmasr(2 downto 0) => s2mm_dmasr(2 downto 0),
      s2mm_fsize_mismatch_err => s2mm_fsize_mismatch_err,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_prmtr_updt_complete => \^s2mm_prmtr_updt_complete\,
      s2mm_stop => s2mm_stop,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s2mm_valid_frame_sync => s2mm_valid_frame_sync,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      scndry_reset2 => scndry_reset2,
      soft_reset_d1 => soft_reset_d1,
      stop_i => stop_i,
      undrflo_err0 => undrflo_err0
    );
LITE_READ_MUX_I: entity work.design_0_IR_vdma_0_axi_vdma_reg_mux
     port map (
      in0(31 downto 16) => in0(20 downto 5),
      in0(15) => I_DMA_REGISTER_n_55,
      in0(14) => I_DMA_REGISTER_n_56,
      in0(13) => I_DMA_REGISTER_n_57,
      in0(12) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_1\,
      in0(11 downto 7) => in0(4 downto 0),
      in0(6) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2\,
      in0(5) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_3\,
      in0(4) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_4\,
      in0(3) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_5\,
      in0(2) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_6\,
      in0(1) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_7\,
      in0(0) => I_DMA_REGISTER_n_58,
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \ptr_ref_i_reg[4]_0\(0),
      R => scndry_reset2
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \ptr_ref_i_reg[4]_0\(1),
      R => scndry_reset2
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \ptr_ref_i_reg[4]_0\(2),
      R => scndry_reset2
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \ptr_ref_i_reg[4]_0\(3),
      R => scndry_reset2
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \ptr_ref_i_reg[4]_0\(4),
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_reset is
  port (
    soft_reset_d1 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    halt_i_reg_1 : out STD_LOGIC;
    err_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s2mm_dm_prmry_resetn : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    halt_i_reg_2 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    halt_reset_reg_0 : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_reset : entity is "axi_vdma_reset";
end design_0_IR_vdma_0_axi_vdma_reset;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_reset is
  signal \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_3\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal axis_all_idle : STD_LOGIC;
  signal axis_clear_sft_rst_hold : STD_LOGIC;
  signal axis_min_assert_sftrst : STD_LOGIC;
  signal axis_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axis_min_count0 : STD_LOGIC;
  signal axis_soft_reset_re : STD_LOGIC;
  signal \^halt_i_reg_0\ : STD_LOGIC;
  signal \^halt_reset\ : STD_LOGIC;
  signal lite_all_idle : STD_LOGIC;
  signal lite_clear_sft_rst_hold : STD_LOGIC;
  signal lite_min_assert_sftrst : STD_LOGIC;
  signal lite_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lite_min_count0 : STD_LOGIC;
  signal lite_soft_reset_re : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal p_axis_min_assert_sftrst : STD_LOGIC;
  signal p_lite_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal prmry_min_count0 : STD_LOGIC;
  signal resetn_i : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1\ : label is "soft_lutpair189";
begin
  halt_i_reg_0 <= \^halt_i_reg_0\;
  halt_reset <= \^halt_reset\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => dma_err,
      I2 => s2mm_soft_reset,
      O => halt_i_reg_1
    );
\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I\: entity work.design_0_IR_vdma_0_cdc_sync
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_axis_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\,
      axis_clear_sft_rst_hold => axis_clear_sft_rst_hold,
      axis_soft_reset_re => axis_soft_reset_re,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => p_lite_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => axis_all_idle
    );
\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized0_1\
     port map (
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => p_lite_min_assert_sftrst,
      \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      min_assert_sftrst => min_assert_sftrst,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      scndry_out => p_axis_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.design_0_IR_vdma_0_cdc_sync_2
     port map (
      \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      axis_clear_sft_rst_hold => axis_clear_sft_rst_hold,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      axis_min_count0 => axis_min_count0,
      axis_soft_reset_re => axis_soft_reset_re,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I\: entity work.design_0_IR_vdma_0_cdc_sync_3
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_axis_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\,
      lite_clear_sft_rst_hold => lite_clear_sft_rst_hold,
      lite_soft_reset_re => lite_soft_reset_re,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_lite_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized0_4\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => lite_all_idle
    );
\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized0_5\
     port map (
      \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\ => p_axis_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      prmry_min_count0 => prmry_min_count0,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      s_soft_reset_i_reg => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\,
      scndry_out => p_lite_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I\: entity work.design_0_IR_vdma_0_cdc_sync_6
     port map (
      \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      lite_clear_sft_rst_hold => lite_clear_sft_rst_hold,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      lite_min_count0 => lite_min_count0,
      lite_soft_reset_re => lite_soft_reset_re,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => axis_min_count(1),
      I2 => axis_min_count(0),
      I3 => axis_min_count(2),
      I4 => axis_min_count(3),
      O => axis_min_count0
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      Q => axis_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(1),
      I3 => axis_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => axis_all_idle,
      I1 => axis_min_count(3),
      I2 => axis_min_count(2),
      I3 => axis_min_count(0),
      I4 => axis_min_count(1),
      I5 => axis_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\,
      Q => axis_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\,
      Q => axis_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\,
      Q => axis_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\,
      Q => axis_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => lite_min_count(1),
      I2 => lite_min_count(0),
      I3 => lite_min_count(2),
      I4 => lite_min_count(3),
      O => lite_min_count0
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      Q => lite_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(1),
      I3 => lite_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => lite_all_idle,
      I1 => lite_min_count(3),
      I2 => lite_min_count(2),
      I3 => lite_min_count(0),
      I4 => lite_min_count(1),
      I5 => lite_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\,
      Q => lite_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\,
      Q => lite_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\,
      Q => lite_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\,
      Q => lite_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(3),
      O => prmry_min_count0
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\,
      Q => prmry_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(2),
      I3 => prmry_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC3C"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I1 => prmry_min_count(3),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      I4 => prmry_min_count(2),
      I5 => prmry_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\,
      Q => prmry_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\,
      Q => prmry_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\,
      Q => prmry_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\,
      Q => prmry_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized0_7\
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_in => resetn_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => scndry_out
    );
\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized0_8\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => prmry_in,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => sig_s2mm_dm_prmry_resetn,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_3\,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1\ => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      assert_sftrst_d1 => assert_sftrst_d1,
      halt_i0 => halt_i0,
      halt_i_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0\,
      halt_i_reg_0 => \^halt_i_reg_0\,
      halt_reset => \^halt_reset\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      min_assert_sftrst => min_assert_sftrst,
      prmry_in => resetn_i,
      prmry_reset2 => prmry_reset2,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i
    );
\I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => sig_rst2all_stop_request,
      O => halt_i_reg_2
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => dma_err,
      I1 => s2mm_soft_reset,
      I2 => \out\,
      I3 => \^halt_i_reg_0\,
      O => err_i_reg(0)
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0\,
      Q => \^halt_i_reg_0\,
      R => '0'
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halt_reset_reg_0,
      Q => \^halt_reset\,
      R => '0'
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => resetn_i,
      Q => in0,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_3\,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i0,
      Q => s_soft_reset_i,
      R => '0'
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_sm is
  port (
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    tstvect_fsync_d2 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0\ : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halted_set_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    load_new_addr : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    frame_sync_out0 : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 80 downto 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\ : out STD_LOGIC;
    s2mm_fsize_mismatch_err_s : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_fsync_out_m_i : in STD_LOGIC;
    zero_vsize_err0 : in STD_LOGIC;
    zero_hsize_err0 : in STD_LOGIC;
    fsize_mismatch_err_s10 : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_0\ : in STD_LOGIC;
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\ : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[1]_0\ : in STD_LOGIC;
    \vert_count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \out\ : in STD_LOGIC;
    mstr_reverse_order : in STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ : in STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    s2mm_packet_sof : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : in STD_LOGIC;
    \cmnds_queued_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ : in STD_LOGIC;
    s2mm_fsize_less_err_flag_10 : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\ : in STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    crnt_start_address : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmnds_queued_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[7]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_sm : entity is "axi_vdma_sm";
end design_0_IR_vdma_0_axi_vdma_sm;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_sm is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_7_n_0\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_49\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_50\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_51\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_52\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_53\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_54\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_55\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_56\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_57\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_58\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_59\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_60\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_61\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_62\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_64\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_65\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_66\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_67\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_68\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_69\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_70\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_71\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_72\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_73\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_74\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_75\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_76\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_77\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_78\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_79\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_80\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_81\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_82\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_83\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_84\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_85\ : STD_LOGIC;
  signal \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ : STD_LOGIC;
  signal \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[64]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[65]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[66]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[67]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[68]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[69]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[70]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[71]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[72]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[73]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[74]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[78]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[79]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[80]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[81]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[82]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[83]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[84]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[85]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[86]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[87]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[88]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[89]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[90]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[91]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[92]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[93]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[94]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[95]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_wr_i_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^vflip_disable.dm_address_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cmnds_queued[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_2_n_0\ : STD_LOGIC;
  signal cmnds_queued_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal dm_address : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dmacntrl_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal frame_sync_d3 : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal fsize_mismatch_err_flag_int : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s2mm_fsync_out_m_d1 : STD_LOGIC;
  signal tstvect_fsync_d1 : STD_LOGIC;
  signal \^tstvect_fsync_d2\ : STD_LOGIC;
  signal vert_count : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \vert_count[10]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[9]_i_2_n_0\ : STD_LOGIC;
  signal write_cmnd_cmb : STD_LOGIC;
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cmnds_queued[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[64]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[65]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[66]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[67]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[68]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[69]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[70]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[71]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[72]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[73]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[74]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[75]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[76]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[77]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[78]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[79]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[80]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[81]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[82]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[83]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[84]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[85]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[86]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[87]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[88]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[89]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[90]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[91]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[92]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[93]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[94]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[95]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \vert_count[10]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \vert_count[4]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vert_count[5]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vert_count[9]_i_2\ : label is "soft_lutpair10";
begin
  \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ <= \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\;
  \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0\ <= \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\;
  \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ <= \^gen_normal_dm_command.cmnd_wr_i_reg_0\;
  Q(5 downto 0) <= \^q\(5 downto 0);
  \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) <= \^vflip_disable.dm_address_reg[15]_0\(15 downto 0);
  tstvect_fsync_d2 <= \^tstvect_fsync_d2\;
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => dmacntrl_ns(0),
      Q => dmacntrl_cs(0),
      R => scndry_reset2_0
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => dmacntrl_ns(1),
      Q => dmacntrl_cs(1),
      R => scndry_reset2_0
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => dmacntrl_ns(2),
      Q => dmacntrl_cs(2),
      R => scndry_reset2_0
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_7_n_0\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(0),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cmnds_queued_reg(7),
      I1 => cmnds_queued_reg(6),
      I2 => \^q\(4),
      I3 => \^q\(3),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_7_n_0\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized1_33\
     port map (
      CO(0) => CO(0),
      D(2 downto 0) => dmacntrl_ns(2 downto 0),
      E(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      \FSM_sequential_dmacntrl_cs_reg[0]\ => \FSM_sequential_dmacntrl_cs_reg[0]_0\,
      \FSM_sequential_dmacntrl_cs_reg[0]_0\ => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\,
      \FSM_sequential_dmacntrl_cs_reg[0]_1\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0\,
      \FSM_sequential_dmacntrl_cs_reg[1]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      \FSM_sequential_dmacntrl_cs_reg[1]_0\ => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1\ => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\,
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\,
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1\ => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\(0),
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\ => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ => \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(4 downto 0) => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(4 downto 0),
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(4 downto 0) => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(4 downto 0),
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(4 downto 0) => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(4 downto 0),
      Q(2 downto 0) => dmacntrl_cs(2 downto 0),
      \VFLIP_DISABLE.dm_address_reg[63]\(47) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38\,
      \VFLIP_DISABLE.dm_address_reg[63]\(46) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39\,
      \VFLIP_DISABLE.dm_address_reg[63]\(45) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40\,
      \VFLIP_DISABLE.dm_address_reg[63]\(44) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41\,
      \VFLIP_DISABLE.dm_address_reg[63]\(43) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42\,
      \VFLIP_DISABLE.dm_address_reg[63]\(42) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43\,
      \VFLIP_DISABLE.dm_address_reg[63]\(41) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44\,
      \VFLIP_DISABLE.dm_address_reg[63]\(40) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\,
      \VFLIP_DISABLE.dm_address_reg[63]\(39) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46\,
      \VFLIP_DISABLE.dm_address_reg[63]\(38) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47\,
      \VFLIP_DISABLE.dm_address_reg[63]\(37) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48\,
      \VFLIP_DISABLE.dm_address_reg[63]\(36) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_49\,
      \VFLIP_DISABLE.dm_address_reg[63]\(35) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_50\,
      \VFLIP_DISABLE.dm_address_reg[63]\(34) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_51\,
      \VFLIP_DISABLE.dm_address_reg[63]\(33) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_52\,
      \VFLIP_DISABLE.dm_address_reg[63]\(32) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_53\,
      \VFLIP_DISABLE.dm_address_reg[63]\(31) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_54\,
      \VFLIP_DISABLE.dm_address_reg[63]\(30) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_55\,
      \VFLIP_DISABLE.dm_address_reg[63]\(29) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_56\,
      \VFLIP_DISABLE.dm_address_reg[63]\(28) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_57\,
      \VFLIP_DISABLE.dm_address_reg[63]\(27) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_58\,
      \VFLIP_DISABLE.dm_address_reg[63]\(26) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_59\,
      \VFLIP_DISABLE.dm_address_reg[63]\(25) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_60\,
      \VFLIP_DISABLE.dm_address_reg[63]\(24) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_61\,
      \VFLIP_DISABLE.dm_address_reg[63]\(23) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_62\,
      \VFLIP_DISABLE.dm_address_reg[63]\(22) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\,
      \VFLIP_DISABLE.dm_address_reg[63]\(21) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_64\,
      \VFLIP_DISABLE.dm_address_reg[63]\(20) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_65\,
      \VFLIP_DISABLE.dm_address_reg[63]\(19) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_66\,
      \VFLIP_DISABLE.dm_address_reg[63]\(18) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_67\,
      \VFLIP_DISABLE.dm_address_reg[63]\(17) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_68\,
      \VFLIP_DISABLE.dm_address_reg[63]\(16) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_69\,
      \VFLIP_DISABLE.dm_address_reg[63]\(15) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_70\,
      \VFLIP_DISABLE.dm_address_reg[63]\(14) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_71\,
      \VFLIP_DISABLE.dm_address_reg[63]\(13) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_72\,
      \VFLIP_DISABLE.dm_address_reg[63]\(12) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_73\,
      \VFLIP_DISABLE.dm_address_reg[63]\(11) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_74\,
      \VFLIP_DISABLE.dm_address_reg[63]\(10) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_75\,
      \VFLIP_DISABLE.dm_address_reg[63]\(9) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_76\,
      \VFLIP_DISABLE.dm_address_reg[63]\(8) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_77\,
      \VFLIP_DISABLE.dm_address_reg[63]\(7) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_78\,
      \VFLIP_DISABLE.dm_address_reg[63]\(6) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_79\,
      \VFLIP_DISABLE.dm_address_reg[63]\(5) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_80\,
      \VFLIP_DISABLE.dm_address_reg[63]\(4) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_81\,
      \VFLIP_DISABLE.dm_address_reg[63]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_82\,
      \VFLIP_DISABLE.dm_address_reg[63]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_83\,
      \VFLIP_DISABLE.dm_address_reg[63]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_84\,
      \VFLIP_DISABLE.dm_address_reg[63]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_85\,
      \VFLIP_DISABLE.dm_address_reg[63]_0\(47 downto 0) => dm_address(63 downto 16),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      crnt_start_address(47 downto 0) => crnt_start_address(47 downto 0),
      datamover_idle => datamover_idle,
      \dmacr_i_reg[0]\ => load_new_addr,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      frame_sync_reg => frame_sync_reg,
      fsize_mismatch_err_flag_int => fsize_mismatch_err_flag_int,
      halt_reset => halt_reset,
      halted_set_i0 => halted_set_i0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mstr_reverse_order => mstr_reverse_order,
      \out\ => \out\,
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_fsync_out_m_d1 => s2mm_fsync_out_m_d1,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s_axis_cmd_tvalid_reg(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      s_axis_cmd_tvalid_reg_0 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      s_axis_cmd_tvalid_reg_1 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37\,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i0 => s_soft_reset_i0,
      scndry_reset2 => scndry_reset2,
      scndry_reset2_0 => scndry_reset2_0,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      \vert_count_reg[10]\ => \vert_count[10]_i_2_n_0\,
      \vert_count_reg[12]\(12 downto 0) => \vert_count_reg[12]_0\(12 downto 0),
      \vert_count_reg[12]_0\(12 downto 0) => vert_count(12 downto 0),
      \vert_count_reg[12]_1\ => \vert_count[12]_i_4_n_0\,
      \vert_count_reg[4]\ => \vert_count[4]_i_2_n_0\,
      \vert_count_reg[5]\ => \vert_count[5]_i_2_n_0\,
      \vert_count_reg[8]\ => \vert_count[8]_i_2_n_0\,
      \vert_count_reg[9]\ => \vert_count[9]_i_2_n_0\,
      \vsize_vid_reg[12]\(12 downto 0) => p_2_in(12 downto 0),
      write_cmnd_cmb => write_cmnd_cmb
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => drop_fsync_d_pulse_gen_fsize_less_err,
      Q => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      R => scndry_reset2
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25\,
      Q => fsize_mismatch_err_flag_int,
      R => '0'
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => fsize_mismatch_err_s10,
      Q => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      R => scndry_reset2
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_fsync_out_m_i,
      Q => s2mm_fsync_out_m_d1,
      R => scndry_reset2_0
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => tstvect_fsync_d1,
      I1 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\,
      I2 => mask_fsync_out_i,
      O => frame_sync_out0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \^vflip_disable.dm_address_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(32),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[64]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(33),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[65]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(34),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[66]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(35),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[67]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(36),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[68]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(37),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[69]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(38),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[70]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(39),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[71]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(40),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[72]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(41),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[73]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(42),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[74]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(43),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[75]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(44),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[76]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(45),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[77]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(46),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[78]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(47),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[79]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(48),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[80]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(49),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[81]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(50),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[82]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(51),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[83]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(52),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[84]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(53),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[85]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(54),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[86]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(55),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[87]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(56),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[88]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(57),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[89]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(58),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[90]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(59),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[91]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(60),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[92]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(61),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[93]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(62),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[94]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => dm_address(63),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[95]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => scndry_reset2_0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      R => scndry_reset2_0
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      O => s2mm_fsize_mismatch_err_s
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I3 => s2mm_fsize_less_err_flag_10,
      I4 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\,
      O => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\
    );
\I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\(0),
      I1 => s2mm_axi2ip_wrce(0),
      I2 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      I3 => \^zero_hsize_err\,
      I4 => \^zero_vsize_err\,
      I5 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\
    );
\VFLIP_DISABLE.dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(0),
      Q => \^vflip_disable.dm_address_reg[15]_0\(0),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(10),
      Q => \^vflip_disable.dm_address_reg[15]_0\(10),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(11),
      Q => \^vflip_disable.dm_address_reg[15]_0\(11),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(12),
      Q => \^vflip_disable.dm_address_reg[15]_0\(12),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(13),
      Q => \^vflip_disable.dm_address_reg[15]_0\(13),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(14),
      Q => \^vflip_disable.dm_address_reg[15]_0\(14),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(15),
      Q => \^vflip_disable.dm_address_reg[15]_0\(15),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_85\,
      Q => dm_address(16),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_84\,
      Q => dm_address(17),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_83\,
      Q => dm_address(18),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_82\,
      Q => dm_address(19),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(1),
      Q => \^vflip_disable.dm_address_reg[15]_0\(1),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_81\,
      Q => dm_address(20),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_80\,
      Q => dm_address(21),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_79\,
      Q => dm_address(22),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_78\,
      Q => dm_address(23),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_77\,
      Q => dm_address(24),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_76\,
      Q => dm_address(25),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_75\,
      Q => dm_address(26),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_74\,
      Q => dm_address(27),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_73\,
      Q => dm_address(28),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_72\,
      Q => dm_address(29),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(2),
      Q => \^vflip_disable.dm_address_reg[15]_0\(2),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_71\,
      Q => dm_address(30),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_70\,
      Q => dm_address(31),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_69\,
      Q => dm_address(32),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_68\,
      Q => dm_address(33),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_67\,
      Q => dm_address(34),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_66\,
      Q => dm_address(35),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_65\,
      Q => dm_address(36),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_64\,
      Q => dm_address(37),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\,
      Q => dm_address(38),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_62\,
      Q => dm_address(39),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(3),
      Q => \^vflip_disable.dm_address_reg[15]_0\(3),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_61\,
      Q => dm_address(40),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_60\,
      Q => dm_address(41),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_59\,
      Q => dm_address(42),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_58\,
      Q => dm_address(43),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_57\,
      Q => dm_address(44),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_56\,
      Q => dm_address(45),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_55\,
      Q => dm_address(46),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_54\,
      Q => dm_address(47),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_53\,
      Q => dm_address(48),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_52\,
      Q => dm_address(49),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(4),
      Q => \^vflip_disable.dm_address_reg[15]_0\(4),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_51\,
      Q => dm_address(50),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_50\,
      Q => dm_address(51),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_49\,
      Q => dm_address(52),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48\,
      Q => dm_address(53),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47\,
      Q => dm_address(54),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46\,
      Q => dm_address(55),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\,
      Q => dm_address(56),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44\,
      Q => dm_address(57),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43\,
      Q => dm_address(58),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42\,
      Q => dm_address(59),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(5),
      Q => \^vflip_disable.dm_address_reg[15]_0\(5),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41\,
      Q => dm_address(60),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40\,
      Q => dm_address(61),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39\,
      Q => dm_address(62),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38\,
      Q => dm_address(63),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(6),
      Q => \^vflip_disable.dm_address_reg[15]_0\(6),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(7),
      Q => \^vflip_disable.dm_address_reg[15]_0\(7),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(8),
      Q => \^vflip_disable.dm_address_reg[15]_0\(8),
      R => scndry_reset2_0
    );
\VFLIP_DISABLE.dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_10\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(9),
      Q => \^vflip_disable.dm_address_reg[15]_0\(9),
      R => scndry_reset2_0
    );
\cmnds_queued[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cmnds_queued[0]_i_1_n_0\
    );
\cmnds_queued[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \cmnds_queued_reg[7]_0\(0),
      I2 => m_axis_s2mm_sts_tready,
      O => \cmnds_queued[7]_i_2_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(0),
      Q => \^q\(1),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(1),
      Q => \^q\(2),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(2),
      Q => \^q\(3),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(3),
      Q => \^q\(4),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(4),
      Q => \^q\(5),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(5),
      Q => cmnds_queued_reg(6),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_1\(6),
      Q => cmnds_queued_reg(7),
      R => \cmnds_queued_reg[0]_0\(0)
    );
dma_interr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      I1 => \^zero_hsize_err\,
      I2 => \^zero_vsize_err\,
      O => interr_i_reg
    );
frame_sync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_cdc2dmac_fsync,
      Q => tstvect_fsync_d1,
      R => scndry_reset2_0
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => tstvect_fsync_d1,
      Q => \^tstvect_fsync_d2\,
      R => scndry_reset2_0
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^tstvect_fsync_d2\,
      Q => frame_sync_d3,
      R => scndry_reset2_0
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => frame_sync_reg,
      R => scndry_reset2_0
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(6),
      I1 => cmnds_queued_reg(7),
      O => S(6)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => cmnds_queued_reg(6),
      O => S(5)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => S(4)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => \^q\(1),
      I1 => m_axis_s2mm_sts_tready,
      I2 => \cmnds_queued_reg[7]_0\(0),
      I3 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      O => S(0)
    );
\s_axis_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => D(0)
    );
\s_axis_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => D(10)
    );
\s_axis_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => D(11)
    );
\s_axis_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => D(12)
    );
\s_axis_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => D(13)
    );
\s_axis_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => D(14)
    );
\s_axis_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => D(15)
    );
\s_axis_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => D(1)
    );
\s_axis_cmd_tdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => D(16)
    );
\s_axis_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => D(2)
    );
\s_axis_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => D(17)
    );
\s_axis_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => D(18)
    );
\s_axis_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => D(19)
    );
\s_axis_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => D(20)
    );
\s_axis_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => D(21)
    );
\s_axis_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => D(22)
    );
\s_axis_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => D(23)
    );
\s_axis_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => D(24)
    );
\s_axis_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => D(3)
    );
\s_axis_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => D(25)
    );
\s_axis_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => D(26)
    );
\s_axis_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => D(27)
    );
\s_axis_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => D(28)
    );
\s_axis_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => D(29)
    );
\s_axis_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => D(30)
    );
\s_axis_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => D(31)
    );
\s_axis_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => D(32)
    );
\s_axis_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => D(33)
    );
\s_axis_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => D(34)
    );
\s_axis_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => D(4)
    );
\s_axis_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => D(35)
    );
\s_axis_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => D(36)
    );
\s_axis_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => D(37)
    );
\s_axis_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => D(38)
    );
\s_axis_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => D(39)
    );
\s_axis_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => D(40)
    );
\s_axis_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => D(41)
    );
\s_axis_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => D(42)
    );
\s_axis_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => D(43)
    );
\s_axis_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => D(44)
    );
\s_axis_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => D(5)
    );
\s_axis_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => D(45)
    );
\s_axis_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => D(46)
    );
\s_axis_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => D(47)
    );
\s_axis_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => D(48)
    );
\s_axis_cmd_tdata[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[64]\,
      O => D(49)
    );
\s_axis_cmd_tdata[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[65]\,
      O => D(50)
    );
\s_axis_cmd_tdata[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[66]\,
      O => D(51)
    );
\s_axis_cmd_tdata[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[67]\,
      O => D(52)
    );
\s_axis_cmd_tdata[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[68]\,
      O => D(53)
    );
\s_axis_cmd_tdata[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[69]\,
      O => D(54)
    );
\s_axis_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => D(6)
    );
\s_axis_cmd_tdata[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[70]\,
      O => D(55)
    );
\s_axis_cmd_tdata[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[71]\,
      O => D(56)
    );
\s_axis_cmd_tdata[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[72]\,
      O => D(57)
    );
\s_axis_cmd_tdata[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[73]\,
      O => D(58)
    );
\s_axis_cmd_tdata[74]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[74]\,
      O => D(59)
    );
\s_axis_cmd_tdata[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[75]\,
      O => D(60)
    );
\s_axis_cmd_tdata[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[76]\,
      O => D(61)
    );
\s_axis_cmd_tdata[77]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[77]\,
      O => D(62)
    );
\s_axis_cmd_tdata[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[78]\,
      O => D(63)
    );
\s_axis_cmd_tdata[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[79]\,
      O => D(64)
    );
\s_axis_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => D(7)
    );
\s_axis_cmd_tdata[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[80]\,
      O => D(65)
    );
\s_axis_cmd_tdata[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[81]\,
      O => D(66)
    );
\s_axis_cmd_tdata[82]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[82]\,
      O => D(67)
    );
\s_axis_cmd_tdata[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[83]\,
      O => D(68)
    );
\s_axis_cmd_tdata[84]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[84]\,
      O => D(69)
    );
\s_axis_cmd_tdata[85]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[85]\,
      O => D(70)
    );
\s_axis_cmd_tdata[86]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[86]\,
      O => D(71)
    );
\s_axis_cmd_tdata[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[87]\,
      O => D(72)
    );
\s_axis_cmd_tdata[88]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[88]\,
      O => D(73)
    );
\s_axis_cmd_tdata[89]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[89]\,
      O => D(74)
    );
\s_axis_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => D(8)
    );
\s_axis_cmd_tdata[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[90]\,
      O => D(75)
    );
\s_axis_cmd_tdata[91]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[91]\,
      O => D(76)
    );
\s_axis_cmd_tdata[92]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[92]\,
      O => D(77)
    );
\s_axis_cmd_tdata[93]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[93]\,
      O => D(78)
    );
\s_axis_cmd_tdata[94]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[94]\,
      O => D(79)
    );
\s_axis_cmd_tdata[95]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[95]\,
      O => D(80)
    );
\s_axis_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => D(9)
    );
\vert_count[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => vert_count(9),
      I1 => vert_count(6),
      I2 => \vert_count[8]_i_2_n_0\,
      I3 => vert_count(7),
      I4 => vert_count(8),
      O => \vert_count[10]_i_2_n_0\
    );
\vert_count[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => vert_count(8),
      I1 => vert_count(7),
      I2 => \vert_count[8]_i_2_n_0\,
      I3 => vert_count(6),
      I4 => vert_count(9),
      I5 => vert_count(10),
      O => \vert_count[12]_i_4_n_0\
    );
\vert_count[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vert_count(3),
      I1 => vert_count(2),
      I2 => vert_count(0),
      I3 => vert_count(1),
      O => \vert_count[4]_i_2_n_0\
    );
\vert_count[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => vert_count(4),
      I1 => vert_count(1),
      I2 => vert_count(0),
      I3 => vert_count(2),
      I4 => vert_count(3),
      O => \vert_count[5]_i_2_n_0\
    );
\vert_count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vert_count(3),
      I1 => vert_count(2),
      I2 => vert_count(0),
      I3 => vert_count(1),
      I4 => vert_count(4),
      I5 => vert_count(5),
      O => \vert_count[8]_i_2_n_0\
    );
\vert_count[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => vert_count(8),
      I1 => vert_count(7),
      I2 => \vert_count[8]_i_2_n_0\,
      I3 => vert_count(6),
      O => \vert_count[9]_i_2_n_0\
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(0),
      Q => vert_count(0),
      R => scndry_reset2_0
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(10),
      Q => vert_count(10),
      R => scndry_reset2_0
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(11),
      Q => vert_count(11),
      R => scndry_reset2_0
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(12),
      Q => vert_count(12),
      R => scndry_reset2_0
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(1),
      Q => vert_count(1),
      R => scndry_reset2_0
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(2),
      Q => vert_count(2),
      R => scndry_reset2_0
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(3),
      Q => vert_count(3),
      R => scndry_reset2_0
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(4),
      Q => vert_count(4),
      R => scndry_reset2_0
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(5),
      Q => vert_count(5),
      R => scndry_reset2_0
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(6),
      Q => vert_count(6),
      R => scndry_reset2_0
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(7),
      Q => vert_count(7),
      R => scndry_reset2_0
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(8),
      Q => vert_count(8),
      R => scndry_reset2_0
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_8\,
      D => p_2_in(9),
      Q => vert_count(9),
      R => scndry_reset2_0
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => scndry_reset2_0
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => scndry_reset2_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_vid_cdc is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    s2mm_packet_sof : out STD_LOGIC;
    s2mm_cdc2dmac_fsync : out STD_LOGIC;
    s2mm_fsync_out_i : out STD_LOGIC;
    s2mm_valid_frame_sync_cmb : out STD_LOGIC;
    prmry_in_xored : out STD_LOGIC;
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    scndry_reset2 : in STD_LOGIC;
    prmry_in_xored_0 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync_core : in STD_LOGIC;
    s2mm_valid_video_prmtrs : in STD_LOGIC;
    p_in_d1_cdc_from_2 : in STD_LOGIC;
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_vid_cdc : entity is "axi_vdma_vid_cdc";
end design_0_IR_vdma_0_axi_vdma_vid_cdc;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_vid_cdc is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal n_0_2 : STD_LOGIC;
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
  signal s_fsync_d1 : STD_LOGIC;
  signal s_fsync_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is "yes";
begin
\GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized1_20\
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_valid_frame_sync_cmb => s2mm_valid_frame_sync_cmb,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_fsync_d1 => s_fsync_d1,
      s_fsync_d2 => s_fsync_d2,
      scndry_reset2 => scndry_reset2,
      scndry_reset2_1 => scndry_reset2_1
    );
\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized1_21\
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_in_d1_cdc_from_2 => p_in_d1_cdc_from_2,
      prmry_in_xored => prmry_in_xored,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_reset2 => scndry_reset2,
      scndry_reset2_1 => scndry_reset2_1
    );
\GEN_CDC_FOR_ASYNC.SOF_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized1_22\
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored_0 => prmry_in_xored_0,
      s2mm_packet_sof => s2mm_packet_sof,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_reset2 => scndry_reset2,
      scndry_reset2_1 => scndry_reset2_1
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(0),
      Q => s2mm_frame_ptr_out(0),
      R => scndry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(1),
      Q => s2mm_frame_ptr_out(1),
      R => scndry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(2),
      Q => s2mm_frame_ptr_out(2),
      R => scndry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(3),
      Q => s2mm_frame_ptr_out(3),
      R => scndry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(4),
      Q => s2mm_frame_ptr_out(4),
      R => scndry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(5),
      Q => s2mm_frame_ptr_out(5),
      R => scndry_reset2
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(0),
      Q => frame_ptr_in_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(1),
      Q => frame_ptr_in_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(2),
      Q => frame_ptr_in_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(3),
      Q => frame_ptr_in_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(4),
      Q => frame_ptr_in_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(5),
      Q => frame_ptr_in_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(0),
      Q => frame_ptr_in_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(1),
      Q => frame_ptr_in_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(2),
      Q => frame_ptr_in_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(3),
      Q => frame_ptr_in_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(4),
      Q => frame_ptr_in_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(5),
      Q => frame_ptr_in_d2(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0\(0),
      Q => frame_ptr_out_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0\(1),
      Q => frame_ptr_out_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0\(2),
      Q => frame_ptr_out_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => n_0_2,
      Q => frame_ptr_out_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => n_0_1,
      Q => frame_ptr_out_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => n_0_0,
      Q => frame_ptr_out_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(0),
      Q => frame_ptr_out_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(1),
      Q => frame_ptr_out_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(2),
      Q => frame_ptr_out_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(3),
      Q => frame_ptr_out_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(4),
      Q => frame_ptr_out_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(5),
      Q => frame_ptr_out_d2(5),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(4)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(3)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(2)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(5)
    );
s_fsync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_fsync_core,
      Q => s_fsync_d1,
      R => scndry_reset2
    );
s_fsync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_fsync_d1,
      Q => s_fsync_d2,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_vidreg_module_64 is
  port (
    prmtr_update_complete : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ : out STD_LOGIC;
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tstvect_fsync0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \hsize_vid_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    load_new_addr : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ : in STD_LOGIC;
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    tstvect_fsync_d2 : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address[63]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    scndry_reset2_0 : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_vidreg_module_64 : entity is "axi_vdma_vidreg_module_64";
end design_0_IR_vdma_0_axi_vdma_vidreg_module_64;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_vidreg_module_64 is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\ : STD_LOGIC;
  signal \^prmtr_update_complete\ : STD_LOGIC;
begin
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ <= \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\;
  prmtr_update_complete <= \^prmtr_update_complete\;
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.design_0_IR_vdma_0_axi_vdma_vregister_64
     port map (
      CO(0) => CO(0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(47 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\(47 downto 0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_1\(63 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(63 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]_0\(63 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\(63 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]_0\(63 downto 0) => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\(63 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      S(0) => S(0),
      \VFLIP_DISABLE.dm_address[63]_i_3\(1 downto 0) => \VFLIP_DISABLE.dm_address[63]_i_3\(1 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_1\(15 downto 0) => \hsize_vid_reg[15]_0\(15 downto 0),
      \hsize_vid_reg[1]_0\(0) => \hsize_vid_reg[1]\(0),
      load_new_addr => load_new_addr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmtr_update_complete => \^prmtr_update_complete\,
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      scndry_reset2_0 => scndry_reset2_0,
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \stride_vid_reg[15]_1\(15 downto 0) => \stride_vid_reg[15]_0\(15 downto 0),
      \vsize_vid_reg[12]_0\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA0000"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => \^prmtr_update_complete\,
      I2 => s2mm_cdc2dmac_fsync,
      I3 => s2mm_dmasr(0),
      I4 => \out\,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\,
      Q => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      R => '0'
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\,
      Q => \^prmtr_update_complete\,
      R => '0'
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF8C"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => valid_frame_sync_d2,
      I2 => s2mm_dmacr(0),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\,
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      I5 => flag_to_repeat_after_fsize_less_err,
      O => E(0)
    );
\MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => tstvect_fsync_d2,
      O => tstvect_fsync0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_srl_fifo_rbu_f is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 80 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end design_0_IR_vdma_0_srl_fifo_rbu_f;

architecture STRUCTURE of design_0_IR_vdma_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_0 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.design_0_IR_vdma_0_cntr_incr_decr_addn_f_10
     port map (
      FIFO_Full_reg => DYNSHREG_F_I_n_0,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.design_0_IR_vdma_0_dynshreg_f
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(80 downto 0) => \in\(80 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(81 downto 0) => \out\(81 downto 0),
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sel => DYNSHREG_F_I_n_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_burst_type_reg_reg => FIFO_Full_reg_n_0
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
\s_axis_cmd_tdata[95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => cmnd_wr,
      I3 => s2mm_halt,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    ovrflo_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 31 to 31 );
  signal sig_wr_fifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_4 : label is "soft_lutpair172";
begin
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.design_0_IR_vdma_0_cntr_incr_decr_addn_f_11
     port map (
      CO(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => FIFO_Full_reg_n_0,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      dma_err => dma_err,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\(0) => m_axis_s2mm_sts_tdata(31),
      ovrflo_err0 => ovrflo_err0,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\design_0_IR_vdma_0_dynshreg_f__parameterized0\
     port map (
      CO(0) => CO(0),
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(16 downto 0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(16 downto 0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      S(0) => S(0),
      decerr_i => decerr_i,
      \hsize_vid_reg[15]\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2\,
      interr_i => interr_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => m_axis_s2mm_sts_tdata(31),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i => slverr_i
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_wsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_inhibit_rdy_n_reg_0
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_wsc2stat_status_valid,
      I3 => sig_dqual_reg_empty_reg,
      O => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    m_axi_s2mm_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized0\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      Q(3) => Q(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_0_IR_vdma_0_dynshreg_f__parameterized1\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0),
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => m_axi_s2mm_bready_0,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_s2mm_bready
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999E6669999"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[3]\(1),
      I1 => \sig_addr_posted_cntr_reg[3]\(0),
      I2 => \sig_addr_posted_cntr_reg[3]\(2),
      I3 => \sig_addr_posted_cntr_reg[3]\(3),
      I4 => \out\,
      I5 => sig_wr_fifo,
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB44FF00FF0044BB"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \out\,
      I2 => \sig_addr_posted_cntr_reg[3]\(3),
      I3 => \sig_addr_posted_cntr_reg[3]\(2),
      I4 => \sig_addr_posted_cntr_reg[3]\(0),
      I5 => \sig_addr_posted_cntr_reg[3]\(1),
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4666666666666662"
    )
        port map (
      I0 => \out\,
      I1 => sig_wr_fifo,
      I2 => \sig_addr_posted_cntr_reg[3]\(0),
      I3 => \sig_addr_posted_cntr_reg[3]\(1),
      I4 => \sig_addr_posted_cntr_reg[3]\(3),
      I5 => \sig_addr_posted_cntr_reg[3]\(2),
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF44000000B"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \out\,
      I2 => \sig_addr_posted_cntr_reg[3]\(1),
      I3 => \sig_addr_posted_cntr_reg[3]\(0),
      I4 => \sig_addr_posted_cntr_reg[3]\(2),
      I5 => \sig_addr_posted_cntr_reg[3]\(3),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \out\(15 downto 0) <= \^out\(15 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized0_9\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_1\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => \^out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_stream_rst => sig_stream_rst,
      \sig_wdc_statcnt_reg[3]\(3 downto 0) => Q(3 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_0_IR_vdma_0_dynshreg_f__parameterized2\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ => \^fifo_full_reg_0\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(15 downto 0) => \in\(15 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15 downto 0) => \^out\(15 downto 0),
      p_0_in => p_0_in,
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized3\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \sig_next_strt_offset_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 25 to 25 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.design_0_IR_vdma_0_cntr_incr_decr_addn_f_13
     port map (
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(2),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_cmd_fifo_data_out(25),
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_sm_pop_cmd_fifo_reg(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_0_IR_vdma_0_dynshreg_f__parameterized3\
     port map (
      D(0) => D(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(1 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ => \^fifo_full_reg_0\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18) => \out\(17),
      \out\(17) => sig_cmd_fifo_data_out(25),
      \out\(16 downto 0) => \out\(16 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[0]\(0) => \sig_next_strt_offset_reg[0]\(0),
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized4\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_dre2ibtt_eop_reg_reg : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized4\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  SS(0) <= \^ss\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\design_0_IR_vdma_0_cntr_incr_decr_addn_f__parameterized1\
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_2\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      Q(4) => Q(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SS(0) => \^ss\(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dre2ibtt_eop_reg_reg => sig_dre2ibtt_eop_reg_reg,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_wr_fifo => sig_wr_fifo,
      slice_insert_valid => slice_insert_valid
    );
DYNSHREG_F_I: entity work.\design_0_IR_vdma_0_dynshreg_f__parameterized4\
     port map (
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4 downto 0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => \out\(4 downto 0),
      sig_wr_fifo => sig_wr_fifo,
      slice_insert_valid => slice_insert_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized5\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 75 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized5\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.design_0_IR_vdma_0_cntr_incr_decr_addn_f_12
     port map (
      FIFO_Full_reg => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_0_IR_vdma_0_dynshreg_f__parameterized5\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(73 downto 0) => \in\(73 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(75 downto 0) => \out\(75 downto 0),
      p_0_in => p_0_in,
      sig_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
\sig_xfer_addr_reg[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]\,
      I1 => \^fifo_full_reg_0\,
      O => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized6\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_3_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_i_4 : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized6\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sel <= \^sel\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.design_0_IR_vdma_0_cntr_incr_decr_addn_f
     port map (
      FIFO_Full_reg => \^sel\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_last_dbeat_reg_1,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_last_dbeat_reg => \^sig_last_dbeat_reg\,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_i_3(2 downto 0) => sig_next_calc_error_reg_i_3(2 downto 0),
      sig_next_calc_error_reg_i_3_0 => sig_next_calc_error_reg_i_3_0,
      sig_next_calc_error_reg_i_4 => sig_next_calc_error_reg_i_4,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full
    );
DYNSHREG_F_I: entity work.\design_0_IR_vdma_0_dynshreg_f__parameterized6\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => \^sel\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2 downto 0) => \out\(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[0]\ => \^sig_last_dbeat_reg\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_last_dbeat_reg => sig_dqual_reg_empty_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => sig_dqual_reg_empty_reg_0,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_2,
      sig_last_dbeat_reg_3 => sig_last_dbeat_reg_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_next_calc_error_reg_reg_1(10 downto 0) => sig_next_calc_error_reg_reg(10 downto 0),
      sig_next_calc_error_reg_reg_2(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      sig_next_calc_error_reg_reg_2(0) => CNTR_INCR_DECR_ADDN_F_I_n_2
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of design_0_IR_vdma_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of design_0_IR_vdma_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_0_IR_vdma_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of design_0_IR_vdma_0_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of design_0_IR_vdma_0_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of design_0_IR_vdma_0_xpm_fifo_base : entity is 208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_0_IR_vdma_0_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_0_IR_vdma_0_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of design_0_IR_vdma_0_xpm_fifo_base : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of design_0_IR_vdma_0_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of design_0_IR_vdma_0_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of design_0_IR_vdma_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of design_0_IR_vdma_0_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of design_0_IR_vdma_0_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of design_0_IR_vdma_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_0_IR_vdma_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_0_IR_vdma_0_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_0_IR_vdma_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of design_0_IR_vdma_0_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of design_0_IR_vdma_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of design_0_IR_vdma_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of design_0_IR_vdma_0_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_0_IR_vdma_0_xpm_fifo_base : entity is 13;
  attribute READ_MODE : integer;
  attribute READ_MODE of design_0_IR_vdma_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of design_0_IR_vdma_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_0_IR_vdma_0_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of design_0_IR_vdma_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_0_IR_vdma_0_xpm_fifo_base : entity is 13;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_0_IR_vdma_0_xpm_fifo_base : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of design_0_IR_vdma_0_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of design_0_IR_vdma_0_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of design_0_IR_vdma_0_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of design_0_IR_vdma_0_xpm_fifo_base : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_0_IR_vdma_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of design_0_IR_vdma_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of design_0_IR_vdma_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_0_IR_vdma_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of design_0_IR_vdma_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of design_0_IR_vdma_0_xpm_fifo_base : entity is 1;
end design_0_IR_vdma_0_xpm_fifo_base;

architecture STRUCTURE of design_0_IR_vdma_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrp_inst_n_7 : STD_LOGIC;
  signal wrp_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair101";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair100";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair100";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(12 downto 2) <= \^dout\(12 downto 2);
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\design_0_IR_vdma_0_xpm_counter_updn__parameterized1\
     port map (
      D(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gwdc.wr_data_count_i_reg[0]\(0) => rd_pntr_ext(0),
      \gwdc.wr_data_count_i_reg[0]_0\(0) => wr_pntr_ext(0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrp_inst_n_7,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.design_0_IR_vdma_0_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(12 downto 2) => din(12 downto 2),
      dina(1 downto 0) => B"00",
      dinb(12 downto 0) => B"0000000000000",
      douta(12 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(12 downto 0),
      doutb(12 downto 2) => \^dout\(12 downto 2),
      doutb(1 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(1 downto 0),
      ena => '0',
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.rdpp1_inst_n_2\,
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\design_0_IR_vdma_0_xpm_counter_updn__parameterized2\
     port map (
      D(2 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 2),
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp1_inst_n_3,
      going_full1 => going_full1,
      \gwdc.wr_data_count_i_reg[2]\(1 downto 0) => count_value_i(1 downto 0),
      \gwdc.wr_data_count_i_reg[4]\ => wrp_inst_n_8,
      \gwdc.wr_data_count_i_reg[4]_0\(4) => wrp_inst_n_1,
      \gwdc.wr_data_count_i_reg[4]_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_0_IR_vdma_0_xpm_counter_updn__parameterized3\
     port map (
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      enb => rdp_inst_n_8,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_0_IR_vdma_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_0_IR_vdma_0_xpm_counter_updn__parameterized2_14\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[2]_0\ => wrp_inst_n_8,
      \count_value_i_reg[4]_0\(4) => wrp_inst_n_1,
      \count_value_i_reg[4]_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[4]_1\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_8,
      full => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => wrp_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_3,
      going_full1 => going_full1,
      \gwdc.wr_data_count_i_reg[1]\(1 downto 0) => count_value_i(1 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_0_IR_vdma_0_xpm_counter_updn__parameterized3_15\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_0_IR_vdma_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      full => \^full\,
      ram_empty_i => ram_empty_i,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 65 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 67584;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 66;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 66;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ : entity is 1;
end \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair89";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair88";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 65;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 67584;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair88";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_11,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_0_IR_vdma_0_xpm_memory_base__parameterized0\
     port map (
      addra(9 downto 0) => wr_pntr_ext(9 downto 0),
      addrb(9 downto 0) => rd_pntr_ext(9 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(65 downto 0) => din(65 downto 0),
      dinb(65 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000",
      douta(65 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(65 downto 0),
      doutb(65 downto 0) => dout(65 downto 0),
      ena => '0',
      enb => rdpp1_inst_n_10,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_0_IR_vdma_0_xpm_counter_updn__parameterized6\
     port map (
      Q(9 downto 0) => rd_pntr_ext(9 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\ => rdpp1_inst_n_10,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_11,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9 downto 0) => wr_pntr_ext(9 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(9) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(8) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ => \^full\,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_0_IR_vdma_0_xpm_counter_updn__parameterized7\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdpp1_inst_n_10,
      Q(9) => rdpp1_inst_n_0,
      Q(8) => rdpp1_inst_n_1,
      Q(7) => rdpp1_inst_n_2,
      Q(6) => rdpp1_inst_n_3,
      Q(5) => rdpp1_inst_n_4,
      Q(4) => rdpp1_inst_n_5,
      Q(3) => rdpp1_inst_n_6,
      Q(2) => rdpp1_inst_n_7,
      Q(1) => rdpp1_inst_n_8,
      Q(0) => rdpp1_inst_n_9,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_0_IR_vdma_0_xpm_fifo_reg_bit_16
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_0_IR_vdma_0_xpm_counter_updn__parameterized6_17\
     port map (
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[9]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdpp1_inst_n_10,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(9) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(8) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_6,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_9,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\design_0_IR_vdma_0_xpm_counter_updn__parameterized7_18\
     port map (
      Q(9) => wrpp1_inst_n_0,
      Q(8) => wrpp1_inst_n_1,
      Q(7) => wrpp1_inst_n_2,
      Q(6) => wrpp1_inst_n_3,
      Q(5) => wrpp1_inst_n_4,
      Q(4) => wrpp1_inst_n_5,
      Q(3) => wrpp1_inst_n_6,
      Q(2) => wrpp1_inst_n_7,
      Q(1) => wrpp1_inst_n_8,
      Q(0) => wrpp1_inst_n_9,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^full\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.design_0_IR_vdma_0_xpm_fifo_rst_19
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[9]\ => \^full\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 7056)
`protect data_block
eyeIaMGPupudzUOZl27sdbOHZ1TVj6IcIpbMIFW31kb44cOFSF8Lr+f3WnaT+oHxrkrL07JQf9eU
Cm1lKP/vLKZZohSj8Iuv9iwTh5FFMYN8bOy1TSiJXtz/jSGRIYgeLcTsO9rYkdhewNIKxzHbb5bT
VsBBTVQZsuTbQP39RfrjAXPJL3znuyBL1+rVTpQqX0ZH476NNWdYH0JqyZmoKWllXe2nrjbLBLqR
rvVwqB7msvr2WvChv1WDbT+VnFyguug/5pd+a1g20Az91Yzv5Rg2Xb+jI6Uom8eu48ACHuJLY4Ay
jKZW9S6JOShrREmNv+4WXwpQB0/oe8cVr9oPeKp+uQMHbqoRKtvGjeaXOF5jOtSTwLJ9IGIj+qDv
OJaT7DXEuzio62iXxrymNvQcPAHpopxFgEckSlPdzpX80mOSIKAWJXkqtRA2wiYqOXfmlkQ7D65K
J0bAX/GkPxtjWHYc0E1sZr4zImIrVIOtSipCPu4ZeuKEgs1AvwnsvMoI7orc8Jf0vv/OjVv3NjOc
mzKDo5Hroy3wQkFpbJ8W30xM6ZjYbm07VY/4GPUJnUMp0ckiCA6bkzs6kPxMdk3R5oGgr0joUJlv
bea9B9VEf8NPsC1bKpDkTvn2BxEMArQJZKYmmfL1fFJaF/8aio0QwJxok/eU01q3M3YFybedkWi4
Gj9trH8KOs4Peu/Pl2EhNhefwT25jj48SRmdM5TR7RyLDy86GC4INMgHm5XR5wx42V+f3uXmFpZg
wmTSnzFQVVvPRRHCSgXWyCchp3+toOMrNzDXN7qgWm8JehXCWl6xND+94JMevW5qpAYB1lNlZCgL
I/JagewLi3fGcmNrBs1RXrU5hCQ26ubKH/Pe6atsTQvAVK4rkz+BdjklKTZMzN+tBuJOR1czR3SV
gtivUsWAi9PKn5e8T31bTTQDo64b2lv6yEdhgED+3DImKm5iai4s1MTR8h/LVIcOO2UCsLIAMM3k
XJTvpaqaqDVuGsLSJSko4stjlh3ldYn/hUSSPbM/DhcfgkWEzGgVovH/GwyIgP86LuAvGPWg9tSS
2W4C3v7h/B+2mrZ9+GRRJWcNOyf9wLPOsPz4VDVOHvVoiEsWcjuE8FnKhJ2WgER1Dm7Kn0ufQj0l
7VEwYAZAh7blDg0Tt7PBeBJjBrurRN4YAMbYPRzTECKq3B6m6E93/fpO/IFStH4GJo5TZ6GikyAL
LJb7B7gEy7qDxb/tV9jnEMZccNXVNB4FuPNfp4p/Vi+yoxcVG/N9w0JZKIElQNb00UH42riQYYEv
+ThB6bY+LJfxtNnJxHm9GDQ/8ZnKpmaJ4ferYuU63rCKnzf28LfdEpFAJq8lIxHnMcYxSJkSJRlY
nNaiEdomzU0PFOdCWzWDp6ouq6dQBQ9adby98qPTP1o2UHgb2Seq+0ACFN7EAkmbWEkkp+YmTLZr
muq4PiHf7uaIoLpFrTOWdX27mTvltgJwxNxMr/i83EJAIYczq9Ng3X7xWbTsVS79JLFu7kMUQteX
nNbZgp6B/lNlUhgqDgxKZK9QrgjblfZNkLUF5naBoQF5OsX7H28+VJAcyHiWodhwytsF1UxuqSer
hhaRBRlkWOILA38w6NXhLMm1lCGH5G3AFfNzmZfPcJMKhZzeepFCd3LaI5seLDEfqNKo56VNYPbB
NI+tvnolvZUWgcw3CRIUrGm0RlFve9jp3FdgijpBi0TatwO6I0Eh2rdBHby91wImdkE1VOIyNDK9
vxrTpHi1TaB18GfUdJRBKrN5sp2HO/WdvADm4c9lAgfSclRU5k+VM91XnpGEx0W8UKJNQ/qu7igc
yivFCK4KCZnN+X4m7mrrwI8rU0ob1EQIQO/zkAb1DwxowdGy2Jm1bNUDnq+3+5JvtM4q6IK34g6s
Kp5NNFSgJdHBEzDctaVYE3EoD7y5K09JXaJU/T53B+tjd/VQQORpsxR69blm8zlL3RirTLLY47HK
uzqaqKm/I6PV05Fw/+81/0KgbByom3e9gLrAu6BN3NewXJXAGUFIytSOmDVm+9Ru7Izu6t46rUK2
PF3qb+qfaqVxYQAdufM5nqfoOgyVY9vMJ287dFxQO1haPzcok5bNnZqk/CcA3gDTa+3ga9wS11zA
W5I4DC7jWTf/kGQASl9MkOQ2YzOP4oE+gkaZVZ6/VQdGGwPxVUyzr8zwueA9LYx8JXqcyREX3KvX
AaUh8ZNqMllQ+wf4sTFwUn9QcFfB5GcoqDSkHgdRm5kAVt92Qn8e4R+XtYilK9lwo+0EfOPY6SuS
xCULd+yOF80bxK3tsBdiOp+8mPsoFCIXOrM2RcQ6fh8lo7z+7FH+NgBOPCsEKgOVtUbwZHGelk1y
X3I0WRfLtUNmy8RmrlSQbAPq1hO2atWhZDLTQb8biQ8ZePq0dp6cjsrinexkMYWP0fS3qIQPK1y1
i5dAz1Or+Eu7SSOlYtQ37AFEwiUWD9uODeqZquwsDLsaephWHdE4UGvkOL+toFIT7gBC261E+msD
a2FgJvRl1Q50l7MEcaEkD00eQcwfTWA+/q0Byg53L9oo72KVZjuzaBAM/mkzhrg1dm9YTwhhuB/f
0RajytH9SiQMb/N6IPQMPLqoFprSM13joOwYytbgb2ZkWuIH88OKGKJk5lMrRTMcPIhLzQYFNlhh
68Wjetl0EKxbPIsj+RaYQCGozt27xfY5r+oKuAJKJ7THO+EFk3oEOQ5W40dplUHV3mc0McFiXEKj
yWbVMODC1HtGOGHPOd3VAVRjdDiOZmsrZXqbqlCWKv+nWYll6wZaL6nR1VqSt9GQERSCVi4j8/r2
YyM/0s6BblWMZEhUVaE8Bdcj9ZeZMbvTks4KXGKUSWQ/qeNDaeuuR3cgu9l/Fit8ArSxHjW3Ubyj
jLA2K1bcPQ9LRf103v+aXS0PKraoPHGrwtYcvZayEfRBdJG17j+oxRWE85n17romxd9+ym3r75Ie
Abw3kKVS7clccdtw/FfRb0lSUvpmQqQhV4m+QfDYjdUvlv0zbgv1wL3byR8gJDAoNFGMj3qvRMWW
bgfNm6dSi45OCm5XkkuIEmT059xiH8I7mlcrPwggznUN34og7bw5gYxcegJIa9dkgXJbsaEeo4VC
dp5aUQhj81N6RcTB0+s7AjhGvSWeLwC4KbKp4hU0dLJTcNcvyw1QPcFr2lgTroC5ST6g5cE+m4VX
yRBixxsI+EpgwkNCd1QwXLNG9aKXy+lXMLJoSlEoJV1eEr3cqaM51MmrTi0WZamgaQ6MRhrRY4th
niG/LA0K2R19AFsiOM/bE+WazFSQkg6q8ndC4/ltRp23KR2+TN6HEKXlj0MdaleMVo27BskJksUn
PxccLW2pUUkKlb2t8izki9QvJ4u51YBn5NVoXvZ350zjCRRzFzbhSjPW9mZvV3BelmFGyNr7ojnW
P8vi2xiXMc5fK1lrQ69LhX1iQ9HIsO60Tcnm8Vn6cAPS8GSSI39EiQJXaxDAEwmPhGPBnl/dIPBw
byp/+Y0bIT5cdM/rYFUaMVGVkLPIt38YxPNcDPebS2Qv8HdfSJC+CB+juTewxxlmD2sTnDOn/HcJ
bvlF9486lqtJogUhyrvyrv04KoIvhczOE/PR5BdlzeCM4JsMmwcG4ucKTGYSKDw0ENR27dWSGFcR
96b6NEaIMxtynDBvrErbsTYugWHdbw6fEodSr9MgvZaJOFWkGyvW54/HwrEusAPyEJ/9mBjCMwuj
qsL8wPxcvv3vdMKiVR3fUiHrciZGjs3RNoiqPOPTnZFyiQU08I/zC+JfAmuCFJuEJOHsoVuA2M+z
6Lau5n496yZK4c2UL8yztBHnQVKU4R3x5iijN3Q2dLwA5N6eXDP7dnD5v1FK5wMjmtHsv56hL1dZ
LXUtLKEggs9JmqNmaloMCPKvd+rgI2mVu2Ukag9m+CBeSezHBGaY3tKafQNvUOD5pxaREcEx1J2t
o3uQHmH1Hi2PRtFUGDWv62UsOY/wM7LQvZQz7qYW7+ocKkDehngSL0hZal6R+xL85Vhls4nPuqHo
0Vl4yoTzeYZseXre9+mICdqwKoF1VPU2sEmQsEsfT2Z4OSJprW4fpq1UH9pE1TSY7rpSYMH3iDMJ
rp3j/o+52f1k6BfW0Je6bJ4+Z/i2HNZec5v8odK2w6rFHkFz5hiiAdDB/wCZ7zpA7REHeKaRswtT
/ZxPRHbb2gx2UfH4MVrQ5182s6Ek/yev0CY/dj73qtrj4ECiIasTEcPRtWjEvXOtlLOAndlkq5EZ
YiHkAoeyO+Hm5Xt687faTPAU5YCqf+oFIqRXnbVUpJkjG6J9nW2SozGXiNOk4FEiAVWmxYTkNlcy
+tGlme62PgJkqcoywT5N4wO/+dd0CHVeYo6T/nXQh88CPOJjlMu8RJmBlVlfK6305/5HFgAjT+NP
DYH9aYYJYY8jJuv/o6oFGDh3hFOPA4diwEqzp9wWGON1SijIr4QgKh2zDqnbBdVcQmAwp124ZO97
G13l1LdtRd6xpo9tY9FFMAxXDotqUfPHk8p3DwETDBgsJSpmjpE2imBdgyGAXWyt1IvTo2ncrl+O
ez3TiGemyxNdn3HbTTvXjheIUym5a0GtL3Mpdmvbzh6xTQnn35ZoBd6oQTBjN8MAeGj2xJvgEy8i
4eKltgEOVyg33FeXdLtcTMkWpsT9TTT9hPQvty2WIHkiX0Kl8oz8nHjdNpFmVhTh3UtUevvs6+5V
fNTf0xeNX7SWmjFfTozfgdKifXcxtefRDZqo3GhcWVFu4zP4pVuteP2ONzqbBA1uMAf0JCoQZSTq
Z/ApAKkaTdAgJ+RmEUdzcRzUmb3gclQXj04HqmKcEdbp7BXF0TmTmz8vyE45EMdS7+HhzKPvekZP
etYXJU1WHO2XTGZJDGGn5TT3PsrrDrGr6o4MJ0d8geMsQSs3MRSrkjMZU+eFPU6pqgU8qzvkLdwn
D63VMu4dAcvspmpu30QzQuKfIftTxkfArjFWqFVMgQoFIOZYCXEV/7os5BXYTTXK9Je1lQs4J987
5SYKZ0TvvQA7l4LKl5GMIUkXqg80JzqDFdGolN12OqIEKi+m1/Uw3k+Vnhj4u6P+usvq65ffvW/D
UoyTgd/nKI8Gr+q5jMWwis8NyznaJR3MDbi9AjsACB2bcBKgeQGXymj7CTxTUpcEHSxbPm20VTxh
inOb++J7OL5tu4afek2w4UacpiIInxDgqo88FLKzNGenv637ZMVINZ7mT4CG5oJDLxnehJskJTaC
EnKSlXVu/XUju1ZtZ3469hCjdAolQajrX+ca1ZYU7JZUMZ45Xyr/K8Fn+l39p7t7zXv0e6zQRdj5
S0ijR2P6OzSYfQoYXaT+GYe/XQMP7bFf9O90t3KNGiYZseVt5MvDUY4LiotAsIqp9Cy9vdZ0UehJ
SQlEWYdcyhRhWiV5iaPUE891kVHMUJyifunBvV1acDuhS/lrWmBnKwIDQ+6YCpuaCSXUyfXkE0XC
xi4CJOBPe21jRNt5T2jLceF7/LknRbOXTwxMUjDvfyNEI6zDsfPFsVaRQqj1D4NyRY4CUNoaO2A5
uB4rORQlkFW1E0GpZRAPR6x56dOEPD8LxZezSKSDS6e5GO6oQwtBQ9UOOWE7QPgFFNRqEwPAGLQM
QZACcdarikbVzf+5vlr2j2mWh7R4ujl+s8gBVoQ5Y123avcO0LKvYm0/KcLYPI5vsX2FzSMsqVnO
9T9EDaCBTG2ET/phBVQaU93aeJIXh4EZXCsZxgqV3PuckL6adhQFmlM7wakynaLXyPtlTfmlvtVA
/S/CaoqV/vWL1U43SXKHqmg0szY2IRmMbA/TzBsU4wlImiS7oaYitxcWdY49xf3xaDTRwuE+yc4w
XRwJmMhl/EWsreodYTkD+dPltIRhPq0N4T5rDIF542WDZcgHFs5hby9zbzYm8PxtFEiSgC0nwKRu
OLngMHCTUrQbKv+UZF58w2jl89CfSGpIKtMNFUExiKSsz3rTPIBO1gCyRtEpwnzxujMD6mnXgRnZ
6+YSOAVomkxjcKfj7QrH/A1GYqkv66kaLLW47g/m79SjfYd/ty07WE1JvBfFt0J4z228UIy3ABfg
WsoRKFzpvnK0nXnGdqTqcdm+gdwzbu8IVcMVRa80zu+a/8S7Jlv6hL8bnD46789FfHaUlqgQ02iv
QQKyrBIOJDUt3dL6jU7k5Xq8zLDJbwq28T6/azWhMBEm7l92Z5AJZoUrohsbmFaOUxJ6tf8Ienps
nulGVMq7l9TvW5ouXZau4de+fpukY2nSIPE9B1K8xTL9BGhtRHhCWEqcURxEMxOh8iP701g1W5wA
UFjdue5N/QguwDe9/NzlvkE13+I8TEryNIA2/hinTASHdoI/5syodOSkJIQsIdJLr0/EJBRHqwog
VXI1C/youlzFHkHcatkJSeBQgVrfHbORwL5bcPbJ/InPQnA1CmkgHciCa1fEr0+kgjw2+MtIIYhZ
uwHbKW9PDn6+PXtuv49QaBFMUDwktGgEblr4YRxk85z5gcfKrS4QI2bJkjlRTE4NKN4xlJlK2vYj
r6NFpQpPDdxPbqxIxiLKOrpX4883PP9XYUHgAOnHfImFujlR/eJV9MGtj8ZHHzs+4yE7k2XhrdEf
7ZlIXJALhv+puSmi5OXArsNPhuBkj6+VTHjIZl0w0oXV2Ez4bpEqbVs0rq+0e9t2pfNCE6EiUxMw
j0B+zQnUVl/ebydnCyuTcuuqfdsEcbL9fyk+E0JQYvY2vKXCpVEVqpGIZmVJ5DYNTvWY0RusGeUO
yVSgTkjrfzmv4NDPXxV1jaQmwa+bfKBUnXEs6FeJnUzhIOY2gTbkL9/tcKuJfhb/Ob1VnLf+H6r0
0vj4bY+THOmLJKu34lfzZquCYPDvL9Fe5SRh8r0qzsrF3w2Vn53ABdskIEjYjf4Eb01Ne/Hf/K6s
+eITdv51QRxIFKjRwQcyMDwdzuk6s7fmlOmcdS4gSKRdMgsiFOrql/98sA5lbZl5fqXJ8LTVwbYz
WAwyuLuzL2Uunui5FpKalzxh2BiQ8VMsTNf0iL6vl13XY5Yp6ahPkVr/EKpDBNTuTiyNWNxyQLei
ENNU24T1J9EXvlbazoRxspXDXV+o+a2u5CiaJ4fCZhFo5RbEd3QeS0unQRCi3Prq3d8ebd9SuHfk
CAxHsKdRbuu4esx4Uo0Sgu1VHvvJ6wDMtm74+MbSlncmSwhGSBXdymKS5pq1fVtxTklgjZk/7PyG
mhZJ8dQf0U5Wiw7109yK3L57xKCGl+0EPgX0bJ2kqXENmdEWaYxjB4wYzFNrcl64PK3H3NyG5h/P
dvQKU+P/aEKkQgtgpdE5a8ZClU2g6b7Ov3uCuTEDap8lTVSwNKM9sebAPeRCLayLhA5XfbNx7nh0
vpzEbfIWQIcEITc06MfghylctZjAwNre+g6g36xHVzXPts26KLZW+9wvys963XIXbVpL0ahRKsWb
XlF7XePL7nSJ8Ga/TFnRXgGVDFpVsvEO1cHrwUSGP4cIlE42nbbahYvqBmcSu7edWc9bcjEl60mo
nOkv82Y+OdSAiA/mXAcVSw1lWT8xom2SbWOD6u82yyJyZMEFESipqb9C6fdYorR+VGMPVG4F0+rq
NJqHJBfGMBePrxzvNk4oeaF7AknW1n0O4ObwLaB9cbUGsDxH0/vLk0rnJqL6AFWvE3yHCgzCjzaP
OKXPUhUpJaqv15ZSlW2NpU7zJATooy1GxVuvuWCRWZpUwwMRkfzXILTWlAC3pjhY5XwrxAVWFmhk
sfM+k4BT9kf7YUKSXQJZIB/TRul6gxeNz3tGx+o1ThEgkpD6FMIG9JU+LvRHZrVIH4A3ZB9egGRg
HTTw9RWPkMdT7cnmCPDvnHZGk63kVgLjCfzeziJ4SnafXNnnfRt+0u4xGEmzzohs6QfwD2hjNAOD
+/+2L+xjLK9lShZMweenuIr4c1N40hjB5n2n2S73h40UnMAgwSrgnom+OilL9MNu3Krq6uTTaPG2
Tj8qpg32PC34XQsy5HLIT3GNcdxRDWw3fO2SCyzHXTVmtNY8cMCl2qVKQ1anE5HgbYrsUlYgwBtk
Ravn22eD6d0GRyw7waeApgsvq/ieaGxx8GKS4ljGVxog8owutfx0/x7N24Uy8nnrSFXHtm9b4raT
FH+plt/7qL57J9A/WPmNWTExrEWVVIKSLVxeLyWkZYkDL8lSvHIAFQFFnjbL4TbWRyXce/jKVX8b
3CaQW5Rek/1UsMdKwR6mldtZTm53ruxL1RK0bOE6z2ey1eRoDd92o1cLx/gk5vgJWi/AYQ/gudvt
RKZ/HmolrmdLDJh6DeNEQ0BXEY46RH6m7MyPDiMC761YCCP43InQv/bG9S7Cs7vWWFS2Dt/v/Crl
Xv/jJOthpkgfW83uowkehBaYaCpDa9Dyxtydkrq3a+PApDpiHKJl5YAf9RxhZN1E5DhpJ3zveDLl
+bBkEXoCKwj8CCdDa4mZRtg1T9wRUFuN/rH6l7ayNJLmT0SyRydTJ0UFJu/UC64Z+EAN6jfCk7Do
uhRbnDJZXTpULqMp5egb2zE3Z4rRNH1rgK5w6ZH5pq4JapYbSRk7g2R/WjxYpzTcJ2ZlfWnA+kFK
ouWOlyBVbMkFcu1NGYDle+WpvHGDWns6KeEYquzlU3P+uI0WelTS3vL2jjvsuQ+6nkfBqJOiKBl6
f9sCjHAbrrOdLD0rD/67G49aaK1E/K+xx9sVmI2pzw0QYLQKxl7QTQ/Dvd83gi4yKzstenilLXBs
V1xf3EO6P5A/xuwanUYkWP95dvAi/Je0f/ndPQF/+Lw8SIvC9ENun5cJWMBlZmR6RsO5SnX3/VRx
8zqmldp+OGgVXGXEH3t3l1NzSVYzxQ042ZSkpWLcIUwJVirUcMNr0ghhQ9Dx9eetoGnwiPXu/E0Z
Tk0a60xjtJLqzsEHifdtjQ6uU9EkYDbLZjJB8ZzBzR4Zb+R1RLvgefIANi1ye/xDENc0aSvxBsF3
Ejyx2Tu0ePbVlN5dZJzTFb3OHM97yCXKaC25T6sITXNjW7Wlkf2OCt9yTUym9pWvxU73Oe8LQsgU
/3iavqojPMQjGA7ifq2YJro9wRIr6K9CVR79U42btp2sSXC4ME/Vpuy0iU6Ar2X9BfA+TQk3TFsE
fYRArdq244sPfX3XWhgP6jieOZi00r2uX57rtacZOLsGZU8433Q35WeIhCS+sthm4PyRVcCpra55
pkrRHgb8sXJMhWhIHd42co4Rlk3XYmDhM/UXeL4QNGUofL4Pm9hz9zpfQghiG69SpR4tDvTY7iEq
3OoCb7XJQQ8woIOiyD4M/b3V0TBScxREn6oo2IPvO1UqABZ74A8JvGVMjW5BlPnjO7D3Rcj5g3r8
zSEXsCooiZUgMtFm6XZZnT23jhy2alGhIUoq3VlTek2Ylred+Ifx1tJj8j6X
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_mngr_64 is
  port (
    s2mm_fsize_mismatch_err : out STD_LOGIC;
    cmnd_wr : out STD_LOGIC;
    fsize_mismatch_err_s1 : out STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    s2mm_lsize_mismatch_err : out STD_LOGIC;
    s2mm_lsize_more_mismatch_err : out STD_LOGIC;
    s2mm_valid_frame_sync : out STD_LOGIC;
    s2mm_stop : out STD_LOGIC;
    s2mm_tstvect_fsync : out STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    s2mm_valid_video_prmtrs : out STD_LOGIC;
    initial_frame : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    dma_err : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    frame_sync_out0 : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    halted_set_i_reg : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    repeat_frame : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hsize_vid_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\ : out STD_LOGIC;
    s2mm_fsize_mismatch_err_s : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[95]\ : out STD_LOGIC_VECTOR ( 80 downto 0 );
    \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    scndry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_fsync_out_m_i : in STD_LOGIC;
    fsize_mismatch_err_s10 : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    decerr_i : in STD_LOGIC;
    slverr_i : in STD_LOGIC;
    interr_i : in STD_LOGIC;
    undrflo_err0 : in STD_LOGIC;
    ovrflo_err0 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s2mm_valid_frame_sync_cmb : in STD_LOGIC;
    stop_i : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]\ : in STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_packet_sof : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ : in STD_LOGIC;
    s2mm_fsize_less_err_flag_10 : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\ : in STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \cmnds_queued_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_mngr_64 : entity is "axi_vdma_mngr_64";
end design_0_IR_vdma_0_axi_vdma_mngr_64;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_mngr_64 is
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_CMDSTS_n_5 : STD_LOGIC;
  signal I_CMDSTS_n_6 : STD_LOGIC;
  signal I_SM_n_100 : STD_LOGIC;
  signal I_SM_n_101 : STD_LOGIC;
  signal I_SM_n_102 : STD_LOGIC;
  signal I_SM_n_103 : STD_LOGIC;
  signal I_SM_n_104 : STD_LOGIC;
  signal I_SM_n_105 : STD_LOGIC;
  signal I_SM_n_106 : STD_LOGIC;
  signal I_SM_n_107 : STD_LOGIC;
  signal I_SM_n_108 : STD_LOGIC;
  signal I_SM_n_109 : STD_LOGIC;
  signal I_SM_n_113 : STD_LOGIC;
  signal I_SM_n_114 : STD_LOGIC;
  signal I_SM_n_115 : STD_LOGIC;
  signal I_SM_n_116 : STD_LOGIC;
  signal I_SM_n_117 : STD_LOGIC;
  signal I_SM_n_118 : STD_LOGIC;
  signal I_SM_n_119 : STD_LOGIC;
  signal I_SM_n_18 : STD_LOGIC;
  signal I_SM_n_22 : STD_LOGIC;
  signal I_SM_n_23 : STD_LOGIC;
  signal I_SM_n_24 : STD_LOGIC;
  signal I_SM_n_25 : STD_LOGIC;
  signal I_SM_n_26 : STD_LOGIC;
  signal I_SM_n_27 : STD_LOGIC;
  signal I_SM_n_28 : STD_LOGIC;
  signal I_SM_n_29 : STD_LOGIC;
  signal I_SM_n_30 : STD_LOGIC;
  signal I_SM_n_31 : STD_LOGIC;
  signal I_SM_n_32 : STD_LOGIC;
  signal I_SM_n_33 : STD_LOGIC;
  signal I_SM_n_34 : STD_LOGIC;
  signal I_SM_n_35 : STD_LOGIC;
  signal I_SM_n_36 : STD_LOGIC;
  signal I_SM_n_37 : STD_LOGIC;
  signal I_SM_n_38 : STD_LOGIC;
  signal I_SM_n_39 : STD_LOGIC;
  signal I_SM_n_40 : STD_LOGIC;
  signal I_SM_n_41 : STD_LOGIC;
  signal I_SM_n_42 : STD_LOGIC;
  signal I_SM_n_43 : STD_LOGIC;
  signal I_SM_n_44 : STD_LOGIC;
  signal I_SM_n_45 : STD_LOGIC;
  signal I_SM_n_46 : STD_LOGIC;
  signal I_SM_n_47 : STD_LOGIC;
  signal I_SM_n_48 : STD_LOGIC;
  signal I_SM_n_49 : STD_LOGIC;
  signal I_SM_n_50 : STD_LOGIC;
  signal I_SM_n_51 : STD_LOGIC;
  signal I_SM_n_52 : STD_LOGIC;
  signal I_SM_n_53 : STD_LOGIC;
  signal I_SM_n_54 : STD_LOGIC;
  signal I_SM_n_55 : STD_LOGIC;
  signal I_SM_n_56 : STD_LOGIC;
  signal I_SM_n_57 : STD_LOGIC;
  signal I_SM_n_58 : STD_LOGIC;
  signal I_SM_n_59 : STD_LOGIC;
  signal I_SM_n_60 : STD_LOGIC;
  signal I_SM_n_61 : STD_LOGIC;
  signal I_SM_n_62 : STD_LOGIC;
  signal I_SM_n_63 : STD_LOGIC;
  signal I_SM_n_64 : STD_LOGIC;
  signal I_SM_n_65 : STD_LOGIC;
  signal I_SM_n_66 : STD_LOGIC;
  signal I_SM_n_67 : STD_LOGIC;
  signal I_SM_n_68 : STD_LOGIC;
  signal I_SM_n_69 : STD_LOGIC;
  signal I_SM_n_70 : STD_LOGIC;
  signal I_SM_n_71 : STD_LOGIC;
  signal I_SM_n_72 : STD_LOGIC;
  signal I_SM_n_73 : STD_LOGIC;
  signal I_SM_n_74 : STD_LOGIC;
  signal I_SM_n_75 : STD_LOGIC;
  signal I_SM_n_76 : STD_LOGIC;
  signal I_SM_n_77 : STD_LOGIC;
  signal I_SM_n_78 : STD_LOGIC;
  signal I_SM_n_79 : STD_LOGIC;
  signal I_SM_n_80 : STD_LOGIC;
  signal I_SM_n_81 : STD_LOGIC;
  signal I_SM_n_82 : STD_LOGIC;
  signal I_SM_n_83 : STD_LOGIC;
  signal I_SM_n_84 : STD_LOGIC;
  signal I_SM_n_85 : STD_LOGIC;
  signal I_SM_n_86 : STD_LOGIC;
  signal I_SM_n_87 : STD_LOGIC;
  signal I_SM_n_88 : STD_LOGIC;
  signal I_SM_n_89 : STD_LOGIC;
  signal I_SM_n_90 : STD_LOGIC;
  signal I_SM_n_91 : STD_LOGIC;
  signal I_SM_n_92 : STD_LOGIC;
  signal I_SM_n_93 : STD_LOGIC;
  signal I_SM_n_94 : STD_LOGIC;
  signal I_SM_n_95 : STD_LOGIC;
  signal I_SM_n_96 : STD_LOGIC;
  signal I_SM_n_97 : STD_LOGIC;
  signal I_SM_n_98 : STD_LOGIC;
  signal I_SM_n_99 : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\ : STD_LOGIC;
  signal \^master_mode_frame_cnt.frame_number_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal VIDEO_GENLOCK_I_n_2 : STD_LOGIC;
  signal VIDEO_REG_I_n_100 : STD_LOGIC;
  signal VIDEO_REG_I_n_101 : STD_LOGIC;
  signal VIDEO_REG_I_n_85 : STD_LOGIC;
  signal VIDEO_REG_I_n_86 : STD_LOGIC;
  signal VIDEO_REG_I_n_87 : STD_LOGIC;
  signal VIDEO_REG_I_n_88 : STD_LOGIC;
  signal VIDEO_REG_I_n_89 : STD_LOGIC;
  signal VIDEO_REG_I_n_90 : STD_LOGIC;
  signal VIDEO_REG_I_n_91 : STD_LOGIC;
  signal VIDEO_REG_I_n_92 : STD_LOGIC;
  signal VIDEO_REG_I_n_93 : STD_LOGIC;
  signal VIDEO_REG_I_n_94 : STD_LOGIC;
  signal VIDEO_REG_I_n_95 : STD_LOGIC;
  signal VIDEO_REG_I_n_96 : STD_LOGIC;
  signal VIDEO_REG_I_n_97 : STD_LOGIC;
  signal VIDEO_REG_I_n_98 : STD_LOGIC;
  signal VIDEO_REG_I_n_99 : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal cmnds_queued_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal crnt_hsize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal crnt_start_address : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \^datamover_idle\ : STD_LOGIC;
  signal dm_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dma_err\ : STD_LOGIC;
  signal flag_to_repeat_after_fsize_less_err : STD_LOGIC;
  signal frame_number_i : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal \^hsize_vid_reg[15]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^initial_frame\ : STD_LOGIC;
  signal initial_frame_i_1_n_0 : STD_LOGIC;
  signal load_new_addr : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tready\ : STD_LOGIC;
  signal mstr_reverse_order : STD_LOGIC;
  signal num_fstore_minus1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_11 : STD_LOGIC;
  signal p_0_out_carry_n_12 : STD_LOGIC;
  signal p_0_out_carry_n_13 : STD_LOGIC;
  signal p_0_out_carry_n_14 : STD_LOGIC;
  signal p_0_out_carry_n_15 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal \^repeat_frame\ : STD_LOGIC;
  signal repeat_frame_nmbr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^s2mm_fsize_mismatch_err\ : STD_LOGIC;
  signal \^s2mm_tstvect_fsync\ : STD_LOGIC;
  signal \^s2mm_valid_video_prmtrs\ : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tvalid\ : STD_LOGIC;
  signal s_h_frame_number : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tstvect_fsync0 : STD_LOGIC;
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal valid_frame_sync_d1 : STD_LOGIC;
  signal valid_frame_sync_d2 : STD_LOGIC;
  signal zero_hsize_err : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
  signal NLW_p_0_out_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_p_0_out_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7\ : label is "soft_lutpair55";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) <= \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  datamover_idle <= \^datamover_idle\;
  dma_err <= \^dma_err\;
  \hsize_vid_reg[15]\(12 downto 0) <= \^hsize_vid_reg[15]\(12 downto 0);
  initial_frame <= \^initial_frame\;
  m_axis_s2mm_sts_tready <= \^m_axis_s2mm_sts_tready\;
  repeat_frame <= \^repeat_frame\;
  s2mm_fsize_mismatch_err <= \^s2mm_fsize_mismatch_err\;
  s2mm_tstvect_fsync <= \^s2mm_tstvect_fsync\;
  s2mm_valid_video_prmtrs <= \^s2mm_valid_video_prmtrs\;
  s_axis_s2mm_cmd_tvalid <= \^s_axis_s2mm_cmd_tvalid\;
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_cdc2dmac_fsync,
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      Q => s_h_frame_number(0),
      R => scndry_reset2_0
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_cdc2dmac_fsync,
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      Q => s_h_frame_number(1),
      R => scndry_reset2_0
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_cdc2dmac_fsync,
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      Q => s_h_frame_number(2),
      R => scndry_reset2_0
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_cdc2dmac_fsync,
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      Q => s_h_frame_number(3),
      R => scndry_reset2_0
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_cdc2dmac_fsync,
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      Q => s_h_frame_number(4),
      R => scndry_reset2_0
    );
I_CMDSTS: entity work.design_0_IR_vdma_0_axi_vdma_cmdsts_if
     port map (
      D(80) => I_SM_n_24,
      D(79) => I_SM_n_25,
      D(78) => I_SM_n_26,
      D(77) => I_SM_n_27,
      D(76) => I_SM_n_28,
      D(75) => I_SM_n_29,
      D(74) => I_SM_n_30,
      D(73) => I_SM_n_31,
      D(72) => I_SM_n_32,
      D(71) => I_SM_n_33,
      D(70) => I_SM_n_34,
      D(69) => I_SM_n_35,
      D(68) => I_SM_n_36,
      D(67) => I_SM_n_37,
      D(66) => I_SM_n_38,
      D(65) => I_SM_n_39,
      D(64) => I_SM_n_40,
      D(63) => I_SM_n_41,
      D(62) => I_SM_n_42,
      D(61) => I_SM_n_43,
      D(60) => I_SM_n_44,
      D(59) => I_SM_n_45,
      D(58) => I_SM_n_46,
      D(57) => I_SM_n_47,
      D(56) => I_SM_n_48,
      D(55) => I_SM_n_49,
      D(54) => I_SM_n_50,
      D(53) => I_SM_n_51,
      D(52) => I_SM_n_52,
      D(51) => I_SM_n_53,
      D(50) => I_SM_n_54,
      D(49) => I_SM_n_55,
      D(48) => I_SM_n_56,
      D(47) => I_SM_n_57,
      D(46) => I_SM_n_58,
      D(45) => I_SM_n_59,
      D(44) => I_SM_n_60,
      D(43) => I_SM_n_61,
      D(42) => I_SM_n_62,
      D(41) => I_SM_n_63,
      D(40) => I_SM_n_64,
      D(39) => I_SM_n_65,
      D(38) => I_SM_n_66,
      D(37) => I_SM_n_67,
      D(36) => I_SM_n_68,
      D(35) => I_SM_n_69,
      D(34) => I_SM_n_70,
      D(33) => I_SM_n_71,
      D(32) => I_SM_n_72,
      D(31) => I_SM_n_73,
      D(30) => I_SM_n_74,
      D(29) => I_SM_n_75,
      D(28) => I_SM_n_76,
      D(27) => I_SM_n_77,
      D(26) => I_SM_n_78,
      D(25) => I_SM_n_79,
      D(24) => I_SM_n_80,
      D(23) => I_SM_n_81,
      D(22) => I_SM_n_82,
      D(21) => I_SM_n_83,
      D(20) => I_SM_n_84,
      D(19) => I_SM_n_85,
      D(18) => I_SM_n_86,
      D(17) => I_SM_n_87,
      D(16) => I_SM_n_88,
      D(15) => I_SM_n_89,
      D(14) => I_SM_n_90,
      D(13) => I_SM_n_91,
      D(12) => I_SM_n_92,
      D(11) => I_SM_n_93,
      D(10) => I_SM_n_94,
      D(9) => I_SM_n_95,
      D(8) => I_SM_n_96,
      D(7) => I_SM_n_97,
      D(6) => I_SM_n_98,
      D(5) => I_SM_n_99,
      D(4) => I_SM_n_100,
      D(3) => I_SM_n_101,
      D(2) => I_SM_n_102,
      D(1) => I_SM_n_103,
      D(0) => I_SM_n_104,
      E(0) => E(0),
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0) => I_CMDSTS_n_5,
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\ => \^s2mm_fsize_mismatch_err\,
      \MASTER_MODE_FRAME_CNT.repeat_frame_reg\ => I_CMDSTS_n_6,
      SR(0) => SR(0),
      decerr_i => decerr_i,
      decerr_i_reg_0 => decerr_i_reg,
      dma_decerr_reg => dma_decerr_reg,
      dma_slverr_reg => dma_slverr_reg,
      err_i_reg_0 => \^dma_err\,
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      interr_i => interr_i,
      interr_i_reg_0 => I_CMDSTS_n_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => \^m_axis_s2mm_sts_tready\,
      \out\ => \out\,
      ovrflo_err0 => ovrflo_err0,
      repeat_frame => \^repeat_frame\,
      s2mm_lsize_mismatch_err => s2mm_lsize_mismatch_err,
      s2mm_lsize_more_mismatch_err => s2mm_lsize_more_mismatch_err,
      \s_axis_cmd_tdata_reg[95]_0\(80 downto 0) => \s_axis_cmd_tdata_reg[95]\(80 downto 0),
      s_axis_cmd_tvalid_reg_0 => \^s_axis_s2mm_cmd_tvalid\,
      s_axis_cmd_tvalid_reg_1 => \^cmnd_wr\,
      scndry_reset2_0 => scndry_reset2_0,
      slverr_i => slverr_i,
      slverr_i_reg_0 => slverr_i_reg,
      undrflo_err0 => undrflo_err0,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.design_0_IR_vdma_0_axi_vdma_sm
     port map (
      CO(0) => VIDEO_REG_I_n_101,
      D(80) => I_SM_n_24,
      D(79) => I_SM_n_25,
      D(78) => I_SM_n_26,
      D(77) => I_SM_n_27,
      D(76) => I_SM_n_28,
      D(75) => I_SM_n_29,
      D(74) => I_SM_n_30,
      D(73) => I_SM_n_31,
      D(72) => I_SM_n_32,
      D(71) => I_SM_n_33,
      D(70) => I_SM_n_34,
      D(69) => I_SM_n_35,
      D(68) => I_SM_n_36,
      D(67) => I_SM_n_37,
      D(66) => I_SM_n_38,
      D(65) => I_SM_n_39,
      D(64) => I_SM_n_40,
      D(63) => I_SM_n_41,
      D(62) => I_SM_n_42,
      D(61) => I_SM_n_43,
      D(60) => I_SM_n_44,
      D(59) => I_SM_n_45,
      D(58) => I_SM_n_46,
      D(57) => I_SM_n_47,
      D(56) => I_SM_n_48,
      D(55) => I_SM_n_49,
      D(54) => I_SM_n_50,
      D(53) => I_SM_n_51,
      D(52) => I_SM_n_52,
      D(51) => I_SM_n_53,
      D(50) => I_SM_n_54,
      D(49) => I_SM_n_55,
      D(48) => I_SM_n_56,
      D(47) => I_SM_n_57,
      D(46) => I_SM_n_58,
      D(45) => I_SM_n_59,
      D(44) => I_SM_n_60,
      D(43) => I_SM_n_61,
      D(42) => I_SM_n_62,
      D(41) => I_SM_n_63,
      D(40) => I_SM_n_64,
      D(39) => I_SM_n_65,
      D(38) => I_SM_n_66,
      D(37) => I_SM_n_67,
      D(36) => I_SM_n_68,
      D(35) => I_SM_n_69,
      D(34) => I_SM_n_70,
      D(33) => I_SM_n_71,
      D(32) => I_SM_n_72,
      D(31) => I_SM_n_73,
      D(30) => I_SM_n_74,
      D(29) => I_SM_n_75,
      D(28) => I_SM_n_76,
      D(27) => I_SM_n_77,
      D(26) => I_SM_n_78,
      D(25) => I_SM_n_79,
      D(24) => I_SM_n_80,
      D(23) => I_SM_n_81,
      D(22) => I_SM_n_82,
      D(21) => I_SM_n_83,
      D(20) => I_SM_n_84,
      D(19) => I_SM_n_85,
      D(18) => I_SM_n_86,
      D(17) => I_SM_n_87,
      D(16) => I_SM_n_88,
      D(15) => I_SM_n_89,
      D(14) => I_SM_n_90,
      D(13) => I_SM_n_91,
      D(12) => I_SM_n_92,
      D(11) => I_SM_n_93,
      D(10) => I_SM_n_94,
      D(9) => I_SM_n_95,
      D(8) => I_SM_n_96,
      D(7) => I_SM_n_97,
      D(6) => I_SM_n_98,
      D(5) => I_SM_n_99,
      D(4) => I_SM_n_100,
      D(3) => I_SM_n_101,
      D(2) => I_SM_n_102,
      D(1) => I_SM_n_103,
      D(0) => I_SM_n_104,
      DI(0) => I_SM_n_22,
      \FSM_sequential_dmacntrl_cs_reg[0]_0\ => \FSM_sequential_dmacntrl_cs_reg[0]\,
      \FSM_sequential_dmacntrl_cs_reg[1]_0\ => \^s_axis_s2mm_cmd_tvalid\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \^dma_err\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \^s2mm_fsize_mismatch_err\,
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ => I_SM_n_18,
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ => VIDEO_GENLOCK_I_n_2,
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1\ => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\(0),
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0\ => fsize_mismatch_err_s1,
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\ => \^s2mm_valid_video_prmtrs\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15 downto 3) => \^hsize_vid_reg[15]\(12 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(2 downto 0) => crnt_hsize(2 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ => \^cmnd_wr\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\ => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\,
      \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ => I_SM_n_23,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(4) => I_SM_n_105,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(3) => I_SM_n_106,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(2) => I_SM_n_107,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(1) => I_SM_n_108,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(0) => I_SM_n_109,
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(4 downto 0) => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0),
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(4 downto 0) => s_h_frame_number(4 downto 0),
      Q(5 downto 0) => cmnds_queued_reg(5 downto 0),
      S(6) => I_SM_n_113,
      S(5) => I_SM_n_114,
      S(4) => I_SM_n_115,
      S(3) => I_SM_n_116,
      S(2) => I_SM_n_117,
      S(1) => I_SM_n_118,
      S(0) => I_SM_n_119,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => I_CMDSTS_n_1,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\(0) => D(0),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) => dm_address(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]_1\(15) => VIDEO_REG_I_n_85,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(14) => VIDEO_REG_I_n_86,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(13) => VIDEO_REG_I_n_87,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(12) => VIDEO_REG_I_n_88,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(11) => VIDEO_REG_I_n_89,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(10) => VIDEO_REG_I_n_90,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(9) => VIDEO_REG_I_n_91,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(8) => VIDEO_REG_I_n_92,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(7) => VIDEO_REG_I_n_93,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(6) => VIDEO_REG_I_n_94,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(5) => VIDEO_REG_I_n_95,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(4) => VIDEO_REG_I_n_96,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(3) => VIDEO_REG_I_n_97,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(2) => VIDEO_REG_I_n_98,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(1) => VIDEO_REG_I_n_99,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(0) => VIDEO_REG_I_n_100,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      \cmnds_queued_reg[0]_0\(0) => \cmnds_queued_reg[0]\(0),
      \cmnds_queued_reg[7]_0\(0) => \cmnds_queued_reg[7]\(0),
      \cmnds_queued_reg[7]_1\(6) => p_0_out_carry_n_9,
      \cmnds_queued_reg[7]_1\(5) => p_0_out_carry_n_10,
      \cmnds_queued_reg[7]_1\(4) => p_0_out_carry_n_11,
      \cmnds_queued_reg[7]_1\(3) => p_0_out_carry_n_12,
      \cmnds_queued_reg[7]_1\(2) => p_0_out_carry_n_13,
      \cmnds_queued_reg[7]_1\(1) => p_0_out_carry_n_14,
      \cmnds_queued_reg[7]_1\(0) => p_0_out_carry_n_15,
      crnt_start_address(47 downto 0) => crnt_start_address(63 downto 16),
      datamover_idle => \^datamover_idle\,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      drop_fsync_d_pulse_gen_fsize_less_err => drop_fsync_d_pulse_gen_fsize_less_err,
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      frame_sync_out0 => frame_sync_out0,
      fsize_mismatch_err_s10 => fsize_mismatch_err_s10,
      halt_reset => halt_reset,
      halted_set_i0 => halted_set_i0,
      interr_i_reg => interr_i_reg,
      load_new_addr => load_new_addr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => \^m_axis_s2mm_sts_tready\,
      mask_fsync_out_i => mask_fsync_out_i,
      mstr_reverse_order => mstr_reverse_order,
      \out\ => \out\,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_fsize_less_err_flag_10 => s2mm_fsize_less_err_flag_10,
      s2mm_fsize_mismatch_err_s => s2mm_fsize_mismatch_err_s,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_tstvect_fsync => \^s2mm_tstvect_fsync\,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i0 => s_soft_reset_i0,
      scndry_reset2 => scndry_reset2,
      scndry_reset2_0 => scndry_reset2_0,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      \vert_count_reg[12]_0\(12 downto 0) => \^q\(12 downto 0),
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err0 => zero_vsize_err0
    );
I_STS_MNGR: entity work.design_0_IR_vdma_0_axi_vdma_sts_mngr
     port map (
      datamover_idle => \^datamover_idle\,
      datamover_idle_reg_0 => datamover_idle_reg,
      halted_set_i0 => halted_set_i0,
      halted_set_i_reg_0 => halted_set_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      scndry_reset2_0 => scndry_reset2_0
    );
\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_SM_n_23,
      Q => flag_to_repeat_after_fsize_less_err,
      R => '0'
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(0),
      R => scndry_reset2_0
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(1),
      R => scndry_reset2_0
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(2),
      R => scndry_reset2_0
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(3),
      R => scndry_reset2_0
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4),
      R => scndry_reset2_0
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1010000F101"
    )
        port map (
      I0 => VIDEO_GENLOCK_I_n_2,
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I2 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      I3 => repeat_frame_nmbr(0),
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\,
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8BB"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(1),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\,
      I2 => repeat_frame_nmbr(1),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      I4 => VIDEO_GENLOCK_I_n_2,
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(2),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\,
      I2 => repeat_frame_nmbr(2),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      I4 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(3),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\,
      I2 => repeat_frame_nmbr(3),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      I4 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I2 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\,
      I2 => repeat_frame_nmbr(4),
      I3 => s2mm_dmacr(2),
      I4 => \^repeat_frame\,
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => valid_frame_sync_d2,
      I1 => s2mm_dmacr(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I2 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I3 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I4 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => flag_to_repeat_after_fsize_less_err,
      I1 => valid_frame_sync_d2,
      I2 => \out\,
      O => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_5,
      D => I_SM_n_109,
      Q => repeat_frame_nmbr(0),
      R => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_5,
      D => I_SM_n_108,
      Q => repeat_frame_nmbr(1),
      R => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_5,
      D => I_SM_n_107,
      Q => repeat_frame_nmbr(2),
      R => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_5,
      D => I_SM_n_106,
      Q => repeat_frame_nmbr(3),
      R => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_5,
      D => I_SM_n_105,
      Q => repeat_frame_nmbr(4),
      R => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_CMDSTS_n_6,
      Q => \^repeat_frame\,
      R => '0'
    );
\MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => tstvect_fsync0,
      Q => \^s2mm_tstvect_fsync\,
      R => scndry_reset2_0
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_valid_frame_sync_cmb,
      Q => valid_frame_sync_d1,
      R => scndry_reset2_0
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => valid_frame_sync_d1,
      Q => valid_frame_sync_d2,
      R => scndry_reset2_0
    );
VIDEO_GENLOCK_I: entity work.design_0_IR_vdma_0_axi_vdma_genlock_mngr
     port map (
      \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]_0\(2 downto 0) => \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\(2 downto 0),
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ => I_SM_n_18,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\ => VIDEO_GENLOCK_I_n_2,
      Q(4 downto 0) => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mstr_reverse_order => mstr_reverse_order,
      num_fstore_minus1(0) => num_fstore_minus1(1),
      s2mm_valid_frame_sync => s2mm_valid_frame_sync,
      scndry_reset2_0 => scndry_reset2_0,
      valid_frame_sync_d2 => valid_frame_sync_d2
    );
VIDEO_REG_I: entity work.design_0_IR_vdma_0_axi_vdma_vidreg_module_64
     port map (
      CO(0) => VIDEO_REG_I_n_101,
      E(0) => frame_number_i,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ => \^s2mm_valid_video_prmtrs\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\(47 downto 0) => crnt_start_address(63 downto 16),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]_0\(63 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\(63 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\(63 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\(63 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\(63 downto 0) => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\(63 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ => VIDEO_GENLOCK_I_n_2,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      Q(12 downto 0) => \^q\(12 downto 0),
      S(0) => S(0),
      \VFLIP_DISABLE.dm_address[63]_i_3\(1 downto 0) => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => dm_address(15 downto 0),
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      \hsize_vid_reg[15]\(15 downto 3) => \^hsize_vid_reg[15]\(12 downto 0),
      \hsize_vid_reg[15]\(2 downto 0) => crnt_hsize(2 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]_0\(15 downto 0),
      \hsize_vid_reg[1]\(0) => \hsize_vid_reg[1]\(0),
      load_new_addr => load_new_addr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      prmtr_update_complete => prmtr_update_complete,
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dmacr(0) => s2mm_dmacr(1),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      scndry_reset2_0 => scndry_reset2_0,
      \stride_vid_reg[15]\(15) => VIDEO_REG_I_n_85,
      \stride_vid_reg[15]\(14) => VIDEO_REG_I_n_86,
      \stride_vid_reg[15]\(13) => VIDEO_REG_I_n_87,
      \stride_vid_reg[15]\(12) => VIDEO_REG_I_n_88,
      \stride_vid_reg[15]\(11) => VIDEO_REG_I_n_89,
      \stride_vid_reg[15]\(10) => VIDEO_REG_I_n_90,
      \stride_vid_reg[15]\(9) => VIDEO_REG_I_n_91,
      \stride_vid_reg[15]\(8) => VIDEO_REG_I_n_92,
      \stride_vid_reg[15]\(7) => VIDEO_REG_I_n_93,
      \stride_vid_reg[15]\(6) => VIDEO_REG_I_n_94,
      \stride_vid_reg[15]\(5) => VIDEO_REG_I_n_95,
      \stride_vid_reg[15]\(4) => VIDEO_REG_I_n_96,
      \stride_vid_reg[15]\(3) => VIDEO_REG_I_n_97,
      \stride_vid_reg[15]\(2) => VIDEO_REG_I_n_98,
      \stride_vid_reg[15]\(1) => VIDEO_REG_I_n_99,
      \stride_vid_reg[15]\(0) => VIDEO_REG_I_n_100,
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      tstvect_fsync0 => tstvect_fsync0,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      \vsize_vid_reg[12]\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
initial_frame_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \^initial_frame\,
      I1 => s2mm_cdc2dmac_fsync,
      I2 => s2mm_dmasr(0),
      I3 => \out\,
      O => initial_frame_i_1_n_0
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => initial_frame_i_1_n_0,
      Q => \^initial_frame\,
      R => '0'
    );
\num_fstore_minus1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => num_fstore_minus1(1),
      R => scndry_reset2_0
    );
p_0_out_carry: unisim.vcomponents.CARRY8
     port map (
      CI => cmnds_queued_reg(0),
      CI_TOP => '0',
      CO(7 downto 6) => NLW_p_0_out_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => p_0_out_carry_n_2,
      CO(4) => p_0_out_carry_n_3,
      CO(3) => p_0_out_carry_n_4,
      CO(2) => p_0_out_carry_n_5,
      CO(1) => p_0_out_carry_n_6,
      CO(0) => p_0_out_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => cmnds_queued_reg(5 downto 1),
      DI(0) => I_SM_n_22,
      O(7) => NLW_p_0_out_carry_O_UNCONNECTED(7),
      O(6) => p_0_out_carry_n_9,
      O(5) => p_0_out_carry_n_10,
      O(4) => p_0_out_carry_n_11,
      O(3) => p_0_out_carry_n_12,
      O(2) => p_0_out_carry_n_13,
      O(1) => p_0_out_carry_n_14,
      O(0) => p_0_out_carry_n_15,
      S(7) => '0',
      S(6) => I_SM_n_113,
      S(5) => I_SM_n_114,
      S(4) => I_SM_n_115,
      S(3) => I_SM_n_116,
      S(2) => I_SM_n_117,
      S(1) => I_SM_n_118,
      S(0) => I_SM_n_119
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => stop_i,
      Q => s2mm_stop,
      R => scndry_reset2_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_reg_if is
  port (
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : out STD_LOGIC;
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 12 downto 0 );
    irqdelay_wren_i0 : out STD_LOGIC;
    irqthresh_wren_i0 : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\ : out STD_LOGIC;
    prmry_resetn_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_ip2axi_introut : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]\ : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]\ : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late : in STD_LOGIC;
    s2mm_fsize_mismatch_err : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    s2mm_lsize_mismatch_err : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    s2mm_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    s2mm_lsize_more_mismatch_err : in STD_LOGIC;
    lsize_more_err_reg : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_reg_if : entity is "axi_vdma_reg_if";
end design_0_IR_vdma_0_axi_vdma_reg_if;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_reg_if is
  signal mm2s_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of mm2s_chnl_current_frame_cdc_tig : signal is "true";
  signal mm2s_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_genlock_pair_frame_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_store_cdc_tig : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal n_0_2 : STD_LOGIC;
  signal n_0_3 : STD_LOGIC;
  signal n_0_4 : STD_LOGIC;
  signal s2mm_capture_dm_done_vsize_counter_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of s2mm_capture_dm_done_vsize_counter_cdc_tig : signal is "true";
  signal s2mm_capture_hsize_at_uf_err_cdc_tig : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s2mm_capture_hsize_at_uf_err_cdc_tig : signal is "true";
  signal s2mm_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_chnl_current_frame_cdc_tig : signal is "true";
  signal s2mm_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_genlock_pair_frame_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_store_cdc_tig : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\ : label is "yes";
begin
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.design_0_IR_vdma_0_axi_vdma_lite_if
     port map (
      D(31 downto 0) => D(31 downto 0),
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_2\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_2\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0\ => s2mm_axi2ip_wrce(2),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_0\ => s2mm_axi2ip_wrce(1),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(4 downto 0) => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(4 downto 0) => s2mm_ip2axi_frame_store_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1\(4 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0\(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_2\(4 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1\(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\(7 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(7 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(31 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]\,
      SR(0) => SR(0),
      dly_irq_reg => dly_irq_reg,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => dma_interr_reg_0,
      in0(20 downto 0) => in0(20 downto 0),
      ioc_irq_reg => ioc_irq_reg,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      lsize_more_err_reg => lsize_more_err_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmry_resetn_i_reg_0(0) => prmry_resetn_i_reg_0(0),
      s2mm_axi2ip_wrce(10 downto 1) => s2mm_axi2ip_wrce(12 downto 3),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_dmacr(16 downto 0) => s2mm_dmacr(16 downto 0),
      s2mm_dmasr(1 downto 0) => s2mm_dmasr(1 downto 0),
      s2mm_fsize_mismatch_err => s2mm_fsize_mismatch_err,
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_lsize_mismatch_err => s2mm_lsize_mismatch_err,
      s2mm_lsize_more_mismatch_err => s2mm_lsize_more_mismatch_err,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized2\
     port map (
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_reset2 => prmry_reset2,
      s2mm_introut => s2mm_introut,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(12),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(12),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(13),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(14),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(15),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(0),
      Q => s2mm_chnl_current_frame_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(1),
      Q => s2mm_chnl_current_frame_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(2),
      Q => s2mm_chnl_current_frame_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(3),
      Q => s2mm_chnl_current_frame_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(4),
      Q => s2mm_chnl_current_frame_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_4,
      Q => s2mm_genlock_pair_frame_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_3,
      Q => s2mm_genlock_pair_frame_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_2,
      Q => s2mm_genlock_pair_frame_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_1,
      Q => s2mm_genlock_pair_frame_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_0,
      Q => s2mm_genlock_pair_frame_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(0),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(1),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(2),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(3),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(4),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(0),
      Q => s2mm_ip2axi_frame_store_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(1),
      Q => s2mm_ip2axi_frame_store_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(2),
      Q => s2mm_ip2axi_frame_store_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(3),
      Q => s2mm_ip2axi_frame_store_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(4),
      Q => s2mm_ip2axi_frame_store_cdc_tig(4),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(4)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(3)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(2)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(4)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(3)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(2)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(4)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(3)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(2)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(1)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(3)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(2)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    err_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_reset2 : out STD_LOGIC;
    scndry_reset2 : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_reset2_0 : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    halt_reset_reg : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    d_tready_before_fsync : in STD_LOGIC;
    s2mm_dmasr_halted_s : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_rst_module : entity is "axi_vdma_rst_module";
end design_0_IR_vdma_0_axi_vdma_rst_module;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_rst_module is
  signal \^prmry_in\ : STD_LOGIC;
  signal sig_s2mm_axis_resetn : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_s2mm_axis_resetn : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_s2mm_axis_resetn : signal is "no";
  signal sig_s2mm_dm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_dm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_dm_prmry_resetn : signal is "no";
  signal sig_s2mm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_prmry_resetn : signal is "no";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= sig_s2mm_axis_resetn;
  \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ <= sig_s2mm_dm_prmry_resetn;
  \out\ <= sig_s2mm_prmry_resetn;
  prmry_in <= \^prmry_in\;
\GENLOCK_FOR_MASTER.mstr_reverse_order_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s2mm_prmry_resetn,
      I1 => s2mm_dmasr(0),
      O => prmry_resetn_i_reg
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_s2mm_axis_resetn,
      O => scndry_reset2_0
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_s2mm_prmry_resetn,
      O => scndry_reset2
    );
\GEN_RESET_FOR_S2MM.RESET_I\: entity work.design_0_IR_vdma_0_axi_vdma_reset
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      dma_err => dma_err,
      err_i_reg(0) => err_i_reg(0),
      halt_i0 => halt_i0,
      halt_i_reg_0 => s2mm_halt,
      halt_i_reg_1 => halt_i_reg,
      halt_i_reg_2 => halt_i_reg_0,
      halt_reset => halt_reset,
      halt_reset_reg_0 => halt_reset_reg,
      in0 => sig_s2mm_prmry_resetn,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_s2mm_prmry_resetn,
      prmry_in => \^prmry_in\,
      prmry_reset2 => prmry_reset2,
      run_stop_d1 => run_stop_d1,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i0 => s_soft_reset_i0,
      scndry_out => sig_s2mm_axis_resetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s2mm_dm_prmry_resetn => sig_s2mm_dm_prmry_resetn,
      soft_reset_d1 => soft_reset_d1
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => d_tready_before_fsync_clr_flag1,
      I1 => d_tready_before_fsync,
      I2 => sig_s2mm_axis_resetn,
      I3 => s2mm_dmasr_halted_s,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\
    );
awready_out_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^prmry_in\,
      O => SR(0)
    );
hrd_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => \^prmry_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_srl_fifo_f is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 80 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_srl_fifo_f : entity is "srl_fifo_f";
end design_0_IR_vdma_0_srl_fifo_f;

architecture STRUCTURE of design_0_IR_vdma_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.design_0_IR_vdma_0_srl_fifo_rbu_f
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      \in\(80 downto 0) => \in\(80 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(81 downto 0) => \out\(81 downto 0),
      s2mm_halt => s2mm_halt,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_f__parameterized0\ is
  port (
    ovrflo_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \design_0_IR_vdma_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized0\
     port map (
      CO(0) => CO(0),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(16 downto 0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(16 downto 0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      Q(0) => Q(0),
      S(0) => S(0),
      decerr_i => decerr_i,
      dma_err => dma_err,
      interr_i => interr_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      ovrflo_err0 => ovrflo_err0,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg_0,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i => slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_f__parameterized1\ is
  port (
    m_axi_s2mm_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \design_0_IR_vdma_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => m_axi_s2mm_bready_0,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      \sig_addr_posted_cntr_reg[3]\(3 downto 0) => \sig_addr_posted_cntr_reg[3]\(3 downto 0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_f__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \design_0_IR_vdma_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(15 downto 0) => \in\(15 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15 downto 0) => \out\(15 downto 0),
      p_0_in => p_0_in,
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_f__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \sig_next_strt_offset_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \design_0_IR_vdma_0_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized3\
     port map (
      D(0) => D(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(2 downto 0) => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(17 downto 0) => \out\(17 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[0]\(0) => \sig_next_strt_offset_reg[0]\(0),
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_f__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_dre2ibtt_eop_reg_reg : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \design_0_IR_vdma_0_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized4\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => \out\(4 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dre2ibtt_eop_reg_reg => sig_dre2ibtt_eop_reg_reg,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      slice_insert_valid => slice_insert_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_f__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 75 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \design_0_IR_vdma_0_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized5\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \in\(73 downto 0) => \in\(73 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(75 downto 0) => \out\(75 downto 0),
      p_0_in => p_0_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_srl_fifo_f__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_3_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_i_4 : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_srl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \design_0_IR_vdma_0_srl_fifo_f__parameterized6\;

architecture STRUCTURE of \design_0_IR_vdma_0_srl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_0_IR_vdma_0_srl_fifo_rbu_f__parameterized6\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2 downto 0) => \out\(2 downto 0),
      sel => FIFO_Full_reg_0,
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_1,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_2,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_i_3(2 downto 0) => sig_next_calc_error_reg_i_3(2 downto 0),
      sig_next_calc_error_reg_i_3_0 => sig_next_calc_error_reg_i_3_0,
      sig_next_calc_error_reg_i_4 => sig_next_calc_error_reg_i_4,
      sig_next_calc_error_reg_reg(10 downto 0) => sig_next_calc_error_reg_reg(10 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_0_IR_vdma_0_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_0_IR_vdma_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of design_0_IR_vdma_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of design_0_IR_vdma_0_xpm_fifo_sync : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of design_0_IR_vdma_0_xpm_fifo_sync : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_0_IR_vdma_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_0_IR_vdma_0_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_0_IR_vdma_0_xpm_fifo_sync : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_0_IR_vdma_0_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_0_IR_vdma_0_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of design_0_IR_vdma_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_0_IR_vdma_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of design_0_IR_vdma_0_xpm_fifo_sync : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of design_0_IR_vdma_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of design_0_IR_vdma_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_0_IR_vdma_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_0_IR_vdma_0_xpm_fifo_sync : entity is 13;
  attribute READ_MODE : string;
  attribute READ_MODE of design_0_IR_vdma_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_0_IR_vdma_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_0_IR_vdma_0_xpm_fifo_sync : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_0_IR_vdma_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_0_IR_vdma_0_xpm_fifo_sync : entity is 13;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_0_IR_vdma_0_xpm_fifo_sync : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_0_IR_vdma_0_xpm_fifo_sync : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_0_IR_vdma_0_xpm_fifo_sync : entity is "soft";
end design_0_IR_vdma_0_xpm_fifo_sync;

architecture STRUCTURE of design_0_IR_vdma_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 208;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(12 downto 2) <= \^dout\(12 downto 2);
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.design_0_IR_vdma_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(12 downto 2) => din(12 downto 2),
      din(1 downto 0) => B"00",
      dout(12 downto 2) => \^dout\(12 downto 2),
      dout(1 downto 0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(1 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 65 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 66;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 66;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ : entity is "soft";
end \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 67584;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 66;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 66;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_0_IR_vdma_0_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(65 downto 0) => din(65 downto 0),
      dout(65 downto 0) => dout(65 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(10 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(10 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 3984)
`protect data_block
eyeIaMGPupudzUOZl27sdbOHZ1TVj6IcIpbMIFW31kb44cOFSF8Lr+f3WnaT+oHxrkrL07JQf9eU
Cm1lKP/vLKZZohSj8Iuv9iwTh5FFMYN8bOy1TSiJXtz/jSGRIYgeLcTsO9rYkdhewNIKxzHbb5bT
VsBBTVQZsuTbQP39RfquvdoLYJXqP9zgaX3tTTcD4NhxDAhHk5ePavnt0ycq3psOEU72Um5PzXeB
4qLoL7bIpkOnzjMRSmVDTup1riclInotSSpWdBrzu9iwpVl8bRAvaOYAXfs12yC846DSKJaPsKbk
0jL0rLd96hgzk/oavdgEgrgOjjvsYBCxBtHRV57uDW3BSIwpN+XI7f1tRDeQcb5n2olLgt31TNKT
BNGq9/MweucvBUShEaXmoNAQGmG4DqRMURrXdr1YhqMmW4m6qCWVK7Q6itwmNjXBXnpY4sOHiGfY
Z/BAnKlCoaVQwNpOwsflwYyLDyRE5bnKEZVi2IvrBqenu6dlJ+Qxih56Pcease97tfqFiOYPcL6+
/wkUHACJBUq/GnyMTBDXQm3mQrDvy0shtbDuvyb5OH0q0jVHPvhOW7WY5CfoQmzxO+VAAZfhoNbr
o2Rul2wL/bN7/2parDTNt951/l5YF164mLkZP3fjAkbI4qPGibouOPId0DyqqKKfGDot/179f0xx
+uJMej5SmoSgQGh8OoklmM4QPmzPCJ4cNBtDSA+OFTX+uaffr/EgV0TDc0hovnO3Fhtz1Fxxag+J
n3+Fztkqg+okGMb80INOFIVlyEsW8qXBjHvT1ywNcxzib927LhcCoWCmRGj/sRChIiUU63Zkkhm1
pBZt1SJDTGR4Ul8sG/3DB21AlxtTgenMMFGg/F7lYQv5oiqoY/4wf1U4JSsHHdj4J7Hed+AmWJqx
LhWHwa7zjDCmk7WgJ4VILhb9BgiOdZ+zX9wcK1acWGj/+VoWDFMkDrtX5sHUT2CQaT5jjZ/T2I7r
5DZGT6LnMP7dmrDfBu0D7sf4XjJgUE4nZ2ssPVvqN4k685EqGP3xWrXizBAMtmRIjwsYseCCyi+F
Wjbo+BQ+tcK88DKi0oGEWWzUB4TtJHnN4YV3tSHj8dwTE/SVcLcfNRblfz8BgtN5zN4a4lDQx4jB
y7JsUmcaKPpRocTmomT7oWRZnmKNFjRcgMIEi2DtOvZI1N0UsXK4JLytcyRKHTsNKdhxdVFGZn70
NIahTkUWcPU3TOxhToSycMGsPrriBodXwPOd9hjybbwtMeE0BkfbZZn0YdylkayfejKbAf2h07wY
IuhYu6BMK1kMEEazOBcTVOEekvbDWtEBj7WEobv2hVAxuo51F4CKHGtfn/hMT9Dme+MU002eh9vw
qU+XFbX8ciiz9fAQSJKHm4QJy2iINL/u9sXOHaMgSdNCErV9h7hdetiNt3Dne1mgR2SVknadh4H/
0qSZxgMioxNvJDEaxI6ypLmTSvKMOrMeF/vrS+Q2+F4Mke5jRyAiCKwq0hIQRyXgO1843OoSSHDo
u/AmutAVSnrEMQs14K0M/86/TFG72XLoq7t3MilJYCP7ZwKnG3npjBDQj7NqN8MltffSJbebZN3C
xpOxa50+VG4/6r/cnC3+jYQfiQSjJ2Kkj3VdquIFyywsj5uI5gxm9/OU83xNcbmMb56KH15ldw9A
iFxbZUmIaOcEwj+42fDSe8BkeeVw3C+Ya7ITjjM311ns4bvehvh72qyOGdGXNc7NLQgoT+ExY30z
9LdDSvKN18K8zDQWADS3pQEJMw5waj9XPG+2ov140HpzMSee0Tt2i2zJpiRFdcsQIE7NLffmz5Nd
Gsobj/a8DJoF4U/wWMnaELhSDgOZDZoudYefTdbPyjI+/Up+A5/osBak18gnhyoLixHL0pnh9hid
/GOoxYtYuw3oycFAaUsNi7nthAM7gZsViRHvd6HP7dWX8sKaGRtLwZ+vVNF6T282e7A5pVxDYey4
/Rotd97ppUwNe3+twTdL1nPBiz+r7cr9ILrXOnD+V7OEm57kz+dpd5NqXL6L9D0pqaBApQyJv5qJ
6ZJhc02jNKnhzUJjaAaXQ3/ca0MCEASuEK6TSvEnb+1cZlNVn085GMm5BnOB0aYpuvh9faLTaaFe
0PMIGwPhK8Zwj62MSw6kY6cXP4GhAOeldVuHjBCbsqhDFYay7og/+JdnCUmNZQ3nRilqmfqX4ntB
hGaCexqSjflKzXmRms7JXjPmPko8KA9vTdjiS5f9LqMq2bOy28GH5/gZgxqpNG5nO1HjkFGZKp0h
+PnFQiX02cLWHqSv11pIbz+N13Oul6VnER/S92U7h6h+NaYdfQU/jGqsPP7azs2aYUprgiCN7VL4
/MJgMO8hGMZlQ+q4xm+KLDL7WCkfzSXfBp+ItAkfh/jLZKtckAWuaSfjE39QBGGOQtWUtqYZ61SO
VVZxJ03qGYPW87yH1zZdOQaK6F76x67VVgrtHn23cG478p305W48UZgNUbT39Tk9gS/kdhjTYmlw
Iq7SA4uUsqr4qjul0cUNltz82yMc0LSla4ZzS1IE7HXvN6mm6ChfAsl13SFr/d7C/LnW1LNVjnqk
19uGohXtu8uTtp2TaTZa56wzyaBDmEphscw3FU0ejWDon7IUYfHeDt+9GDFBV5KFGDz6Aua0Zt0H
Nxc9177UYvcDQgt1MYqDGW9u/NmfMDBpU35dE64nAAf9Sl73p/s9fgtFTzxwoQ4Uw1rfh1DGYe6f
TUXvfcZQ/LAB5dI8TF5ISvKbAewJu8yUggUKQcqx4hnB5CnMFOoUxDSXPQXqbB0xgzY8wPmhfKvd
QaF59wLq4QVDWyQu19zAegZ//kpW+0nOYf1tx71oAYYXQ+UQr7rA/8sP6a2VEZEUurPf42MHlldY
vhcfW/eV4yFZKdRRTbeF3w0c/WQlpARd6ZljBU/z5/cHICL3t69OC+iKzpceI2D8skNOhYXAO9ya
xMpxv6OzXH2H69f5KJoDyCJsC/h0yO0yYAOfvMTdkL4I64RaPTpHVuSoL6+Z+PxcFhKma7udb9Yc
/VQHUh6QXrhlwJKeMaIKT4utAUFaRgHBH0xP3cWF+HUlBIrtPIr3x5pAVigedxF/d3Oe4MEuizcj
BXI1dJOBbeRNpo1NXet+MLuGUtFEE2z4x8jUu9ZHYNT1r4H/R+QRVo28Kovp09TPulo/BCc35XZq
8xGFChR0IARzpJsJRs2Gn+MyeD2kP5ge5xjIKuaaH80cFADAzBR2dA03yotP/8J/y7doLS6ePBEC
ecDolDiqDB8i0O2ADh1P3HDhX3sJVytQkM4WHfgVZfMFGZk4IFeDzdyqXOpz/iSKsvZHXhOQmQS0
1QzhLQjoQ/+J/pPSV5gGZPMq1AF6JXSBB2e9exJAmC7mtDdpd/BQ/1bwdBLSJz7jFecOEsCRFt0M
s6y0a+gv0AjTPHAld+whurEcoUkkjhLpdorTPnbkiwniRw43cB5Y6AviFer4raKXjRKT2vBTALtP
fSySk1FCdmv4KibZGpquAJNtyMkn3kn8pE/BJeLveWWKANqbnaVtP5UHtQu3+d1opiKv28sJPL76
DwxUg3qQbRwxZUdlDKdaJu5ZvBkSajzq/c3VkEdc5FGcgZh2ZtxwWFRGs7h3/tI3CA42g5etL8RH
F4NXRVv9ziCA34c6NDQ7vc14TWrumlhe6wTeJm9pU1JF8biYJMXdEaKNbJT6+UrkjFLBZIoe3ckJ
DIVk1yK8nLj8ApFioFxkdx3OQo6bWay0C2L43oPnfP2DUPYIIBCGTgbcCSMRj55zWb9Lmo9H3q9Y
meEEe6ZeCai+V2Coll2f4mxLNbhoAGVgYK935jUAZAT5C0sUadtR27NjBw/J9zBD9FYFecmpuwkv
rq2gcGn/6f3YlttW/2mh9lFSe12zUafimn7j95tYMOlrzou78eF9FkAQXcH+eH8PQr+aKU1nkxDF
2mRfNCEdmy9EcQil+Cd/ahnw7/q5p0j9kYI5eesoKbRxKyCsfx04VFikzAtMmz9NeGu3jH40/OFh
qHT4FxUZDKAebowAO3by3XnEyVuGj1rEOeEKBYpN6tSNCCmxdihAAxTIcJjrKHm7GMNXVZD58M3d
dm6OkhXUx048d1pHXVIbMusJb1DTshJ13+nW6VytfLX1ydQe1MbOVXp2enAdHrIM9L75rA/ApKik
vSxqxIKO2V/WSLbOw3Kml0vGLOe14hShqiBJAFdaznAsi2mDDMMlnenMyfJeKeWMlJ4bo4i2RVBp
AHszOKSByvygldMoJyGoPcVrLYLuWvl83ijYO+AHfTg5kETc3gu3IFdDxIUzdHfUSkUJpmF6fxsI
BBqLVHN8W33f+j8bcPkF9xXrtweR9BqybWMo2srLQp9b6R+of3DA3pXUTD4V8XnIOXumxvP/dEsB
uz5VmMExyjB9Q8VcQnz/nJ93jXk5z9RkUToy5XyKc4zLZCTb5YcJuImi2R0lZxw7ersKzYRy5nCG
+Q2YbU3unSJUuOjUXIIBzHEjqbTlxuRMmEB5eqwhUDbHDoTYjE7jgQQPJ66/+gBA+WUn7uyCJvpz
C/qqcduHEPpHTvbGSZTGWccxGxNg2LnVvdMsIzp601rniHcN3pesWae81FbckW5wXLBOLWJYFo+5
vsaTGa+/OppT63pRsRZTuknP1YPOjJk2rCtTFwGuOLua7t/Dp9zClNfy5sHr1Q+OrwcfYzWpLmqS
KUjlQ85bhgcOISqlHVH9ByvUCk1Cdt+o36uTONA6bKeXGMbHYBY2XvqeR3IHYJKkh1LX9rNv3EY0
7YkA7RBpzwCbE4InD/8LTqUS0WtPFjqPIwZBHqaH6o2CIsJCeFzqf+llp8SNKi0eoGal8g5Ra/2n
Y+sRq4YgciMquKwZDRIOKbzHbbMz28brQ08F9FHvMFBecD1zdpfy/hhrnTtHFqVZFixd74/DDyIc
MMkRvFm1IXK7DW0j6q+aOHHsM/BuwcsWhhP6U37nBI23LgfbFby3lhSbNHPDataObKJYGQSbexMG
wDUMJqnNuEu55M2d+7gpbmBhu0w4V4JFGLJ5tXcjlQjocKsDEh1xv/B5nIvfvJPKPhPSvlt4quBa
pFTiz31ueZ8pt933nG6l3YE4EXsOeCmUwHrO3b7DFE+u6s1iSDBkAE3ft+LcMY9/9Y7ylOieFhAX
50vRC2BV+gPOv0ge978mlRAN6DRZNTXr4QcghgkvXGraqZLRelsNvBz/nSAtHdEfEpLoJgXMcJ9h
UectRAi256Xw3cU01XvCU86YAAqcG6GwvQbP19j7Zww4qJ20zKnEFso/kv4b/yPqSTRm
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 80 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_fifo : entity is "axi_datamover_fifo";
end design_0_IR_vdma_0_axi_datamover_fifo;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_fifo is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.design_0_IR_vdma_0_srl_fifo_f
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      \in\(80 downto 0) => \in\(80 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(81 downto 0) => \out\(81 downto 0),
      s2mm_halt => s2mm_halt,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    ovrflo_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \design_0_IR_vdma_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized0\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_0_IR_vdma_0_srl_fifo_f__parameterized0\
     port map (
      CO(0) => CO(0),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(16 downto 0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(16 downto 0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      Q(0) => Q(0),
      S(0) => S(0),
      decerr_i => decerr_i,
      dma_err => dma_err,
      interr_i => interr_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      ovrflo_err0 => ovrflo_err0,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_0,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg_1,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i => slverr_i
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_axi_datamover_fifo__parameterized1\ is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_input_cache_type_reg0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \design_0_IR_vdma_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_0 : STD_LOGIC;
  signal \sig_init_done_i_1__6_n_0\ : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_child_error_reg_i_1 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__6\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sig_input_addr_reg[63]_i_1\ : label is "soft_lutpair183";
begin
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_0_IR_vdma_0_srl_fifo_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => m_axi_s2mm_bready_0,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      \sig_addr_posted_cntr_reg[3]\(3 downto 0) => \sig_addr_posted_cntr_reg[3]\(3 downto 0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
sig_child_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_csm_pop_child_cmd,
      O => SR(0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_0,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
\sig_init_done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_init_reg2,
      I3 => sig_init_done,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_init_done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_init_reg2,
      I3 => sig_init_done_0,
      O => \sig_init_done_i_1__6_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__6_n_0\,
      Q => sig_init_done_0,
      R => '0'
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
\sig_input_addr_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_psm_pop_input_cmd,
      O => sig_input_cache_type_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \design_0_IR_vdma_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_0_IR_vdma_0_srl_fifo_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[3]\ => sig_push_coelsc_reg,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(15 downto 0) => \in\(15 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15 downto 0) => \out\(15 downto 0),
      p_0_in => p_0_in,
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_axi_datamover_fifo__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \sig_next_strt_offset_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \design_0_IR_vdma_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized3\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal sig_init_done_0 : STD_LOGIC;
  signal \sig_init_done_i_1__2_n_0\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__3\ : label is "soft_lutpair168";
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_0_IR_vdma_0_srl_fifo_f__parameterized3\
     port map (
      D(0) => D(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(2 downto 0) => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(0) => Q(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(17 downto 0) => \out\(17 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[0]\(0) => \sig_next_strt_offset_reg[0]\(0),
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_0,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_init_reg,
      I2 => \^sig_init_reg2\,
      I3 => sig_init_done_0,
      O => \sig_init_done_i_1__2_n_0\
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done,
      O => sig_init_reg2_reg_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__2_n_0\,
      Q => sig_init_done_0,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \^sig_init_reg2\,
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_axi_datamover_fifo__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    sig_dre2ibtt_eop_reg_reg : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \design_0_IR_vdma_0_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized4\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_0_IR_vdma_0_srl_fifo_f__parameterized4\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^sig_inhibit_rdy_n\,
      Q(0) => Q(0),
      SS(0) => \^sr\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => \out\(4 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dre2ibtt_eop_reg_reg => sig_dre2ibtt_eop_reg_reg,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      slice_insert_valid => slice_insert_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n\,
      R => \^sr\(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => sig_init_reg2,
      I3 => sig_init_reg,
      I4 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^sr\(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sr\(0),
      Q => sig_init_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_axi_datamover_fifo__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 75 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \design_0_IR_vdma_0_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized5\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_0_IR_vdma_0_srl_fifo_f__parameterized5\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \in\(73 downto 0) => \in\(73 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(75 downto 0) => \out\(75 downto 0),
      p_0_in => p_0_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_1,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_axi_datamover_fifo__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_3_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_i_4 : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized6\ : entity is "axi_datamover_fifo";
end \design_0_IR_vdma_0_axi_datamover_fifo__parameterized6\;

architecture STRUCTURE of \design_0_IR_vdma_0_axi_datamover_fifo__parameterized6\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_0_IR_vdma_0_srl_fifo_f__parameterized6\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => sel,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2 downto 0) => \out\(2 downto 0),
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_last_dbeat_reg => sig_push_dqual_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_1,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_i_3(2 downto 0) => sig_next_calc_error_reg_i_3(2 downto 0),
      sig_next_calc_error_reg_i_3_0 => sig_next_calc_error_reg_i_3_0,
      sig_next_calc_error_reg_i_4 => sig_next_calc_error_reg_i_4,
      sig_next_calc_error_reg_reg(10 downto 0) => sig_next_calc_error_reg_reg(10 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_sync_fifo_fg is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    empty : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_en : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \sig_byte_cntr_reg[10]\ : in STD_LOGIC;
    \sig_xfer_len_reg_reg[2]\ : in STD_LOGIC;
    \sig_xfer_len_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_sync_fifo_fg : entity is "sync_fifo_fg";
end design_0_IR_vdma_0_sync_fifo_fg;

architecture STRUCTURE of design_0_IR_vdma_0_sync_fifo_fg is
  signal \^dout\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sig_xfer_len_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[4]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_xfer_is_seq_reg_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[5]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[6]_i_3\ : label is "soft_lutpair103";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 13;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 13;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
begin
  dout(10 downto 0) <= \^dout\(10 downto 0);
\FSM_onehot_sig_csm_state[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^dout\(9),
      I1 => \^dout\(10),
      I2 => sig_child_qual_first_of_2,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(8),
      I1 => sig_csm_pop_child_cmd,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(7),
      I1 => sig_csm_pop_child_cmd,
      O => DI(7)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(6),
      I1 => sig_csm_pop_child_cmd,
      O => DI(6)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(5),
      I1 => sig_csm_pop_child_cmd,
      O => DI(5)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(4),
      I1 => sig_csm_pop_child_cmd,
      O => DI(4)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(3),
      I1 => sig_csm_pop_child_cmd,
      O => DI(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(2),
      I1 => sig_csm_pop_child_cmd,
      O => DI(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(1),
      I1 => sig_csm_pop_child_cmd,
      O => DI(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(0),
      I1 => sig_csm_pop_child_cmd,
      O => DI(0)
    );
\sig_byte_cntr[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      I1 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      I2 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      I3 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      I4 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      I5 => \sig_byte_cntr_reg[10]\,
      O => \gwdc.wr_data_count_i_reg[4]\
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => sig_child_qual_first_of_2,
      I1 => \^dout\(10),
      I2 => \^dout\(9),
      O => sig_child_qual_first_of_2_reg
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955555556AAAAAAA"
    )
        port map (
      I0 => \sig_xfer_len_reg_reg[2]\,
      I1 => \^dout\(2),
      I2 => \sig_xfer_len_reg_reg[2]_0\(0),
      I3 => \^dout\(0),
      I4 => \^dout\(1),
      I5 => \^dout\(3),
      O => D(0)
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => \sig_xfer_len_reg_reg[2]\,
      I1 => \^dout\(3),
      I2 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I3 => \^dout\(4),
      O => D(1)
    );
\sig_xfer_len_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFD4002"
    )
        port map (
      I0 => \sig_xfer_len_reg_reg[2]\,
      I1 => \^dout\(4),
      I2 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I3 => \^dout\(3),
      I4 => \^dout\(5),
      O => D(2)
    );
\sig_xfer_len_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFD40000002"
    )
        port map (
      I0 => \sig_xfer_len_reg_reg[2]\,
      I1 => \^dout\(5),
      I2 => \^dout\(3),
      I3 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I4 => \^dout\(4),
      I5 => \^dout\(6),
      O => D(3)
    );
\sig_xfer_len_reg[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \sig_xfer_len_reg_reg[2]_0\(0),
      I2 => \^dout\(0),
      I3 => \^dout\(1),
      O => \sig_xfer_len_reg[5]_i_3_n_0\
    );
\sig_xfer_len_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFD40000002"
    )
        port map (
      I0 => \sig_xfer_len_reg[6]_i_2_n_0\,
      I1 => \^dout\(6),
      I2 => \^dout\(4),
      I3 => \sig_xfer_len_reg[6]_i_3_n_0\,
      I4 => \^dout\(5),
      I5 => \^dout\(7),
      O => D(4)
    );
\sig_xfer_len_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000002AAAAAAA"
    )
        port map (
      I0 => \sig_xfer_len_reg_reg[2]\,
      I1 => \^dout\(2),
      I2 => \sig_xfer_len_reg_reg[2]_0\(0),
      I3 => \^dout\(0),
      I4 => \^dout\(1),
      I5 => \^dout\(3),
      O => \sig_xfer_len_reg[6]_i_2_n_0\
    );
\sig_xfer_len_reg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^dout\(3),
      I1 => \^dout\(1),
      I2 => \^dout\(0),
      I3 => \sig_xfer_len_reg_reg[2]_0\(0),
      I4 => \^dout\(2),
      O => \sig_xfer_len_reg[6]_i_3_n_0\
    );
\sig_xfer_len_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \sig_xfer_len_reg[7]_i_2_n_0\,
      I1 => \^dout\(7),
      I2 => \^dout\(5),
      I3 => \sig_xfer_len_reg[7]_i_3_n_0\,
      I4 => \^dout\(6),
      I5 => \^dout\(8),
      O => D(5)
    );
\sig_xfer_len_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000002"
    )
        port map (
      I0 => \sig_xfer_len_reg_reg[2]\,
      I1 => \^dout\(5),
      I2 => \^dout\(3),
      I3 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I4 => \^dout\(4),
      I5 => \^dout\(6),
      O => \sig_xfer_len_reg[7]_i_2_n_0\
    );
\sig_xfer_len_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \^dout\(2),
      I2 => \sig_xfer_len_reg_reg[2]_0\(0),
      I3 => \^dout\(0),
      I4 => \^dout\(1),
      I5 => \^dout\(3),
      O => \sig_xfer_len_reg[7]_i_3_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.design_0_IR_vdma_0_xpm_fifo_sync
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(12 downto 2) => din(10 downto 0),
      din(1 downto 0) => B"00",
      dout(12 downto 2) => \^dout\(10 downto 0),
      dout(1 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED\(1 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => sig_stream_rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(4) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      wr_data_count(3) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      wr_data_count(2) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      wr_data_count(1) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      wr_data_count(0) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      wr_en => wr_en,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_sync_fifo_fg__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 65 downto 0 );
    rd_en : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\ : in STD_LOGIC;
    sig_incr_dbeat_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_byte_cntr[10]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr[10]_i_4_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_sync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \design_0_IR_vdma_0_sync_fifo_fg__parameterized0\;

architecture STRUCTURE of \design_0_IR_vdma_0_sync_fifo_fg__parameterized0\ is
  signal \^full\ : STD_LOGIC;
  signal lsig_good_push2fifo11_out : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_byte_cntr[10]_i_6\ : label is "soft_lutpair90";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 66;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 66;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_1\ : label is "soft_lutpair90";
begin
  full <= \^full\;
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^full\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^full\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\,
      I2 => sig_incr_dbeat_cntr,
      O => E(0)
    );
\sig_byte_cntr[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \^full\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\,
      I2 => sig_eop_halt_xfer,
      I3 => \sig_byte_cntr[10]_i_4\(0),
      I4 => \sig_byte_cntr[10]_i_4_0\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.\design_0_IR_vdma_0_xpm_fifo_sync__parameterized1\
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(65 downto 0) => din(65 downto 0),
      dout(65 downto 0) => dout(65 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => sig_stream_rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(10 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\(10 downto 0),
      wr_en => lsig_good_push2fifo11_out,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\,
      I1 => \^full\,
      O => lsig_good_push2fifo11_out
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1728)
`protect data_block
eyeIaMGPupudzUOZl27sdbOHZ1TVj6IcIpbMIFW31kb44cOFSF8Lr+f3WnaT+oHxrkrL07JQf9eU
Cm1lKP/vLKZZohSj8Iuv9iwTh5FFMYN8bOy1TSiJXtz/jSGRIYgeLcTsO9rYkdhewNIKxzHbb5bT
VsBBTVQZsuTbQP39Rfr4Esb2Ks06g+PGBeAE3J10uqcmGZif5DjaUttBQ5FUwa3zt1vNO3rBxIEE
M3GrJgDfpg66D/me/mYeUMB9g8e6KYsm8guwGT7XHPG7VVvnWkfBgqiU017MDa+iBYuGdZqQVbs2
kQLJ9Nc9B4nLtEZJ5Ju/g9w63Kw7WDrRN5NU31yIARKZXBU/6kOk1TQudrv6P8oGJ+7HGcO0gEEr
kOnLMox/GOoKhc+IA2VdQ8PHxRKx3uh7ZCNobSyQp+aGBMP4yPzqf5SwnkEhYj5TXDZCMSjHX3eN
bWwzE6xzvz5RQp5XNejx4J0c0l7NpzNP+uP6jGRas4BbadWeLQi/XcNWJ2fSb6zRE6niMeMWXvmT
eUwVw7XydEYKJ3N37MAE1R4S+h1ElIq8+5SHxj0VdLSwbfMPsULMGQe95hgu3IUS3Uq/muZgSFJD
mTH8zXXLLHjNTtFWYzch8NU6UXXtCYCU6lEp3otzYARSVSqUxCuUqdzPyxQncGHVJaIELosTg1iw
SJnkJF2xMoy2wLW4WKP4nGC4cdUHxqOP0ZMAQU86O0gA0v/cmIGeCeyORgVKMl6mN9U31BXkIscq
/D+U4rlg+X0TVUvChLyVs9LurFXl54EFBG703kRCBo3u5YP1k44qauH5Ug+aBBd9UCz6WGCrGALZ
It/z7Zfovwoct2eA/8HtCHaoGchafHJ4ocD95MpA69AWFMS6Vhg23R137KD1u0QK/rnHH++zbm11
N71oMSES0Yi4le0cc5wVeI5x2R602TAB+338gLInCTBg1ANN3bfmnd6E6OsNCeBOwAxFLaATK4SD
S+R/G2H6qjVeWli6c2XnE5/6FlymOGjM2BgzvvmdCjEfqPWAhWbN9EvTr6VlPYXaOhBqkG7nHpE2
ZHkvjYoJOWKN8TcVhqfzsXUSyEcbcgwtwLu1M/Vk4e8+mfDl+29auXK6Bf99mcXDLz/n8rX7oIE7
O0t8LFHppx0gzY3kXGe1DTbDSmzLUEIQRYTgGbDn68wjh5SD5dYen2coEx+bg1PGO8AmXaNbsqgt
CtkSMmAtn57czdbDuDrAtijAxAy9stkhnS+xdg9FFgtK0PbPVxN8y3WeAGGE4t2zdGVhmMpaCfV4
1gpbiavQ4EXnJd9tKS7GCzqNQYJ4mlUd3Di2cfQAzy69XU4Ed+Emuj2H13z/VMUuJzYv5H8OF+b2
ZXsDzPr96l00G6ocpcY9KxSN/kwSgRahlIIfPE0Zcgs+juFQrQRKS2RN9AULd5kgRWqb8RnRICEc
ZHEEKO1AbbUd0YTQ6VxIS5/jhgQXYEKWLGR83ZRT7uiAe8BoK0JJ5KmdqHDSMqJ2mrEm1yhxpSXy
LE2b8W4uBimH3Ob678ku+KxEd6CO9cC/h0/fMvHGEgZiwNFTi3eOo8/fDrUYnmTZKoAIQnUupHsF
/GsaNOIu9AgWWhuuIplc64qzOE9InoHg0HUzBMalC8D2vkCjWhf5GF0axsAPZvmaP1Qfs4r4S2bd
VcYa4Qn5SAdkv0csV7CDxcEXHg+Xb1rSaK4Fo/2fPZWquWboOa4V3ZF/r+bNxLxQZ1gZoiTINNPL
TorRwbaqWSIg22RDfoAlaROGowt0O3bWVnpj7kW9O2k8+Nf09VMH0DvLlIgd2qi7YdgJPEdDU7/3
XSCxoha7JIYAVUsYRFatreVJ800BuQvSQ1C0V+/4ej3xzxrVyTTK4xCxP5jlKXQyVQxhJDwfnuGT
a2rxm6Fc+YXS6LGVtKmut9K37AnryKiE63hY/Vz+US3KwFfRpKGOlFSGb32JolIarluVZe7qGwPC
82w4y0MIr9QZHEji2Kh0yXkciDGUHojrHEGBpA12UyQSUNWFm0SQYxhRT5kYqpACgIwCibIdpMR0
6dXAj1PpxV+T0ly64gSpRloyXK44mtsfXZykYJ5ahG+3WsJrFpRG4nw1Q0oTMKgT+2wIlgQB5SF1
j0beRsc+ocv5h3XhNYoqJHULcPIPYdVhY2sdDiyXnuYx/SFCjt5NeX5ZP8fonn6bRELTQQwUDT/H
LE6fAn2b/GP6DibGwanwRf+iqOPMDLDOeCNuGBylCA/Dn8n50WYRpNeD7f9JEuQixD/06zdTXCD/
C4bkXPhHlRc86x/VgCaTJpkg
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_addr_cntl : entity is "axi_datamover_addr_cntl";
end design_0_IR_vdma_0_axi_datamover_addr_cntl;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_82\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 82 downto 4 );
  signal \sig_next_addr_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\design_0_IR_vdma_0_axi_datamover_fifo__parameterized5\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => \^sig_addr_reg_empty\,
      \in\(73 downto 0) => \in\(73 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(75) => sig_aq_fifo_data_out(82),
      \out\(74) => sig_aq_fifo_data_out(79),
      \out\(73 downto 0) => sig_aq_fifo_data_out(77 downto 4),
      p_0_in => p_0_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_82\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n_reg,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => \sig_next_addr_reg[63]_i_1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_0_in,
      Q => m_axi_s2mm_awvalid,
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(82),
      Q => \^sig_addr2wsc_calc_error\,
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sig_addr_reg_full,
      I1 => m_axi_s2mm_awready,
      I2 => \^sig_addr2wsc_calc_error\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_s2mm_awaddr(0),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_s2mm_awaddr(10),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_s2mm_awaddr(11),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_s2mm_awaddr(12),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_s2mm_awaddr(13),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_s2mm_awaddr(14),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_s2mm_awaddr(15),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_s2mm_awaddr(16),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_s2mm_awaddr(17),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_s2mm_awaddr(18),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_s2mm_awaddr(19),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_s2mm_awaddr(1),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_s2mm_awaddr(20),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_s2mm_awaddr(21),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_s2mm_awaddr(22),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_s2mm_awaddr(23),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_s2mm_awaddr(24),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_s2mm_awaddr(25),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_s2mm_awaddr(26),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_s2mm_awaddr(27),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_s2mm_awaddr(28),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_s2mm_awaddr(29),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_s2mm_awaddr(2),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_s2mm_awaddr(30),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_s2mm_awaddr(31),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_s2mm_awaddr(32),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_s2mm_awaddr(33),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_s2mm_awaddr(34),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(39),
      Q => m_axi_s2mm_awaddr(35),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(40),
      Q => m_axi_s2mm_awaddr(36),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(41),
      Q => m_axi_s2mm_awaddr(37),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(42),
      Q => m_axi_s2mm_awaddr(38),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(43),
      Q => m_axi_s2mm_awaddr(39),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_s2mm_awaddr(3),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(44),
      Q => m_axi_s2mm_awaddr(40),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_s2mm_awaddr(41),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(46),
      Q => m_axi_s2mm_awaddr(42),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_s2mm_awaddr(43),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(48),
      Q => m_axi_s2mm_awaddr(44),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(49),
      Q => m_axi_s2mm_awaddr(45),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => m_axi_s2mm_awaddr(46),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(51),
      Q => m_axi_s2mm_awaddr(47),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(52),
      Q => m_axi_s2mm_awaddr(48),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(53),
      Q => m_axi_s2mm_awaddr(49),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_s2mm_awaddr(4),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(54),
      Q => m_axi_s2mm_awaddr(50),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(55),
      Q => m_axi_s2mm_awaddr(51),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(56),
      Q => m_axi_s2mm_awaddr(52),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(57),
      Q => m_axi_s2mm_awaddr(53),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(58),
      Q => m_axi_s2mm_awaddr(54),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(59),
      Q => m_axi_s2mm_awaddr(55),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(60),
      Q => m_axi_s2mm_awaddr(56),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(61),
      Q => m_axi_s2mm_awaddr(57),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(62),
      Q => m_axi_s2mm_awaddr(58),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(63),
      Q => m_axi_s2mm_awaddr(59),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_s2mm_awaddr(5),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(64),
      Q => m_axi_s2mm_awaddr(60),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(65),
      Q => m_axi_s2mm_awaddr(61),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(66),
      Q => m_axi_s2mm_awaddr(62),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(67),
      Q => m_axi_s2mm_awaddr(63),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_s2mm_awaddr(6),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_s2mm_awaddr(7),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_s2mm_awaddr(8),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_s2mm_awaddr(9),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(79),
      Q => m_axi_s2mm_awburst(0),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(68),
      Q => m_axi_s2mm_awlen(0),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(69),
      Q => m_axi_s2mm_awlen(1),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(70),
      Q => m_axi_s2mm_awlen(2),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(71),
      Q => m_axi_s2mm_awlen(3),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(72),
      Q => m_axi_s2mm_awlen(4),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(73),
      Q => m_axi_s2mm_awlen(5),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(74),
      Q => m_axi_s2mm_awlen(6),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(75),
      Q => m_axi_s2mm_awlen(7),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(76),
      Q => m_axi_s2mm_awsize(0),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(77),
      Q => m_axi_s2mm_awsize(1),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_82\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_82\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_cmd_status is
  port (
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    ovrflo_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 80 downto 0 );
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_cmd_status : entity is "axi_datamover_cmd_status";
end design_0_IR_vdma_0_axi_datamover_cmd_status;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\design_0_IR_vdma_0_axi_datamover_fifo__parameterized0\
     port map (
      CO(0) => CO(0),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(16 downto 0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(16 downto 0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      Q(0) => Q(0),
      S(0) => S(0),
      decerr_i => decerr_i,
      dma_err => dma_err,
      interr_i => interr_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      ovrflo_err0 => ovrflo_err0,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n_reg_0,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i => slverr_i
    );
I_CMD_FIFO: entity work.design_0_IR_vdma_0_axi_datamover_fifo
     port map (
      E(0) => E(0),
      Q(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      cmnd_wr => cmnd_wr,
      \in\(80 downto 0) => \in\(80 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(81 downto 0) => \out\(81 downto 0),
      s2mm_halt => s2mm_halt,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_s2mm_scatter is
  port (
    \out\ : out STD_LOGIC;
    sig_scatter2drc_cmd_ready : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_eop_halt_xfer_reg_1 : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    sig_eop_halt_xfer_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \sig_data_reg_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_data_reg_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_next_strt_offset_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_empty_reg_0 : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mssa_index_reg_out_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo_reg : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_curr_eof_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_byte_cntr_reg[10]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_packer_full : in STD_LOGIC;
    full : in STD_LOGIC;
    empty : in STD_LOGIC;
    rd_rst_busy : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_s2mm_scatter : entity is "axi_datamover_s2mm_scatter";
end design_0_IR_vdma_0_axi_datamover_s2mm_scatter;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_s2mm_scatter is
  signal I_MSSAI_SKID_BUF_n_10 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_3 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_4 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_0 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_4 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SLICE_INSERTION_n_10 : STD_LOGIC;
  signal SLICE_INSERTION_n_11 : STD_LOGIC;
  signal SLICE_INSERTION_n_12 : STD_LOGIC;
  signal SLICE_INSERTION_n_13 : STD_LOGIC;
  signal SLICE_INSERTION_n_14 : STD_LOGIC;
  signal SLICE_INSERTION_n_15 : STD_LOGIC;
  signal SLICE_INSERTION_n_16 : STD_LOGIC;
  signal SLICE_INSERTION_n_4 : STD_LOGIC;
  signal SLICE_INSERTION_n_5 : STD_LOGIC;
  signal SLICE_INSERTION_n_6 : STD_LOGIC;
  signal SLICE_INSERTION_n_7 : STD_LOGIC;
  signal SLICE_INSERTION_n_8 : STD_LOGIC;
  signal SLICE_INSERTION_n_9 : STD_LOGIC;
  signal ld_btt_cntr_reg1 : STD_LOGIC;
  signal ld_btt_cntr_reg10 : STD_LOGIC;
  signal ld_btt_cntr_reg2 : STD_LOGIC;
  signal ld_btt_cntr_reg3 : STD_LOGIC;
  signal ld_btt_cntr_reg30 : STD_LOGIC;
  signal lsig_absorb2tlast : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sel0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_btt_cntr02_out : STD_LOGIC;
  signal sig_btt_cntr_dup : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_btt_cntr_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_btt_cntr_dup : signal is "no";
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_btt_cntr_prv0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_7\ : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_3 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_4 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_5 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_6 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_7 : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_1 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_3 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_4 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_5 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_6 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_7 : STD_LOGIC;
  signal sig_cmd_full : STD_LOGIC;
  signal sig_cmd_full0 : STD_LOGIC;
  signal sig_curr_eof_reg : STD_LOGIC;
  signal sig_curr_strt_offset : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_eop_halt_xfer_i_1_n_0 : STD_LOGIC;
  signal \^sig_eop_halt_xfer_reg_1\ : STD_LOGIC;
  signal sig_eop_sent1_out : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal sig_eop_sent_reg0 : STD_LOGIC;
  signal sig_fifo_mssai : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_fifo_mssai0 : STD_LOGIC;
  signal sig_fifo_mssai00_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sig_fifo_mssai[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_ld_cmd : STD_LOGIC;
  signal \^sig_m_valid_out_reg\ : STD_LOGIC;
  signal sig_max_first_increment0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sig_max_first_increment[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[2]\ : STD_LOGIC;
  signal sig_next_strt_offset_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_next_strt_offset_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_scatter2drc_cmd_ready\ : STD_LOGIC;
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_tstrb_fifo_rdy : STD_LOGIC;
  signal sig_valid_fifo_ld12_out : STD_LOGIC;
  signal slice_insert_data : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal slice_insert_valid : STD_LOGIC;
  signal \NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \sig_btt_cntr_dup_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[0]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[10]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[11]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[12]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[13]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[14]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[15]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[1]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[2]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[3]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[4]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[5]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[6]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[7]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[8]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[9]\ : label is "no";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sig_btt_cntr_prv0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sig_btt_cntr_prv0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_btt_cntr_prv0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sig_btt_cntr_prv0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[9]\ : label is "no";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lteq_max_first_incr0_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of sig_btt_lteq_max_first_incr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_fifo_mssai[1]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_next_strt_offset[1]_i_1\ : label is "soft_lutpair166";
begin
  Q(0) <= \^q\(0);
  sig_eop_halt_xfer_reg_1 <= \^sig_eop_halt_xfer_reg_1\;
  sig_m_valid_out_reg <= \^sig_m_valid_out_reg\;
  \sig_next_strt_offset_reg[0]_0\(0) <= \^sig_next_strt_offset_reg[0]_0\(0);
  sig_scatter2drc_cmd_ready <= \^sig_scatter2drc_cmd_ready\;
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_scatter2drc_cmd_ready\,
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      O => sig_cmd_empty_reg_0
    );
\GEN_INDET_BTT.lsig_absorb2tlast_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_10,
      Q => lsig_absorb2tlast,
      R => '0'
    );
I_MSSAI_SKID_BUF: entity work.design_0_IR_vdma_0_axi_datamover_mssai_skid_buf
     port map (
      CO(0) => sig_btt_lteq_max_first_incr,
      E(0) => sig_btt_cntr02_out,
      \GEN_INDET_BTT.lsig_absorb2tlast_reg\ => I_MSSAI_SKID_BUF_n_3,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4 downto 0) => sig_tstrb_fifo_data_out(4 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\ => \^sig_eop_halt_xfer_reg_1\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      Q(0) => \^q\(0),
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      full => full,
      ld_btt_cntr_reg10 => ld_btt_cntr_reg10,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_rst_busy => rd_rst_busy,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_eq_0_reg => I_MSSAI_SKID_BUF_n_4,
      sig_btt_eq_0_reg_0 => sig_btt_eq_0_i_2_n_0,
      sig_btt_eq_0_reg_1 => sig_btt_eq_0_i_3_n_0,
      sig_btt_eq_0_reg_2 => sig_btt_eq_0_i_4_n_0,
      \sig_burst_dbeat_cntr_reg[0]\ => \sig_burst_dbeat_cntr_reg[0]\,
      \sig_burst_dbeat_cntr_reg[0]_0\(0) => \sig_burst_dbeat_cntr_reg[0]_0\(0),
      \sig_burst_dbeat_cntr_reg[6]\(0) => \sig_burst_dbeat_cntr_reg[6]\(0),
      \sig_burst_dbeat_cntr_reg[6]_0\ => \sig_burst_dbeat_cntr_reg[6]_0\,
      \sig_byte_cntr_reg[10]\ => \sig_byte_cntr_reg[10]\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg(0) => sig_clr_dbc_reg_reg(0),
      sig_cmd_full0 => sig_cmd_full0,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_MSSAI_SKID_BUF_n_10,
      \sig_data_reg_out_reg[31]_0\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      \sig_data_reg_out_reg[31]_1\(31 downto 0) => \sig_data_reg_out_reg[31]_0\(31 downto 0),
      sig_dre2ibtt_eop_reg_reg => I_TSTRB_FIFO_n_4,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer_reg(1 downto 0) => sig_eop_halt_xfer_reg_0(1 downto 0),
      sig_eop_halt_xfer_reg_0(1 downto 0) => sig_eop_halt_xfer_reg_2(1 downto 0),
      sig_eop_sent1_out => sig_eop_sent1_out,
      sig_init_reg => sig_init_reg,
      sig_m_valid_out_reg_0 => \^sig_m_valid_out_reg\,
      sig_m_valid_out_reg_1 => sig_m_valid_out_reg_0,
      \sig_mssa_index_reg_out_reg[1]_0\ => \sig_mssa_index_reg_out_reg[1]\,
      \sig_mssa_index_reg_out_reg[1]_1\ => \sig_mssa_index_reg_out_reg[1]_0\,
      \sig_mssa_index_reg_out_reg[1]_2\(0) => \sig_mssa_index_reg_out_reg[1]_1\(0),
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_reg => sig_sm_pop_cmd_fifo_reg,
      sig_stream_rst => sig_stream_rst,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out
    );
I_TSTRB_FIFO: entity work.\design_0_IR_vdma_0_axi_datamover_fifo__parameterized4\
     port map (
      FIFO_Full_reg => I_TSTRB_FIFO_n_0,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(4 downto 0) => slice_insert_data(4 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_m_valid_out_reg\,
      Q(0) => \^q\(0),
      SR(0) => sig_eop_sent_reg0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => sig_tstrb_fifo_data_out(4 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dre2ibtt_eop_reg_reg => \^sig_eop_halt_xfer_reg_1\,
      sig_eop_halt_xfer_reg => I_TSTRB_FIFO_n_4,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      slice_insert_valid => slice_insert_valid
    );
SLICE_INSERTION: entity work.design_0_IR_vdma_0_axi_datamover_slice
     port map (
      CO(0) => sig_btt_lteq_max_first_incr,
      DI(1) => SLICE_INSERTION_n_12,
      DI(0) => SLICE_INSERTION_n_13,
      E(0) => sig_btt_cntr02_out,
      Q(1) => \sig_max_first_increment_reg_n_0_[1]\,
      Q(0) => \sig_max_first_increment_reg_n_0_[0]\,
      S(7) => SLICE_INSERTION_n_4,
      S(6) => SLICE_INSERTION_n_5,
      S(5) => SLICE_INSERTION_n_6,
      S(4) => SLICE_INSERTION_n_7,
      S(3) => SLICE_INSERTION_n_8,
      S(2) => SLICE_INSERTION_n_9,
      S(1) => SLICE_INSERTION_n_10,
      S(0) => SLICE_INSERTION_n_11,
      SR(0) => I_MSSAI_SKID_BUF_n_3,
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => SLICE_INSERTION_n_14,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg_0 => I_TSTRB_FIFO_n_0,
      \out\(15 downto 0) => sig_btt_cntr_dup(15 downto 0),
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_eop_sent_reg_reg(0) => SLICE_INSERTION_n_15,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_reg(0) => SLICE_INSERTION_n_16,
      sig_stream_rst => sig_stream_rst,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid,
      \storage_data[2]_i_2_0\(15) => \sig_btt_cntr_reg_n_0_[15]\,
      \storage_data[2]_i_2_0\(14) => \sig_btt_cntr_reg_n_0_[14]\,
      \storage_data[2]_i_2_0\(13) => \sig_btt_cntr_reg_n_0_[13]\,
      \storage_data[2]_i_2_0\(12) => \sig_btt_cntr_reg_n_0_[12]\,
      \storage_data[2]_i_2_0\(11) => \sig_btt_cntr_reg_n_0_[11]\,
      \storage_data[2]_i_2_0\(10) => \sig_btt_cntr_reg_n_0_[10]\,
      \storage_data[2]_i_2_0\(9) => \sig_btt_cntr_reg_n_0_[9]\,
      \storage_data[2]_i_2_0\(8) => \sig_btt_cntr_reg_n_0_[8]\,
      \storage_data[2]_i_2_0\(7) => \sig_btt_cntr_reg_n_0_[7]\,
      \storage_data[2]_i_2_0\(6) => \sig_btt_cntr_reg_n_0_[6]\,
      \storage_data[2]_i_2_0\(5) => \sig_btt_cntr_reg_n_0_[5]\,
      \storage_data[2]_i_2_0\(4) => \sig_btt_cntr_reg_n_0_[4]\,
      \storage_data[2]_i_2_0\(3) => \sig_btt_cntr_reg_n_0_[3]\,
      \storage_data[2]_i_2_0\(2) => \sig_btt_cntr_reg_n_0_[2]\,
      \storage_data[2]_i_2_0\(1) => \sig_btt_cntr_reg_n_0_[1]\,
      \storage_data[2]_i_2_0\(0) => \sig_btt_cntr_reg_n_0_[0]\,
      \storage_data_reg[1]_0\(1 downto 0) => sig_fifo_mssai(1 downto 0),
      \storage_data_reg[2]_0\(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      \storage_data_reg[4]_0\(4 downto 0) => slice_insert_data(4 downto 0),
      \storage_data_reg[4]_1\ => \sig_max_first_increment_reg_n_0_[2]\
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_14,
      Q => ld_btt_cntr_reg1,
      R => '0'
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_tstrb_fifo_rdy,
      D => ld_btt_cntr_reg1,
      Q => ld_btt_cntr_reg2,
      R => ld_btt_cntr_reg10
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ld_btt_cntr_reg3,
      I1 => ld_btt_cntr_reg2,
      O => ld_btt_cntr_reg30
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_tstrb_fifo_rdy,
      D => ld_btt_cntr_reg30,
      Q => ld_btt_cntr_reg3,
      R => ld_btt_cntr_reg10
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(0),
      O => sel0(0)
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(10),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(10),
      O => sel0(10)
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(11),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(11),
      O => sel0(11)
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(12),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(12),
      O => sel0(12)
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(13),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(13),
      O => sel0(13)
    );
\sig_btt_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(14),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(14),
      O => sel0(14)
    );
\sig_btt_cntr[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(15),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(15),
      O => sel0(15)
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(1),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(1),
      O => sel0(1)
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(2),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(2),
      O => sel0(2)
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(3),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(3),
      O => sel0(3)
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(4),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(4),
      O => sel0(4)
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(5),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(5),
      O => sel0(5)
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(6),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(6),
      O => sel0(6)
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(7),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(7),
      O => sel0(7)
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(8),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(8),
      O => sel0(8)
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(9),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(9),
      O => sel0(9)
    );
\sig_btt_cntr_dup_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(0),
      Q => sig_btt_cntr_dup(0),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(10),
      Q => sig_btt_cntr_dup(10),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(11),
      Q => sig_btt_cntr_dup(11),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(12),
      Q => sig_btt_cntr_dup(12),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(13),
      Q => sig_btt_cntr_dup(13),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(14),
      Q => sig_btt_cntr_dup(14),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(15),
      Q => sig_btt_cntr_dup(15),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(1),
      Q => sig_btt_cntr_dup(1),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(2),
      Q => sig_btt_cntr_dup(2),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(3),
      Q => sig_btt_cntr_dup(3),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(4),
      Q => sig_btt_cntr_dup(4),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(5),
      Q => sig_btt_cntr_dup(5),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(6),
      Q => sig_btt_cntr_dup(6),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(7),
      Q => sig_btt_cntr_dup(7),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(8),
      Q => sig_btt_cntr_dup(8),
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_dup_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(9),
      Q => sig_btt_cntr_dup(9),
      R => I_MSSAI_SKID_BUF_n_3
    );
sig_btt_cntr_prv0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sig_btt_cntr_prv0_carry_n_0,
      CO(6) => sig_btt_cntr_prv0_carry_n_1,
      CO(5) => sig_btt_cntr_prv0_carry_n_2,
      CO(4) => sig_btt_cntr_prv0_carry_n_3,
      CO(3) => sig_btt_cntr_prv0_carry_n_4,
      CO(2) => sig_btt_cntr_prv0_carry_n_5,
      CO(1) => sig_btt_cntr_prv0_carry_n_6,
      CO(0) => sig_btt_cntr_prv0_carry_n_7,
      DI(7 downto 0) => sig_btt_cntr_dup(7 downto 0),
      O(7 downto 0) => sig_btt_cntr_prv0(7 downto 0),
      S(7) => sig_btt_cntr_prv0_carry_i_1_n_0,
      S(6) => sig_btt_cntr_prv0_carry_i_2_n_0,
      S(5) => sig_btt_cntr_prv0_carry_i_3_n_0,
      S(4) => sig_btt_cntr_prv0_carry_i_4_n_0,
      S(3) => sig_btt_cntr_prv0_carry_i_5_n_0,
      S(2) => sig_btt_cntr_prv0_carry_i_6_n_0,
      S(1) => sig_btt_cntr_prv0_carry_i_7_n_0,
      S(0) => sig_btt_cntr_prv0_carry_i_8_n_0
    );
\sig_btt_cntr_prv0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sig_btt_cntr_prv0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \sig_btt_cntr_prv0_carry__0_n_1\,
      CO(5) => \sig_btt_cntr_prv0_carry__0_n_2\,
      CO(4) => \sig_btt_cntr_prv0_carry__0_n_3\,
      CO(3) => \sig_btt_cntr_prv0_carry__0_n_4\,
      CO(2) => \sig_btt_cntr_prv0_carry__0_n_5\,
      CO(1) => \sig_btt_cntr_prv0_carry__0_n_6\,
      CO(0) => \sig_btt_cntr_prv0_carry__0_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => sig_btt_cntr_dup(14 downto 8),
      O(7 downto 0) => sig_btt_cntr_prv0(15 downto 8),
      S(7) => \sig_btt_cntr_prv0_carry__0_i_1_n_0\,
      S(6) => \sig_btt_cntr_prv0_carry__0_i_2_n_0\,
      S(5) => \sig_btt_cntr_prv0_carry__0_i_3_n_0\,
      S(4) => \sig_btt_cntr_prv0_carry__0_i_4_n_0\,
      S(3) => \sig_btt_cntr_prv0_carry__0_i_5_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__0_i_6_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__0_i_7_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__0_i_8_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(15),
      I1 => \sig_btt_cntr_reg_n_0_[15]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(14),
      I1 => \sig_btt_cntr_reg_n_0_[14]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => \sig_btt_cntr_reg_n_0_[13]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(12),
      I1 => \sig_btt_cntr_reg_n_0_[12]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => \sig_btt_cntr_reg_n_0_[11]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_5_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(10),
      I1 => \sig_btt_cntr_reg_n_0_[10]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_6_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => \sig_btt_cntr_reg_n_0_[9]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_7_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(8),
      I1 => \sig_btt_cntr_reg_n_0_[8]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_8_n_0\
    );
sig_btt_cntr_prv0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => \sig_btt_cntr_reg_n_0_[7]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_1_n_0
    );
sig_btt_cntr_prv0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(6),
      I1 => \sig_btt_cntr_reg_n_0_[6]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_2_n_0
    );
sig_btt_cntr_prv0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => \sig_btt_cntr_reg_n_0_[5]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_3_n_0
    );
sig_btt_cntr_prv0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(4),
      I1 => \sig_btt_cntr_reg_n_0_[4]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_4_n_0
    );
sig_btt_cntr_prv0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => \sig_btt_cntr_reg_n_0_[3]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_5_n_0
    );
sig_btt_cntr_prv0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(2),
      I1 => \sig_max_first_increment_reg_n_0_[2]\,
      I2 => sig_btt_lteq_max_first_incr,
      I3 => \sig_btt_cntr_reg_n_0_[2]\,
      O => sig_btt_cntr_prv0_carry_i_6_n_0
    );
sig_btt_cntr_prv0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => \sig_max_first_increment_reg_n_0_[1]\,
      I2 => sig_btt_lteq_max_first_incr,
      I3 => \sig_btt_cntr_reg_n_0_[1]\,
      O => sig_btt_cntr_prv0_carry_i_7_n_0
    );
sig_btt_cntr_prv0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(0),
      I1 => \sig_max_first_increment_reg_n_0_[0]\,
      I2 => sig_btt_lteq_max_first_incr,
      I3 => \sig_btt_cntr_reg_n_0_[0]\,
      O => sig_btt_cntr_prv0_carry_i_8_n_0
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(0),
      Q => \sig_btt_cntr_reg_n_0_[0]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(10),
      Q => \sig_btt_cntr_reg_n_0_[10]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(11),
      Q => \sig_btt_cntr_reg_n_0_[11]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(12),
      Q => \sig_btt_cntr_reg_n_0_[12]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(13),
      Q => \sig_btt_cntr_reg_n_0_[13]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(14),
      Q => \sig_btt_cntr_reg_n_0_[14]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(15),
      Q => \sig_btt_cntr_reg_n_0_[15]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(1),
      Q => \sig_btt_cntr_reg_n_0_[1]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(2),
      Q => \sig_btt_cntr_reg_n_0_[2]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(3),
      Q => \sig_btt_cntr_reg_n_0_[3]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(4),
      Q => \sig_btt_cntr_reg_n_0_[4]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(5),
      Q => \sig_btt_cntr_reg_n_0_[5]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(6),
      Q => \sig_btt_cntr_reg_n_0_[6]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(7),
      Q => \sig_btt_cntr_reg_n_0_[7]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(8),
      Q => \sig_btt_cntr_reg_n_0_[8]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(9),
      Q => \sig_btt_cntr_reg_n_0_[9]\,
      R => I_MSSAI_SKID_BUF_n_3
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(6),
      I4 => sig_btt_eq_0_i_5_n_0,
      I5 => sig_btt_eq_0_i_6_n_0,
      O => sig_btt_eq_0_i_2_n_0
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => sel0(10),
      I1 => sig_curr_eof_reg_reg_0(4),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(4),
      I4 => sel0(0),
      I5 => sel0(13),
      O => sig_btt_eq_0_i_3_n_0
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => sel0(12),
      I1 => sig_curr_eof_reg_reg_0(9),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(9),
      I4 => sel0(11),
      I5 => sel0(8),
      O => sig_btt_eq_0_i_4_n_0
    );
sig_btt_eq_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => sig_btt_cntr_prv0(15),
      I1 => sig_curr_eof_reg_reg_0(15),
      I2 => sig_btt_cntr_prv0(7),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => sig_curr_eof_reg_reg_0(7),
      O => sig_btt_eq_0_i_5_n_0
    );
sig_btt_eq_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => sig_btt_cntr_prv0(14),
      I1 => sig_curr_eof_reg_reg_0(14),
      I2 => sig_btt_cntr_prv0(2),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => sig_curr_eof_reg_reg_0(2),
      O => sig_btt_eq_0_i_6_n_0
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_4,
      Q => sig_btt_eq_0,
      R => '0'
    );
sig_btt_lteq_max_first_incr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sig_btt_lteq_max_first_incr,
      CO(6) => sig_btt_lteq_max_first_incr0_carry_n_1,
      CO(5) => sig_btt_lteq_max_first_incr0_carry_n_2,
      CO(4) => sig_btt_lteq_max_first_incr0_carry_n_3,
      CO(3) => sig_btt_lteq_max_first_incr0_carry_n_4,
      CO(2) => sig_btt_lteq_max_first_incr0_carry_n_5,
      CO(1) => sig_btt_lteq_max_first_incr0_carry_n_6,
      CO(0) => sig_btt_lteq_max_first_incr0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => SLICE_INSERTION_n_12,
      DI(0) => SLICE_INSERTION_n_13,
      O(7 downto 0) => NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED(7 downto 0),
      S(7) => SLICE_INSERTION_n_4,
      S(6) => SLICE_INSERTION_n_5,
      S(5) => SLICE_INSERTION_n_6,
      S(4) => SLICE_INSERTION_n_7,
      S(3) => SLICE_INSERTION_n_8,
      S(2) => SLICE_INSERTION_n_9,
      S(1) => SLICE_INSERTION_n_10,
      S(0) => SLICE_INSERTION_n_11
    );
sig_cmd_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => '0',
      Q => \^sig_scatter2drc_cmd_ready\,
      S => sig_cmd_full0
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => '1',
      Q => sig_cmd_full,
      R => sig_cmd_full0
    );
sig_curr_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => sig_curr_eof_reg_reg_0(16),
      Q => sig_curr_eof_reg,
      R => sig_eop_sent_reg0
    );
\sig_curr_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \^sig_next_strt_offset_reg[0]_0\(0),
      Q => sig_curr_strt_offset(0),
      R => SLICE_INSERTION_n_15
    );
\sig_curr_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => sig_next_strt_offset_reg(1),
      Q => sig_curr_strt_offset(1),
      R => SLICE_INSERTION_n_15
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_valid_fifo_ld12_out,
      I1 => \^sig_eop_halt_xfer_reg_1\,
      I2 => I_MSSAI_SKID_BUF_n_3,
      O => sig_eop_halt_xfer_i_1_n_0
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_halt_xfer_i_1_n_0,
      Q => \^sig_eop_halt_xfer_reg_1\,
      R => '0'
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_sent1_out,
      Q => sig_eop_sent_reg,
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_next_strt_offset_reg[0]_0\(0),
      O => \sig_fifo_mssai[0]_i_1_n_0\
    );
\sig_fifo_mssai[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ld_btt_cntr_reg1,
      I1 => ld_btt_cntr_reg2,
      O => sig_fifo_mssai0
    );
\sig_fifo_mssai[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_next_strt_offset_reg(1),
      I1 => \^sig_next_strt_offset_reg[0]_0\(0),
      O => sig_fifo_mssai00_in(1)
    );
\sig_fifo_mssai_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_fifo_mssai0,
      D => \sig_fifo_mssai[0]_i_1_n_0\,
      Q => sig_fifo_mssai(0),
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_fifo_mssai0,
      D => sig_fifo_mssai00_in(1),
      Q => sig_fifo_mssai(1),
      R => sig_eop_sent_reg0
    );
\sig_max_first_increment[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => sig_cmd_full,
      O => sig_ld_cmd
    );
\sig_max_first_increment[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_next_strt_offset_reg[0]_0\(0),
      I1 => sig_next_strt_offset_reg(1),
      O => sig_max_first_increment0(1)
    );
\sig_max_first_increment[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFF1FFF1F0010"
    )
        port map (
      I0 => sig_next_strt_offset_reg(1),
      I1 => \^sig_next_strt_offset_reg[0]_0\(0),
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_full,
      I4 => sig_valid_fifo_ld12_out,
      I5 => \sig_max_first_increment_reg_n_0_[2]\,
      O => \sig_max_first_increment[2]_i_1_n_0\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \^sig_next_strt_offset_reg[0]_0\(0),
      Q => \sig_max_first_increment_reg_n_0_[0]\,
      R => SLICE_INSERTION_n_16
    );
\sig_max_first_increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => sig_max_first_increment0(1),
      Q => \sig_max_first_increment_reg_n_0_[1]\,
      R => SLICE_INSERTION_n_16
    );
\sig_max_first_increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[2]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[2]\,
      R => sig_stream_rst
    );
\sig_next_strt_offset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^sig_next_strt_offset_reg[0]_0\(0),
      I1 => sig_curr_eof_reg_reg_0(0),
      I2 => sig_next_strt_offset_reg(1),
      I3 => sig_curr_eof_reg_reg_0(1),
      O => \p_0_in__2\(1)
    );
\sig_next_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => D(0),
      Q => \^sig_next_strt_offset_reg[0]_0\(0),
      R => sig_eop_sent_reg0
    );
\sig_next_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \p_0_in__2\(1),
      Q => sig_next_strt_offset_reg(1),
      R => sig_eop_sent_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_sfifo_autord is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    empty : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_en : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \sig_byte_cntr_reg[10]\ : in STD_LOGIC;
    \sig_xfer_len_reg_reg[2]\ : in STD_LOGIC;
    \sig_xfer_len_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_sfifo_autord : entity is "axi_datamover_sfifo_autord";
end design_0_IR_vdma_0_axi_datamover_sfifo_autord;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_sfifo_autord is
begin
\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.design_0_IR_vdma_0_sync_fifo_fg
     port map (
      D(5 downto 0) => D(5 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      din(10 downto 0) => din(10 downto 0),
      dout(10 downto 0) => dout(10 downto 0),
      empty => empty,
      full => full,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\,
      \gwdc.wr_data_count_i_reg[4]\ => \gwdc.wr_data_count_i_reg[4]\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      \sig_byte_cntr_reg[10]\ => \sig_byte_cntr_reg[10]\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_stream_rst => sig_stream_rst,
      \sig_xfer_len_reg_reg[2]\ => \sig_xfer_len_reg_reg[2]\,
      \sig_xfer_len_reg_reg[2]_0\(0) => \sig_xfer_len_reg_reg[2]_0\(0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_0_IR_vdma_0_axi_datamover_sfifo_autord__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 65 downto 0 );
    rd_en : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\ : in STD_LOGIC;
    sig_incr_dbeat_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_byte_cntr[10]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr[10]_i_4_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_0_IR_vdma_0_axi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \design_0_IR_vdma_0_axi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \design_0_IR_vdma_0_axi_datamover_sfifo_autord__parameterized0\ is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\design_0_IR_vdma_0_sync_fifo_fg__parameterized0\
     port map (
      E(0) => E(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\,
      din(65 downto 0) => din(65 downto 0),
      dout(65 downto 0) => dout(65 downto 0),
      empty => empty,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      \sig_byte_cntr[10]_i_4\(0) => \sig_byte_cntr[10]_i_4\(0),
      \sig_byte_cntr[10]_i_4_0\ => \sig_byte_cntr[10]_i_4_0\,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_wr_status_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_reg : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_input_cache_type_reg0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_reg_0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\ : in STD_LOGIC;
    sig_halt_reg_reg_1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\ : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_wr_status_cntl : entity is "axi_datamover_wr_status_cntl";
end design_0_IR_vdma_0_axi_datamover_wr_status_cntl;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_wr_status_cntl is
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\ : STD_LOGIC;
  signal \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal I_WRESP_STATUS_FIFO_n_1 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_11 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_12 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_4 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_6 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_7 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_8 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 22 downto 4 );
  signal sig_halt_cmplt_i_4_n_0 : STD_LOGIC;
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_wdc_statcnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(16 downto 0) <= \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(16 downto 0);
  sig_halt_reg <= \^sig_halt_reg\;
\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\: entity work.\design_0_IR_vdma_0_axi_datamover_fifo__parameterized2\
     port map (
      D(2) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\,
      D(1) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\,
      D(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      E(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => sig_rd_empty,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\,
      \INFERRED_GEN.cnt_i_reg[3]\ => I_WRESP_STATUS_FIFO_n_8,
      Q(3 downto 0) => sig_wdc_statcnt_reg(3 downto 0),
      \in\(15 downto 0) => \in\(15 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15 downto 2) => sig_dcntl_sfifo_out(22 downto 9),
      \out\(1 downto 0) => sig_dcntl_sfifo_out(5 downto 4),
      p_0_in => p_0_in,
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => I_WRESP_STATUS_FIFO_n_1,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(16),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(10),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(17),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(11),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(18),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(12),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(19),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(13),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(20),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(14),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(21),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(15),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(9),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(3),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(10),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(4),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(11),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(5),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(12),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(6),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(13),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(7),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(14),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(8),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(15),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(9),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_11,
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(1),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(22),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(16),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(0),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_0_in,
      Q => sig_coelsc_reg_empty,
      S => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(5),
      Q => sig_wsc2stat_status_valid,
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_12,
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(2),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
I_WRESP_STATUS_FIFO: entity work.\design_0_IR_vdma_0_axi_datamover_fifo__parameterized1\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_5,
      D(1) => I_WRESP_STATUS_FIFO_n_6,
      D(0) => I_WRESP_STATUS_FIFO_n_7,
      E(0) => I_WRESP_STATUS_FIFO_n_4,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_11,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => I_WRESP_STATUS_FIFO_n_8,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => I_WRESP_STATUS_FIFO_n_12,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => sig_dcntl_sfifo_out(4),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(2 downto 1),
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => \^sig_halt_reg\,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      \sig_addr_posted_cntr_reg[3]\(3 downto 0) => sig_addr_posted_cntr_reg(3 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_WRESP_STATUS_FIFO_n_1,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_init_done => sig_init_done,
      sig_init_reg2 => sig_init_reg2,
      sig_init_reg_reg_0 => sig_init_reg,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_4,
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr_reg(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_4,
      D => I_WRESP_STATUS_FIFO_n_7,
      Q => sig_addr_posted_cntr_reg(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_4,
      D => I_WRESP_STATUS_FIFO_n_6,
      Q => sig_addr_posted_cntr_reg(2),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_4,
      D => I_WRESP_STATUS_FIFO_n_5,
      Q => sig_addr_posted_cntr_reg(3),
      R => sig_stream_rst
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FF7FFFFFFFF"
    )
        port map (
      I0 => sig_addr_reg_empty,
      I1 => \^sig_halt_reg\,
      I2 => sig_addr2wsc_calc_error,
      I3 => sig_addr_posted_cntr_reg(0),
      I4 => sig_addr_posted_cntr_reg(1),
      I5 => sig_halt_cmplt_i_4_n_0,
      O => sig_addr_reg_empty_reg
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(2),
      I1 => sig_addr_posted_cntr_reg(3),
      O => sig_halt_cmplt_i_4_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_reg_1,
      Q => \^sig_halt_reg\,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^sig_halt_reg\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      O => sig_halt_reg_reg_0
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => sig_wdc_statcnt_reg(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      Q => sig_wdc_statcnt_reg(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\,
      Q => sig_wdc_statcnt_reg(2),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\,
      Q => sig_wdc_statcnt_reg(3),
      R => sig_stream_rst
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(2),
      I1 => sig_wdc_statcnt_reg(3),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_wrdata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_dqual_reg_full : out STD_LOGIC;
    sig_data2wsc_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_next_cmd_cmplt_reg : out STD_LOGIC;
    lsig_end_of_cmd_reg : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_dbeat_cntr_reg[3]_0\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]_0\ : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]_0\ : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ibtt2wdc_eop : in STD_LOGIC;
    lsig_end_of_cmd_reg0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]_1\ : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_push_to_wsc_reg_0 : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\ : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_wrdata_cntl : entity is "axi_datamover_wrdata_cntl";
end design_0_IR_vdma_0_axi_datamover_wrdata_cntl;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_wrdata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[10]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[10]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[10]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[10]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[10]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[10]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[10]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_10\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_13\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_11\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_12\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_13\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_14\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_15\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^lsig_end_of_cmd_reg\ : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \^sig_addr_posted_cntr_reg[0]_0\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal \^sig_data2wsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \^sig_dbeat_cntr_reg[3]_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal \^sig_dqual_reg_full\ : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_6_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_next_cmd_cmplt_reg\ : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal sig_push_to_wsc_i_1_n_0 : STD_LOGIC;
  signal sig_set_push2wsc : STD_LOGIC;
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_3 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_3 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair178";
begin
  \in\(15 downto 0) <= \^in\(15 downto 0);
  lsig_end_of_cmd_reg <= \^lsig_end_of_cmd_reg\;
  \sig_addr_posted_cntr_reg[0]_0\ <= \^sig_addr_posted_cntr_reg[0]_0\;
  sig_data2wsc_valid <= \^sig_data2wsc_valid\;
  \sig_dbeat_cntr_reg[3]_0\ <= \^sig_dbeat_cntr_reg[3]_0\;
  sig_dqual_reg_full <= \^sig_dqual_reg_full\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
  sig_next_cmd_cmplt_reg <= \^sig_next_cmd_cmplt_reg\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\design_0_IR_vdma_0_axi_datamover_fifo__parameterized6\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      E(0) => \sig_dbeat_cntr[7]_i_1_n_0\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2 downto 0) => sig_cmd_fifo_data_out(35 downto 33),
      sel => sig_wr_fifo,
      \sig_addr_posted_cntr_reg[0]\ => \^sig_addr_posted_cntr_reg[0]_0\,
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]_0\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => \^sig_dqual_reg_full\,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_i_4_n_0,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_n_0,
      sig_last_dbeat_reg_1 => sig_last_dbeat_i_3_n_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_i_3(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_next_calc_error_reg_i_3_0 => \sig_addr_posted_cntr_reg[0]_1\,
      sig_next_calc_error_reg_i_4 => \^sig_next_calc_error_reg\,
      sig_next_calc_error_reg_reg(10 downto 0) => sig_next_calc_error_reg_reg_0(10 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(9),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(8),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(7),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(6),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(5),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(4),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_8_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(3),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_9_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(14),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(13),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(12),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(11),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\,
      I2 => \^in\(10),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_8\,
      Q => \^in\(9),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_0\,
      CO(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_1\,
      CO(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_2\,
      CO(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_3\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_4\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_5\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_6\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_1\(0),
      O(7) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_8\,
      O(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_9\,
      O(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_10\,
      O(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_11\,
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_12\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_13\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_14\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_15\,
      S(7) => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_3_n_0\,
      S(6) => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_4_n_0\,
      S(5) => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_5_n_0\,
      S(4) => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_6_n_0\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_7_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_8_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_9_n_0\,
      S(0) => S(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_15\,
      Q => \^in\(10),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_14\,
      Q => \^in\(11),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_13\,
      Q => \^in\(12),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_12\,
      Q => \^in\(13),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_11\,
      Q => \^in\(14),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_4\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_5\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_6\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_11\,
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_12\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_13\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_14\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_15\,
      S(7 downto 5) => B"000",
      S(4) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_15\,
      Q => \^in\(2),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_14\,
      Q => \^in\(3),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_13\,
      Q => \^in\(4),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_12\,
      Q => \^in\(5),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_11\,
      Q => \^in\(6),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_10\,
      Q => \^in\(7),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_9\,
      Q => \^in\(8),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => lsig_end_of_cmd_reg0,
      Q => \^lsig_end_of_cmd_reg\,
      R => sig_stream_rst
    );
\GEN_INDET_BTT.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_ibtt2wdc_eop,
      Q => lsig_eop_reg,
      R => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lsig_eop_reg,
      I1 => \^sig_next_calc_error_reg\,
      O => \^in\(15)
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB4444BB"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \sig_addr_posted_cntr_reg[0]_1\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26666664"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \sig_addr_posted_cntr_reg[0]_1\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      O => \sig_addr_posted_cntr[2]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A9EAA9"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => \sig_addr_posted_cntr_reg[0]_1\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_2_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => \^sig_next_calc_error_reg\,
      Q => \^in\(0),
      R => sig_push_to_wsc_i_1_n_0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => \^sig_next_cmd_cmplt_reg\,
      Q => \^in\(1),
      R => sig_push_to_wsc_i_1_n_0
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF544444444444"
    )
        port map (
      I0 => sig_dqual_reg_empty_reg_1,
      I1 => sig_dqual_reg_empty,
      I2 => sig_next_sequential_reg,
      I3 => sig_last_dbeat_reg_n_0,
      I4 => \^sig_dbeat_cntr_reg[3]_0\,
      I5 => sig_dqual_reg_empty_reg_0,
      O => \sig_dbeat_cntr[7]_i_1_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(4),
      I4 => sig_dbeat_cntr(5),
      I5 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      Q => sig_dbeat_cntr(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => sig_dbeat_cntr(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_dbeat_cntr(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => sig_dbeat_cntr(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_next_calc_error_reg_i_1_n_0
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => \^sig_dqual_reg_full\,
      R => sig_next_calc_error_reg_i_1_n_0
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      O => \sig_addr_posted_cntr_reg[2]_0\
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg,
      Q => sig_halt_reg_dly1,
      R => sig_stream_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => sig_stream_rst
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_last_dbeat_i_6_n_0,
      I4 => sig_dqual_reg_empty_reg_0,
      O => sig_last_dbeat_i_3_n_0
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_next_sequential_reg,
      I1 => sig_last_dbeat_reg_n_0,
      O => sig_last_dbeat_i_4_n_0
    );
sig_last_dbeat_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(5),
      I4 => sig_dbeat_cntr(3),
      O => sig_last_dbeat_i_6_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
sig_last_reg_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(5),
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(7),
      I4 => sig_dbeat_cntr(6),
      I5 => \sig_dbeat_cntr[5]_i_2_n_0\,
      O => \^sig_dbeat_cntr_reg[3]_0\
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_push_dqual_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => sig_ld_new_cmd_reg,
      O => sig_ld_new_cmd_reg_i_1_n_0
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_ld_new_cmd_reg_i_1_n_0,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^sig_addr_posted_cntr_reg[0]_0\,
      I1 => \out\,
      I2 => sig_halt_reg,
      O => sig_m_valid_out_reg
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => sig_push_dqual_reg,
      I1 => sig_last_mmap_dbeat,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_next_calc_error_reg_i_1_n_0
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => \^sig_next_calc_error_reg\,
      R => sig_next_calc_error_reg_i_1_n_0
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => \^sig_next_cmd_cmplt_reg\,
      R => sig_next_calc_error_reg_i_1_n_0
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_sequential_reg,
      R => sig_next_calc_error_reg_i_1_n_0
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_push_err2wsc,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFFFFF"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => sig_last_mmap_dbeat,
      I2 => \^sig_data2wsc_valid\,
      I3 => sig_inhibit_rdy_n_0,
      I4 => sig_push_to_wsc_reg_0,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_push_to_wsc_i_1_n_0
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => sig_last_mmap_dbeat,
      O => sig_set_push2wsc
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => sig_set_push2wsc,
      Q => \^sig_data2wsc_valid\,
      R => sig_push_to_wsc_i_1_n_0
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
eyeIaMGPupudzUOZl27sdbOHZ1TVj6IcIpbMIFW31kb44cOFSF8Lr+f3WnaT+oHxrkrL07JQf9eU
Cm1lKP/vLKZZohSj8Iuv9iwTh5FFMYN8bOy1TSiJXtz/jSGRIYgeLcTsO9rYkdhewNIKxzHbb5bT
VsBBTVQZsuTbQP39Rfr4Esb2Ks06g+PGBeAE3J10v9yN69K/zwHuNkIop/ImDUr3o64bssYk8xTO
BH/Lqw5kCo8dpvq+dYw0rz1gNnVI3lFP0A3gYHP1JiRIRDLuOFiRmFajM+EZh7OvAj2DFYowh6s5
uzZAF+cZ2jdls3L2wS2+XYNCbxA+Q1Pj+eg1KdzpMB8SuscJh1i5uNFQjyhPzsSV5IF/Q4KVPRGg
smAuKM1t9kVEyOdYtJ63QrSd7Hidz/P9fPYGXeDBzMKr6dGluf9b6CyC+2olGZfePs0vutyWl1wr
+vwExlitWJH5fOtvC1OAk9HHqjeiBUhWwG3Ce1UQ0m0nfd8CwXiQyuWZi9CAKf5ZqJsbwR2qJOcM
1gWItyUZGafLlbc5WmbeSjoDcA6rJI26UJSy336UuM17HDD1muH4LCJ3liFw6UgS1rxoLa7a1cEF
t4Coog1tBUrMjiTTqTQXO7LxqzQ7ub32LlbpVF5esQMBH+vMbw6ToHUD2AWGMrXLY9Who2IRPL6Q
ekNgK9jSxsZ9/pGFUA/eVAGG1rDKZfJbs6+V4elsOQcFX97FS6KCxkfmCqajfgFtlPzcm4u6W3Mw
HW9YsGA6rYRMfbPlYYA7C1JcRI2yTI+5A91Efx7tq0kP2bkDYjQPKCJdpnxKIAg9gGDLIkcO7srd
IRWprl0DPfsEEKUG80lnQVkIejw6EE/TRrAe3rU1wgIWvI59GmeDiYzmDIQxiUOugCpxdP5dEvYQ
aQrs2cioveXqi9YNZOjfnuOpqjkSryQEh9MLWGxItf4kSYVGTDxTY6Qz2z32NvNsiWSZifGoptAJ
EVAx6Li+Sz5jH2Frv+BMlHrraMG8vMW5rMcEHDzDOTNf5GikDbANIRfuXvgA7FhYP0rOL1GQ9kX8
flu03GK5FALN5pKF8UvOoiz2UAxQkV7AEUuNEsHOXa7agRh7a0eNKd+TiKmTvRzBxsx18Gs0woZg
wWAd53Nkxx9B9t35AXCXTFa6+ZB09knJWYxLnnaYhiUYO+ONGMinwcvTki1aQXAp28CL6068pipr
ngtJn1fTSxSRyVzMoB275jM6uSeqGRFx750L2uBMMnINJgelB0s5xA4VYK2dTx9bc5yafAB4e0Qs
Bi987uM/C9TjWw2850m0GnAoxXCwvShgLdo0CxPu8gII88ub6PySfKEfyaaKoukVIMGeAZyVF3ZV
LGA7XUAvI9JqpBZRJ1iM1SYeRfIiYQet1H6l5HWuqKcH8Dq3JN3OaljSLdHGGS1pIcWRKmwbh7N6
xwJMjgIizlaTULoB6VCVuXmbY78n28GsUhlNdC4teNiFf2ekLTY+z6Tf6nEevtkNuT8YwTUAqHaX
cShM8KQ4MPSKAWyWhJ5ujG2cedAb1PwvR+kpLo0KRbBBt7K006EzSwyN7jcFXQEFFmPTQqmcDo1b
75g0
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_indet_btt is
  port (
    dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    empty : out STD_LOGIC;
    sig_clr_dbc_reg : out STD_LOGIC;
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_ibtt2wdc_eop : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : out STD_LOGIC;
    lsig_packer_full : out STD_LOGIC;
    lsig_0ffset_cntr : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[5]_0\ : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    lsig_end_of_cmd_reg0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_dre2ibtt_eop : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg_0\ : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    sig_incr_dbeat_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\ : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_byte_cntr[10]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_xfer_len_reg_reg[2]\ : in STD_LOGIC;
    \sig_xfer_len_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_cmd_cmplt_reg : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    \sig_byte_cntr_reg[10]_0\ : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_byte_cntr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mssa_index : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_indet_btt : entity is "axi_datamover_indet_btt";
end design_0_IR_vdma_0_axi_datamover_indet_btt;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_indet_btt is
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \^include_packing.lsig_first_dbeat_reg_0\ : STD_LOGIC;
  signal I_DATA_FIFO_n_67 : STD_LOGIC;
  signal I_DATA_FIFO_n_70 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lsig_0ffset_cntr\ : STD_LOGIC;
  signal lsig_combined_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \lsig_flag_slice_reg[0]_1\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[1]_0\ : STD_LOGIC;
  signal \^lsig_packer_full\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_burst_dbeat_cntr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_burst_dbeat_cntr_reg[5]_0\ : STD_LOGIC;
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \sig_byte_cntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[10]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[9]_i_10_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[9]_i_4_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[9]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[9]_i_6_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[9]_i_7_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[9]_i_8_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[9]_i_9_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[10]_i_3_n_15\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_13\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_14\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_15\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \^sig_clr_dbc_reg\ : STD_LOGIC;
  signal sig_clr_dbeat_cntr0_out : STD_LOGIC;
  signal sig_data_fifo_data_in : STD_LOGIC_VECTOR ( 65 downto 64 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal sig_dre2ibtt_eop_reg : STD_LOGIC;
  signal sig_dre2ibtt_tlast_reg : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  signal sig_xd_fifo_full : STD_LOGIC;
  signal \NLW_sig_byte_cntr_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_byte_cntr_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[4]_i_1\ : label is "soft_lutpair105";
begin
  \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ <= \^include_packing.lsig_first_dbeat_reg_0\;
  Q(0) <= \^q\(0);
  lsig_0ffset_cntr <= \^lsig_0ffset_cntr\;
  lsig_packer_full <= \^lsig_packer_full\;
  \sig_burst_dbeat_cntr_reg[5]_0\ <= \^sig_burst_dbeat_cntr_reg[5]_0\;
  sig_clr_dbc_reg <= \^sig_clr_dbc_reg\;
\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\: entity work.design_0_IR_vdma_0_axi_datamover_skid_buf
     port map (
      E(0) => E(0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[10]\(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]\(0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\,
      S(0) => S(0),
      SR(0) => SR(0),
      dout(65 downto 0) => sig_data_fifo_data_out(65 downto 0),
      empty => I_DATA_FIFO_n_67,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_end_of_cmd_reg0 => lsig_end_of_cmd_reg0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_en => sig_pop_data_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      \sig_data_reg_out_reg[63]_0\(63 downto 0) => \sig_data_reg_out_reg[63]\(63 downto 0),
      sig_ibtt2wdc_eop => sig_ibtt2wdc_eop,
      sig_init_reg => sig_init_reg,
      sig_m_valid_out_reg_0(0) => sig_m_valid_out_reg(0),
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg,
      sig_stream_rst => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(0),
      Q => lsig_combined_data(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(10),
      Q => lsig_combined_data(10),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(11),
      Q => lsig_combined_data(11),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(12),
      Q => lsig_combined_data(12),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(13),
      Q => lsig_combined_data(13),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(14),
      Q => lsig_combined_data(14),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(15),
      Q => lsig_combined_data(15),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(16),
      Q => lsig_combined_data(16),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(17),
      Q => lsig_combined_data(17),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(18),
      Q => lsig_combined_data(18),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(19),
      Q => lsig_combined_data(19),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(1),
      Q => lsig_combined_data(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(20),
      Q => lsig_combined_data(20),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(21),
      Q => lsig_combined_data(21),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(22),
      Q => lsig_combined_data(22),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(23),
      Q => lsig_combined_data(23),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(24),
      Q => lsig_combined_data(24),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(25),
      Q => lsig_combined_data(25),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(26),
      Q => lsig_combined_data(26),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(27),
      Q => lsig_combined_data(27),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(28),
      Q => lsig_combined_data(28),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(29),
      Q => lsig_combined_data(29),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(2),
      Q => lsig_combined_data(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(30),
      Q => lsig_combined_data(30),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(31),
      Q => lsig_combined_data(31),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(3),
      Q => lsig_combined_data(3),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(4),
      Q => lsig_combined_data(4),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(5),
      Q => lsig_combined_data(5),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(6),
      Q => lsig_combined_data(6),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(7),
      Q => lsig_combined_data(7),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(8),
      Q => lsig_combined_data(8),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(9),
      Q => lsig_combined_data(9),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(0),
      Q => lsig_combined_data(32),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(10),
      Q => lsig_combined_data(42),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(11),
      Q => lsig_combined_data(43),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(12),
      Q => lsig_combined_data(44),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(13),
      Q => lsig_combined_data(45),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(14),
      Q => lsig_combined_data(46),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(15),
      Q => lsig_combined_data(47),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(16),
      Q => lsig_combined_data(48),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(17),
      Q => lsig_combined_data(49),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(18),
      Q => lsig_combined_data(50),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(19),
      Q => lsig_combined_data(51),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(1),
      Q => lsig_combined_data(33),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(20),
      Q => lsig_combined_data(52),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(21),
      Q => lsig_combined_data(53),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(22),
      Q => lsig_combined_data(54),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(23),
      Q => lsig_combined_data(55),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(24),
      Q => lsig_combined_data(56),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(25),
      Q => lsig_combined_data(57),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(26),
      Q => lsig_combined_data(58),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(27),
      Q => lsig_combined_data(59),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(28),
      Q => lsig_combined_data(60),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(29),
      Q => lsig_combined_data(61),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(2),
      Q => lsig_combined_data(34),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(30),
      Q => lsig_combined_data(62),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(31),
      Q => lsig_combined_data(63),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(3),
      Q => lsig_combined_data(35),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(4),
      Q => lsig_combined_data(36),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(5),
      Q => lsig_combined_data(37),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(6),
      Q => lsig_combined_data(38),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(7),
      Q => lsig_combined_data(39),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(8),
      Q => lsig_combined_data(40),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(9),
      Q => lsig_combined_data(41),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F70"
    )
        port map (
      I0 => \^include_packing.lsig_first_dbeat_reg_0\,
      I1 => sig_sf_strt_addr_offset,
      I2 => \sig_byte_cntr_reg[10]_0\,
      I3 => \^lsig_0ffset_cntr\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\,
      Q => \^lsig_0ffset_cntr\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_first_dbeat_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\,
      Q => \^include_packing.lsig_first_dbeat_reg_0\,
      S => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_packer_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_packer_full_reg_0\,
      Q => \^lsig_packer_full\,
      R => sig_stream_rst
    );
I_DATA_FIFO: entity work.\design_0_IR_vdma_0_axi_datamover_sfifo_autord__parameterized0\
     port map (
      E(0) => \lsig_flag_slice_reg[1]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\ => \^lsig_packer_full\,
      din(65 downto 64) => sig_data_fifo_data_in(65 downto 64),
      din(63 downto 0) => lsig_combined_data(63 downto 0),
      dout(65 downto 0) => sig_data_fifo_data_out(65 downto 0),
      empty => I_DATA_FIFO_n_67,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => \lsig_flag_slice_reg[0]_1\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => I_DATA_FIFO_n_70,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => sig_pop_data_fifo,
      \sig_byte_cntr[10]_i_4\(0) => \sig_byte_cntr[10]_i_4\(0),
      \sig_byte_cntr[10]_i_4_0\ => sig_xd_fifo_full,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_stream_rst => sig_stream_rst
    );
I_XD_FIFO: entity work.design_0_IR_vdma_0_axi_datamover_sfifo_autord
     port map (
      D(5 downto 0) => D(5 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      din(10) => sig_dre2ibtt_eop_reg,
      din(9) => sig_dre2ibtt_tlast_reg,
      din(8 downto 0) => sig_byte_cntr(10 downto 2),
      dout(10 downto 0) => dout(10 downto 0),
      empty => empty,
      full => sig_xd_fifo_full,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\,
      \gwdc.wr_data_count_i_reg[4]\ => \gwdc.wr_data_count_i_reg[4]\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      \sig_byte_cntr_reg[10]\ => I_DATA_FIFO_n_70,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_stream_rst => sig_stream_rst,
      \sig_xfer_len_reg_reg[2]\ => \sig_xfer_len_reg_reg[2]\,
      \sig_xfer_len_reg_reg[2]_0\(0) => \sig_xfer_len_reg_reg[2]_0\(0),
      wr_en => \^sig_clr_dbc_reg\
    );
\sig_burst_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(0),
      O => \p_0_in__3\(0)
    );
\sig_burst_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(0),
      I1 => sig_burst_dbeat_cntr_reg(1),
      O => \p_0_in__3\(1)
    );
\sig_burst_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(2),
      I1 => sig_burst_dbeat_cntr_reg(1),
      I2 => sig_burst_dbeat_cntr_reg(0),
      O => \p_0_in__3\(2)
    );
\sig_burst_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(3),
      I1 => sig_burst_dbeat_cntr_reg(0),
      I2 => sig_burst_dbeat_cntr_reg(1),
      I3 => sig_burst_dbeat_cntr_reg(2),
      O => \p_0_in__3\(3)
    );
\sig_burst_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(4),
      I1 => sig_burst_dbeat_cntr_reg(2),
      I2 => sig_burst_dbeat_cntr_reg(1),
      I3 => sig_burst_dbeat_cntr_reg(0),
      I4 => sig_burst_dbeat_cntr_reg(3),
      O => \p_0_in__3\(4)
    );
\sig_burst_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(5),
      I1 => sig_burst_dbeat_cntr_reg(3),
      I2 => sig_burst_dbeat_cntr_reg(0),
      I3 => sig_burst_dbeat_cntr_reg(1),
      I4 => sig_burst_dbeat_cntr_reg(2),
      I5 => sig_burst_dbeat_cntr_reg(4),
      O => \p_0_in__3\(5)
    );
\sig_burst_dbeat_cntr[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_burst_dbeat_cntr_reg[5]_0\,
      O => \p_0_in__3\(6)
    );
\sig_burst_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__3\(0),
      Q => sig_burst_dbeat_cntr_reg(0),
      R => \sig_burst_dbeat_cntr_reg[0]_0\(0)
    );
\sig_burst_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__3\(1),
      Q => sig_burst_dbeat_cntr_reg(1),
      R => \sig_burst_dbeat_cntr_reg[0]_0\(0)
    );
\sig_burst_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__3\(2),
      Q => sig_burst_dbeat_cntr_reg(2),
      R => \sig_burst_dbeat_cntr_reg[0]_0\(0)
    );
\sig_burst_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__3\(3),
      Q => sig_burst_dbeat_cntr_reg(3),
      R => \sig_burst_dbeat_cntr_reg[0]_0\(0)
    );
\sig_burst_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__3\(4),
      Q => sig_burst_dbeat_cntr_reg(4),
      R => \sig_burst_dbeat_cntr_reg[0]_0\(0)
    );
\sig_burst_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__3\(5),
      Q => sig_burst_dbeat_cntr_reg(5),
      R => \sig_burst_dbeat_cntr_reg[0]_0\(0)
    );
\sig_burst_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__3\(6),
      Q => \^q\(0),
      R => \sig_burst_dbeat_cntr_reg[0]_0\(0)
    );
\sig_byte_cntr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \sig_byte_cntr[10]_i_1_n_0\
    );
\sig_byte_cntr[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sig_byte_cntr(10),
      I1 => \sig_byte_cntr_reg[10]_0\,
      I2 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[10]_i_5_n_0\
    );
\sig_byte_cntr[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => sig_byte_cntr(2),
      I1 => \sig_byte_cntr_reg[10]_0\,
      I2 => \^sig_clr_dbc_reg\,
      I3 => sig_mssa_index(0),
      O => \sig_byte_cntr[9]_i_10_n_0\
    );
\sig_byte_cntr[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sig_byte_cntr(9),
      I1 => \sig_byte_cntr_reg[10]_0\,
      I2 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[9]_i_3_n_0\
    );
\sig_byte_cntr[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sig_byte_cntr(8),
      I1 => \sig_byte_cntr_reg[10]_0\,
      I2 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[9]_i_4_n_0\
    );
\sig_byte_cntr[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sig_byte_cntr(7),
      I1 => \sig_byte_cntr_reg[10]_0\,
      I2 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[9]_i_5_n_0\
    );
\sig_byte_cntr[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sig_byte_cntr(6),
      I1 => \sig_byte_cntr_reg[10]_0\,
      I2 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[9]_i_6_n_0\
    );
\sig_byte_cntr[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sig_byte_cntr(5),
      I1 => \sig_byte_cntr_reg[10]_0\,
      I2 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[9]_i_7_n_0\
    );
\sig_byte_cntr[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sig_byte_cntr(4),
      I1 => \sig_byte_cntr_reg[10]_0\,
      I2 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[9]_i_8_n_0\
    );
\sig_byte_cntr[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sig_byte_cntr(3),
      I1 => \sig_byte_cntr_reg[10]_0\,
      I2 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[9]_i_9_n_0\
    );
\sig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\,
      D => \sig_byte_cntr_reg[10]_i_3_n_15\,
      Q => sig_byte_cntr(10),
      R => \sig_byte_cntr[10]_i_1_n_0\
    );
\sig_byte_cntr_reg[10]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_byte_cntr_reg[9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_sig_byte_cntr_reg[10]_i_3_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_sig_byte_cntr_reg[10]_i_3_O_UNCONNECTED\(7 downto 1),
      O(0) => \sig_byte_cntr_reg[10]_i_3_n_15\,
      S(7 downto 1) => B"0000000",
      S(0) => \sig_byte_cntr[10]_i_5_n_0\
    );
\sig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\,
      D => \sig_byte_cntr_reg[9]_i_1_n_15\,
      Q => sig_byte_cntr(2),
      R => \sig_byte_cntr_reg[2]_0\(0)
    );
\sig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\,
      D => \sig_byte_cntr_reg[9]_i_1_n_14\,
      Q => sig_byte_cntr(3),
      R => \sig_byte_cntr_reg[2]_0\(0)
    );
\sig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\,
      D => \sig_byte_cntr_reg[9]_i_1_n_13\,
      Q => sig_byte_cntr(4),
      R => \sig_byte_cntr_reg[2]_0\(0)
    );
\sig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\,
      D => \sig_byte_cntr_reg[9]_i_1_n_12\,
      Q => sig_byte_cntr(5),
      R => \sig_byte_cntr_reg[2]_0\(0)
    );
\sig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\,
      D => \sig_byte_cntr_reg[9]_i_1_n_11\,
      Q => sig_byte_cntr(6),
      R => \sig_byte_cntr_reg[2]_0\(0)
    );
\sig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\,
      D => \sig_byte_cntr_reg[9]_i_1_n_10\,
      Q => sig_byte_cntr(7),
      R => \sig_byte_cntr_reg[2]_0\(0)
    );
\sig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\,
      D => \sig_byte_cntr_reg[9]_i_1_n_9\,
      Q => sig_byte_cntr(8),
      R => \sig_byte_cntr[10]_i_1_n_0\
    );
\sig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\,
      D => \sig_byte_cntr_reg[9]_i_1_n_8\,
      Q => sig_byte_cntr(9),
      R => \sig_byte_cntr[10]_i_1_n_0\
    );
\sig_byte_cntr_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_byte_cntr_reg[9]_i_1_n_0\,
      CO(6) => \sig_byte_cntr_reg[9]_i_1_n_1\,
      CO(5) => \sig_byte_cntr_reg[9]_i_1_n_2\,
      CO(4) => \sig_byte_cntr_reg[9]_i_1_n_3\,
      CO(3) => \sig_byte_cntr_reg[9]_i_1_n_4\,
      CO(2) => \sig_byte_cntr_reg[9]_i_1_n_5\,
      CO(1) => \sig_byte_cntr_reg[9]_i_1_n_6\,
      CO(0) => \sig_byte_cntr_reg[9]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \sig_byte_cntr_reg[9]_0\(0),
      O(7) => \sig_byte_cntr_reg[9]_i_1_n_8\,
      O(6) => \sig_byte_cntr_reg[9]_i_1_n_9\,
      O(5) => \sig_byte_cntr_reg[9]_i_1_n_10\,
      O(4) => \sig_byte_cntr_reg[9]_i_1_n_11\,
      O(3) => \sig_byte_cntr_reg[9]_i_1_n_12\,
      O(2) => \sig_byte_cntr_reg[9]_i_1_n_13\,
      O(1) => \sig_byte_cntr_reg[9]_i_1_n_14\,
      O(0) => \sig_byte_cntr_reg[9]_i_1_n_15\,
      S(7) => \sig_byte_cntr[9]_i_3_n_0\,
      S(6) => \sig_byte_cntr[9]_i_4_n_0\,
      S(5) => \sig_byte_cntr[9]_i_5_n_0\,
      S(4) => \sig_byte_cntr[9]_i_6_n_0\,
      S(3) => \sig_byte_cntr[9]_i_7_n_0\,
      S(2) => \sig_byte_cntr[9]_i_8_n_0\,
      S(1) => \sig_byte_cntr[9]_i_9_n_0\,
      S(0) => \sig_byte_cntr[9]_i_10_n_0\
    );
sig_clr_dbc_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8F0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_burst_dbeat_cntr_reg[5]_0\,
      I2 => lsig_first_dbeat,
      I3 => sig_incr_dbeat_cntr,
      O => sig_clr_dbeat_cntr0_out
    );
sig_clr_dbc_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(5),
      I1 => sig_burst_dbeat_cntr_reg(3),
      I2 => sig_burst_dbeat_cntr_reg(0),
      I3 => sig_burst_dbeat_cntr_reg(1),
      I4 => sig_burst_dbeat_cntr_reg(2),
      I5 => sig_burst_dbeat_cntr_reg(4),
      O => \^sig_burst_dbeat_cntr_reg[5]_0\
    );
sig_clr_dbc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_clr_dbeat_cntr0_out,
      Q => \^sig_clr_dbc_reg\,
      R => sig_stream_rst
    );
sig_dre2ibtt_eop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_eop,
      Q => sig_dre2ibtt_eop_reg,
      R => sig_stream_rst
    );
sig_dre2ibtt_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_tlast,
      Q => sig_dre2ibtt_tlast_reg,
      R => sig_stream_rst
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      O => sig_data_fifo_data_in(65)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      O => sig_data_fifo_data_in(64)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_s2mm_realign is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_sf_strt_addr_offset : out STD_LOGIC;
    sig_mssa_index : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg2 : out STD_LOGIC;
    sig_init_reg2_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_dre2ibtt_eop : out STD_LOGIC;
    lsig_first_dbeat : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_eop_halt_xfer : out STD_LOGIC;
    sig_incr_dbeat_cntr : out STD_LOGIC;
    sig_eop_halt_xfer_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \sig_data_reg_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_data_reg_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_init_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    \sig_byte_cntr_reg[10]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    full : in STD_LOGIC;
    empty : in STD_LOGIC;
    rd_rst_busy : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_s2mm_realign : entity is "axi_datamover_s2mm_realign";
end design_0_IR_vdma_0_axi_datamover_s2mm_realign;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_s2mm_realign is
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_80\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_86\ : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_5 : STD_LOGIC;
  signal lsig_cmd_fetch_pause : STD_LOGIC;
  signal \^lsig_first_dbeat\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 downto 6 );
  signal sig_cmdcntl_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmdcntl_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_need_cmd_flush : STD_LOGIC;
  signal sig_next_strt_offset_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_rd_empty : STD_LOGIC;
  signal sig_scatter2drc_cmd_ready : STD_LOGIC;
  signal \^sig_sf_strt_addr_offset\ : STD_LOGIC;
  signal sig_sm_ld_dre_cmd : STD_LOGIC;
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_ns : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
begin
  lsig_first_dbeat <= \^lsig_first_dbeat\;
  sig_sf_strt_addr_offset <= \^sig_sf_strt_addr_offset\;
\FSM_sequential_sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(0),
      Q => sig_cmdcntl_sm_state(0),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(1),
      Q => sig_cmdcntl_sm_state(1),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(2),
      Q => sig_cmdcntl_sm_state(2),
      R => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_5,
      Q => lsig_cmd_fetch_pause,
      R => '0'
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_86\,
      Q => sig_need_cmd_flush,
      R => '0'
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.design_0_IR_vdma_0_axi_datamover_s2mm_scatter
     port map (
      D(0) => \p_0_in__2\(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0) => sig_rd_empty,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => sig_incr_dbeat_cntr,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \^lsig_first_dbeat\,
      Q(0) => Q(0),
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      full => full,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_rst_busy => rd_rst_busy,
      \sig_burst_dbeat_cntr_reg[0]\ => \sig_burst_dbeat_cntr_reg[0]\,
      \sig_burst_dbeat_cntr_reg[0]_0\(0) => \sig_burst_dbeat_cntr_reg[0]_0\(0),
      \sig_burst_dbeat_cntr_reg[6]\(0) => \sig_burst_dbeat_cntr_reg[6]\(0),
      \sig_burst_dbeat_cntr_reg[6]_0\ => \^sig_sf_strt_addr_offset\,
      \sig_byte_cntr_reg[10]\ => \sig_byte_cntr_reg[10]\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg(0) => sig_clr_dbc_reg_reg(0),
      sig_cmd_empty_reg_0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_80\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_curr_eof_reg_reg_0(16) => sig_cmd_fifo_data_out(23),
      sig_curr_eof_reg_reg_0(15 downto 0) => sig_cmd_fifo_data_out(21 downto 6),
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      \sig_data_reg_out_reg[31]_0\(31 downto 0) => \sig_data_reg_out_reg[31]_0\(31 downto 0),
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer_reg_0(1 downto 0) => sig_eop_halt_xfer_reg(1 downto 0),
      sig_eop_halt_xfer_reg_1 => sig_eop_halt_xfer,
      sig_eop_halt_xfer_reg_2(1 downto 0) => sig_eop_halt_xfer_reg_0(1 downto 0),
      sig_init_reg => sig_init_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      \sig_mssa_index_reg_out_reg[1]\ => sig_mssa_index(0),
      \sig_mssa_index_reg_out_reg[1]_0\ => sig_dre2ibtt_eop,
      \sig_mssa_index_reg_out_reg[1]_1\(0) => \sig_mssa_index_reg_out_reg[1]\(0),
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[0]_0\(0) => sig_next_strt_offset_reg(0),
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_reg => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_86\,
      sig_stream_rst => sig_stream_rst
    );
\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_dre_cmd,
      D => sig_cmd_fifo_data_out(26),
      Q => \^sig_sf_strt_addr_offset\,
      R => sig_stream_rst
    );
I_DRE_CNTL_FIFO: entity work.\design_0_IR_vdma_0_axi_datamover_fifo__parameterized3\
     port map (
      D(0) => \p_0_in__2\(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => sig_cmdcntl_sm_state(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_80\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(2 downto 0) => sig_cmdcntl_sm_state_ns(2 downto 0),
      Q(0) => sig_rd_empty,
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => \^lsig_first_dbeat\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(17) => sig_cmd_fifo_data_out(26),
      \out\(16) => sig_cmd_fifo_data_out(23),
      \out\(15 downto 0) => sig_cmd_fifo_data_out(21 downto 6),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_DRE_CNTL_FIFO_n_5,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_init_reg2_reg_0 => sig_init_reg2_reg,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[0]\(0) => sig_next_strt_offset_reg(0),
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_ld_dre_cmd_ns,
      Q => sig_sm_ld_dre_cmd,
      R => sig_stream_rst
    );
sig_sm_pop_cmd_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_pop_cmd_fifo_ns,
      Q => sig_sm_pop_cmd_fifo,
      R => sig_stream_rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1232)
`protect data_block
eyeIaMGPupudzUOZl27sdbOHZ1TVj6IcIpbMIFW31kb44cOFSF8Lr+f3WnaT+oHxrkrL07JQf9eU
Cm1lKP/vLKZZohSj8Iuv9iwTh5FFMYN8bOy1TSiJXtz/jSGRIYgeLcTsO9rYkdhewNIKxzHbb5bT
VsBBTVQZsuTbQP39Rfr4Esb2Ks06g+PGBeAE3J10gpe5Vj7YOS8qqziuL8kJGCdjmTzs405Aq987
GuUjiegN8XtkOS05DEHqwMKnalVq0AZuDIEBYUmtxq3XDRTzBHNwzJwfhk9BpNp3hj6i/EK53bW3
ekZy8DZhPYuLjbxz0eRjvGu/D9SK/pMK9UnoXmr4P2BJgWMotR4+ijrvK4dJrZoCLuhcbdwr6OOz
AHSwE5k09/FOpfLH/WwRvDoDmTLJLis0f0RB8PneTZAqAuT51IWBkRmoc/5kz9pKerVrxiw7UyP5
MjlAaz5lAm2+8Mkx5yrT6gpTbDQCOCBhSdqgMNBqudiqS3TdBdjutCqE0cHGGn0rvOICcyzHeh/6
FkK7BBoGO8EJOvDZi3RzoPs/l2lqG6kYY2ew0r3Zwc3LbPlg1rREFoK7nTGSqdjZoebVHSPG1Cs8
wXcok2B6jebFtAdacuzUzPOLs21/7IgI+ljdcUo5TXDXUui3afZTtG8XViFPfYZwO2nnVxJ+wU6/
WfS35S5wyNOz/SUHMl7Z8F7ev3wcIddVWBO4HFJsI/RVmQrrRXr35ggmeQ+YQ0XsmmktYkDKpkRK
dZ8W4ku1YFuv5aGG4yJCv4xVpNaPsg3qu0x1BKmk06leK+o0FpMqjP3dk9yAfh/pU9kmOIy6jEB1
pPPUcEIQ3Ot+UfTEYRq12El0kvUAK4h0FN80VOWPbU0jU1tXA4Rc6RMksOcZVueeX3BeD3ttau3S
SLun1YNq0Zs7+MhfaeVDbBfKw8l8WSo0iMsUsCOWnru+pGycjVKTUhrUm788gDFP0JWG+JWf1FaN
rz75cOvfIjvH9wHkcFo0j986YLeN4FQALFyXtnE2MIGgNDHtz0qPIKwgmAo107Pqmftj9Hu0go4T
mUFyDwQjIE2vTV8r1WTYsQw7bhaowrKyljEqwiRIFf3ZpeCpnKPDlbYPG1RVBd1WBU5ovNBght2a
+A7i3NADiBmJtY2Ail03D9T20PTnbqY11WcVX8a5mNQxMUK1gSeNUZooukrmAip8Bx7R2jGvAmc3
XHqQ+2PDB8iP/2UltNtusmbEZUA2JRX7l4gM3YN08qX/l1lTfmSGXGuQkyK3s9m4tIPmVtHXFxIE
qXZnkU6oWZvl2TlkI0W/jjYoS2i2lxtP4u5HVKkURh5iak4/jOmyuKsHOBE6NgZkGOxnEMxv2Mt3
3dpZYq61hX9inpHk7EVRCw/GGU3DgpGxDw85sQtHiRtaZE0oeQmSCksa8c/RJwWe+MniIBj26d28
c0F69jCyoQtQ5Q4PGy/vj7E3qdtMNIiKESJ8kt4VEzN71JbFrg/LvoEmkcRKyk4g132J+YcVs21v
ix4+NsCbAD3N28xHO/PNhDqKYTrJiHD8JQjdSJQ4uZv56Zvt7LNFMEh8VUzeo38yctbiILobYSvu
xMseMf3d7Ws10MV9Vg2PxxbaTDol8o9kClGDmdnC+C/dW8U=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover_s2mm_full_wrap is
  port (
    \out\ : out STD_LOGIC;
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    ovrflo_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    empty : in STD_LOGIC;
    rd_rst_busy : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 80 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover_s2mm_full_wrap : entity is "axi_datamover_s2mm_full_wrap";
end design_0_IR_vdma_0_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover_s2mm_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_11\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_21\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_22\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_106\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_11\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_5\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_ADDR_CNTL_n_8 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_9 : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal I_RESET_n_3 : STD_LOGIC;
  signal I_RESET_n_4 : STD_LOGIC;
  signal I_RESET_n_5 : STD_LOGIC;
  signal I_RESET_n_8 : STD_LOGIC;
  signal I_S2MM_MMAP_SKID_BUF_n_4 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_26 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_27 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_28 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_29 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_30 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_0 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_24 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_27 : STD_LOGIC;
  signal lsig_0ffset_cntr : STD_LOGIC;
  signal lsig_end_of_cmd_reg : STD_LOGIC;
  signal lsig_end_of_cmd_reg0 : STD_LOGIC;
  signal lsig_first_dbeat : STD_LOGIC;
  signal lsig_packer_full : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_burst_dbeat_cntr_reg : STD_LOGIC_VECTOR ( 6 to 6 );
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_child_qual_first_of_2 : STD_LOGIC;
  signal sig_child_tag_reg0 : STD_LOGIC;
  signal sig_clr_dbc_reg : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  signal sig_csm_pop_child_cmd : STD_LOGIC;
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_eop : STD_LOGIC;
  signal sig_data2wsc_valid : STD_LOGIC;
  signal sig_data_fifo_full : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_dre2ibtt_eop : STD_LOGIC;
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_good_strm_dbeat9_out : STD_LOGIC;
  signal sig_halt_reg : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_ibtt2wdc_eop : STD_LOGIC;
  signal sig_ibtt2wdc_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal sig_incr_dbeat_cntr : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_calc_error : STD_LOGIC;
  signal sig_mstr2data_cmd_last : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2dre_btt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_mstr2dre_calc_error : STD_LOGIC;
  signal sig_mstr2dre_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2dre_cmd_valid : STD_LOGIC;
  signal sig_mstr2dre_eof : STD_LOGIC;
  signal sig_mstr2dre_sf_strt_offset : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_pop_xd_fifo : STD_LOGIC;
  signal sig_psm_halt : STD_LOGIC;
  signal sig_psm_pop_input_cmd : STD_LOGIC;
  signal sig_sf2pcc_cmd_cmplt : STD_LOGIC;
  signal sig_sf2pcc_packet_eop : STD_LOGIC;
  signal sig_sf2pcc_xfer_bytes : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal sig_sf_strt_addr_offset : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 7 downto 2 );
begin
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\: entity work.design_0_IR_vdma_0_axi_datamover_indet_btt
     port map (
      D(5 downto 0) => sig_xfer_len(7 downto 2),
      DI(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_21\,
      DI(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_22\,
      DI(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23\,
      DI(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\,
      DI(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\,
      DI(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\,
      DI(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\,
      DI(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\,
      E(0) => sig_good_strm_dbeat9_out,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[10]\(0) => sig_data2wsc_bytes_rcvd(3),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ => I_WR_STATUS_CNTLR_n_27,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_11\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83\,
      \INCLUDE_PACKING.lsig_packer_full_reg_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\,
      Q(0) => sig_burst_dbeat_cntr_reg(6),
      S(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\,
      SR(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\,
      dout(10) => sig_sf2pcc_packet_eop,
      dout(9) => sig_sf2pcc_cmd_cmplt,
      dout(8 downto 0) => sig_sf2pcc_xfer_bytes(10 downto 2),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_11\,
      full => sig_data_fifo_full,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20\,
      \gwdc.wr_data_count_i_reg[4]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_end_of_cmd_reg0 => lsig_end_of_cmd_reg0,
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      rd_en => sig_pop_xd_fifo,
      \sig_burst_dbeat_cntr_reg[0]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\,
      \sig_burst_dbeat_cntr_reg[5]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\,
      \sig_byte_cntr[10]_i_4\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\,
      \sig_byte_cntr_reg[10]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7\,
      \sig_byte_cntr_reg[2]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\,
      \sig_byte_cntr_reg[9]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      \sig_data_reg_out_reg[63]\(63 downto 0) => sig_ibtt2wdc_tdata(63 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_ibtt2wdc_eop => sig_ibtt2wdc_eop,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_m_valid_out_reg(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\,
      sig_mssa_index(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index\(1),
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      sig_stream_rst => sig_stream_rst,
      \sig_xfer_len_reg_reg[2]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_106\,
      \sig_xfer_len_reg_reg[2]_0\(0) => sig_child_addr_cntr_lsh_reg(2)
    );
\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\: entity work.design_0_IR_vdma_0_axi_datamover_ibttcc
     port map (
      D(5 downto 0) => sig_xfer_len(7 downto 2),
      DI(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_21\,
      DI(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_22\,
      DI(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23\,
      DI(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\,
      DI(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\,
      DI(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\,
      DI(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\,
      DI(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\,
      \FSM_onehot_sig_csm_state_reg[4]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20\,
      Q(0) => \I_CMD_FIFO/sig_rd_empty\,
      SR(0) => sig_child_tag_reg0,
      dout(10) => sig_sf2pcc_packet_eop,
      dout(9) => sig_sf2pcc_cmd_cmplt,
      dout(8 downto 0) => sig_sf2pcc_xfer_bytes(10 downto 2),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_11\,
      \in\(73) => sig_mstr2data_calc_error,
      \in\(72) => sig_mstr2addr_burst(0),
      \in\(71 downto 64) => sig_mstr2data_len(7 downto 0),
      \in\(63 downto 3) => sig_mstr2addr_addr(63 downto 3),
      \in\(2 downto 0) => sig_mstr2data_saddr_lsb(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(81 downto 18) => sig_cmd2mstr_command(95 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      rd_en => sig_pop_xd_fifo,
      \sig_child_addr_cntr_lsh_reg[15]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      \sig_child_addr_cntr_lsh_reg[1]_0\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_106\,
      \sig_child_addr_cntr_lsh_reg[2]_0\(0) => sig_child_addr_cntr_lsh_reg(2),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_WR_DATA_CNTL_n_0,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_psm_halt => sig_psm_halt,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      \sig_realign_strt_offset_reg_reg[0]_0\(19) => sig_mstr2dre_sf_strt_offset,
      \sig_realign_strt_offset_reg_reg[0]_0\(18) => sig_mstr2dre_calc_error,
      \sig_realign_strt_offset_reg_reg[0]_0\(17) => sig_mstr2dre_cmd_cmplt,
      \sig_realign_strt_offset_reg_reg[0]_0\(16) => sig_mstr2dre_eof,
      \sig_realign_strt_offset_reg_reg[0]_0\(15 downto 0) => sig_mstr2dre_btt(15 downto 0),
      \sig_realign_strt_offset_reg_reg[0]_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1\,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_xfer_cmd_cmplt_reg_reg_0(1) => sig_mstr2data_cmd_last,
      sig_xfer_cmd_cmplt_reg_reg_0(0) => sig_mstr2data_sequential,
      sig_xfer_is_seq_reg_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19\,
      sig_xfer_is_seq_reg_reg_1 => I_ADDR_CNTL_n_8
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.design_0_IR_vdma_0_axi_datamover_s2mm_realign
     port map (
      FIFO_Full_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\,
      Q(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\,
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      full => sig_data_fifo_full,
      \in\(19) => sig_mstr2dre_sf_strt_offset,
      \in\(18) => sig_mstr2dre_calc_error,
      \in\(17) => sig_mstr2dre_cmd_cmplt,
      \in\(16) => sig_mstr2dre_eof,
      \in\(15 downto 0) => sig_mstr2dre_btt(15 downto 0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_rst_busy => rd_rst_busy,
      \sig_burst_dbeat_cntr_reg[0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\,
      \sig_burst_dbeat_cntr_reg[0]_0\(0) => sig_burst_dbeat_cntr_reg(6),
      \sig_burst_dbeat_cntr_reg[6]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\,
      \sig_byte_cntr_reg[10]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      \sig_data_reg_out_reg[31]\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\,
      \sig_data_reg_out_reg[31]\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\,
      \sig_data_reg_out_reg[31]\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      \sig_data_reg_out_reg[31]\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      \sig_data_reg_out_reg[31]\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \sig_data_reg_out_reg[31]\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\,
      \sig_data_reg_out_reg[31]\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\,
      \sig_data_reg_out_reg[31]\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\,
      \sig_data_reg_out_reg[31]\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \sig_data_reg_out_reg[31]\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\,
      \sig_data_reg_out_reg[31]\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\,
      \sig_data_reg_out_reg[31]\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\,
      \sig_data_reg_out_reg[31]\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\,
      \sig_data_reg_out_reg[31]\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\,
      \sig_data_reg_out_reg[31]\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \sig_data_reg_out_reg[31]\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\,
      \sig_data_reg_out_reg[31]\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \sig_data_reg_out_reg[31]\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      \sig_data_reg_out_reg[31]\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\,
      \sig_data_reg_out_reg[31]\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\,
      \sig_data_reg_out_reg[31]\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\,
      \sig_data_reg_out_reg[31]\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\,
      \sig_data_reg_out_reg[31]\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\,
      \sig_data_reg_out_reg[31]\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\,
      \sig_data_reg_out_reg[31]\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      \sig_data_reg_out_reg[31]\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      \sig_data_reg_out_reg[31]\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      \sig_data_reg_out_reg[31]\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      \sig_data_reg_out_reg[31]\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\,
      \sig_data_reg_out_reg[31]\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      \sig_data_reg_out_reg[31]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      \sig_data_reg_out_reg[31]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\,
      \sig_data_reg_out_reg[31]_0\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\,
      \sig_data_reg_out_reg[31]_0\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\,
      \sig_data_reg_out_reg[31]_0\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\,
      \sig_data_reg_out_reg[31]_0\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\,
      \sig_data_reg_out_reg[31]_0\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\,
      \sig_data_reg_out_reg[31]_0\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\,
      \sig_data_reg_out_reg[31]_0\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\,
      \sig_data_reg_out_reg[31]_0\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\,
      \sig_data_reg_out_reg[31]_0\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\,
      \sig_data_reg_out_reg[31]_0\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\,
      \sig_data_reg_out_reg[31]_0\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\,
      \sig_data_reg_out_reg[31]_0\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\,
      \sig_data_reg_out_reg[31]_0\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\,
      \sig_data_reg_out_reg[31]_0\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\,
      \sig_data_reg_out_reg[31]_0\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\,
      \sig_data_reg_out_reg[31]_0\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\,
      \sig_data_reg_out_reg[31]_0\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \sig_data_reg_out_reg[31]_0\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \sig_data_reg_out_reg[31]_0\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \sig_data_reg_out_reg[31]_0\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \sig_data_reg_out_reg[31]_0\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \sig_data_reg_out_reg[31]_0\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \sig_data_reg_out_reg[31]_0\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \sig_data_reg_out_reg[31]_0\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\,
      \sig_data_reg_out_reg[31]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \sig_data_reg_out_reg[31]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\,
      \sig_data_reg_out_reg[31]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\,
      \sig_data_reg_out_reg[31]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\,
      \sig_data_reg_out_reg[31]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\,
      \sig_data_reg_out_reg[31]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\,
      \sig_data_reg_out_reg[31]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\,
      \sig_data_reg_out_reg[31]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_eop_halt_xfer_reg(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_11\,
      sig_eop_halt_xfer_reg(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\,
      sig_eop_halt_xfer_reg_0(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\,
      sig_eop_halt_xfer_reg_0(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_init_reg2_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_5\,
      sig_m_valid_out_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7\,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg,
      sig_mssa_index(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index\(1),
      \sig_mssa_index_reg_out_reg[1]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      sig_stream_rst => sig_stream_rst
    );
I_ADDR_CNTL: entity work.design_0_IR_vdma_0_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      \in\(73) => sig_mstr2data_calc_error,
      \in\(72) => sig_mstr2addr_burst(0),
      \in\(71 downto 64) => sig_mstr2data_len(7 downto 0),
      \in\(63 downto 3) => sig_mstr2addr_addr(63 downto 3),
      \in\(2 downto 0) => sig_mstr2data_saddr_lsb(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(63 downto 0) => m_axi_s2mm_awaddr(63 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => m_axi_s2mm_awsize(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_ADDR_CNTL_n_8,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_RESET_n_5,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_stream_rst => sig_stream_rst
    );
I_CMD_STATUS: entity work.design_0_IR_vdma_0_axi_datamover_cmd_status
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(16) => sig_wsc2stat_status(31),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(15 downto 3) => sig_wsc2stat_status(23 downto 11),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \I_CMD_FIFO/sig_rd_empty\,
      Q(0) => Q(0),
      S(0) => S(0),
      cmnd_wr => cmnd_wr,
      decerr_i => decerr_i,
      dma_err => dma_err,
      \in\(80 downto 0) => \in\(80 downto 0),
      interr_i => interr_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\(81 downto 18) => sig_cmd2mstr_command(95 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      ovrflo_err0 => ovrflo_err0,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dqual_reg_empty_reg => I_WR_DATA_CNTL_n_29,
      sig_inhibit_rdy_n_reg => I_CMD_STATUS_n_9,
      sig_inhibit_rdy_n_reg_0 => I_CMD_STATUS_n_11,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_reg => I_RESET_n_3,
      sig_init_done_reg_0 => I_RESET_n_4,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i => slverr_i
    );
I_RESET: entity work.design_0_IR_vdma_0_axi_datamover_reset
     port map (
      datamover_idle => datamover_idle,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => I_RESET_n_3,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => I_RESET_n_4,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => I_RESET_n_5,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_cmplt_reg_0 => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_1 => I_WR_STATUS_CNTLR_n_24,
      sig_halt_cmplt_reg_2 => I_WR_DATA_CNTL_n_30,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg_0 => I_RESET_n_8,
      sig_s_h_halt_reg_reg_1 => sig_s_h_halt_reg_reg,
      sig_stream_rst => sig_stream_rst
    );
I_S2MM_MMAP_SKID_BUF: entity work.design_0_IR_vdma_0_axi_datamover_skid2mm_buf
     port map (
      D(63 downto 0) => sig_ibtt2wdc_tdata(63 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\ => sig_skid2data_wready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg_reg => sig_ibtt2wdc_tvalid,
      sig_last_mmap_dbeat_reg_reg_0 => I_WR_DATA_CNTL_n_28,
      sig_last_skid_reg_reg_0 => I_WR_DATA_CNTL_n_26,
      sig_m_valid_out_reg_0 => I_WR_DATA_CNTL_n_27,
      sig_s_ready_out_reg_0 => I_S2MM_MMAP_SKID_BUF_n_4,
      sig_stream_rst => sig_stream_rst
    );
I_WR_DATA_CNTL: entity work.design_0_IR_vdma_0_axi_datamover_wrdata_cntl
     port map (
      E(0) => sig_good_strm_dbeat9_out,
      FIFO_Full_reg => I_WR_DATA_CNTL_n_0,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_0\ => I_WR_STATUS_CNTLR_n_27,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_1\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\,
      S(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\,
      SR(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\,
      \in\(15) => sig_data2wsc_eop,
      \in\(14 downto 2) => sig_data2wsc_bytes_rcvd(15 downto 3),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_end_of_cmd_reg0 => lsig_end_of_cmd_reg0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      \sig_addr_posted_cntr_reg[0]_0\ => I_WR_DATA_CNTL_n_28,
      \sig_addr_posted_cntr_reg[0]_1\ => sig_addr2data_addr_posted,
      \sig_addr_posted_cntr_reg[1]_0\ => I_WR_DATA_CNTL_n_29,
      \sig_addr_posted_cntr_reg[2]_0\ => I_WR_DATA_CNTL_n_30,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2wsc_valid => sig_data2wsc_valid,
      \sig_dbeat_cntr_reg[3]_0\ => I_WR_DATA_CNTL_n_26,
      sig_dqual_reg_empty_reg_0 => I_S2MM_MMAP_SKID_BUF_n_4,
      sig_dqual_reg_empty_reg_1 => I_CMD_STATUS_n_9,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_ibtt2wdc_eop => sig_ibtt2wdc_eop,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_5\,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_m_valid_out_reg => I_WR_DATA_CNTL_n_27,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg_0(10) => sig_mstr2data_calc_error,
      sig_next_calc_error_reg_reg_0(9) => sig_mstr2data_cmd_last,
      sig_next_calc_error_reg_reg_0(8) => sig_mstr2data_sequential,
      sig_next_calc_error_reg_reg_0(7 downto 0) => sig_mstr2data_len(7 downto 0),
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg,
      sig_push_to_wsc_reg_0 => I_WR_STATUS_CNTLR_n_0,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\
    );
I_WR_STATUS_CNTLR: entity work.design_0_IR_vdma_0_axi_datamover_wr_status_cntl
     port map (
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_0,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(16) => sig_wsc2stat_status(31),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(15 downto 3) => sig_wsc2stat_status(23 downto 11),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\ => I_CMD_STATUS_n_11,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ => I_WR_DATA_CNTL_n_28,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\ => sig_skid2data_wready,
      SR(0) => sig_child_tag_reg0,
      \in\(15) => sig_data2wsc_eop,
      \in\(14 downto 2) => sig_data2wsc_bytes_rcvd(15 downto 3),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg => I_WR_STATUS_CNTLR_n_24,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_reg_0 => I_WR_STATUS_CNTLR_n_27,
      sig_halt_reg_reg_1 => I_RESET_n_8,
      sig_inhibit_rdy_n => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 60352)
`protect data_block
eyeIaMGPupudzUOZl27sdbOHZ1TVj6IcIpbMIFW31kb44cOFSF8Lr+f3WnaT+oHxrkrL07JQf9eU
Cm1lKP/vLKZZohSj8Iuv9iwTh5FFMYN8bOy1TSiJXtz/jSGRIYgeLcTsO9rYkdhewNIKxzHbb5bT
VsBBTVQZsuTbQP39Rfr4Esb2Ks06g+PGBeAE3J10+VS4i/P2Uy1oxpSLcbrc+knP65wMNRm4wvsI
GHECjuZlicgmQXY6RUFBXcXVzGdaDgGaj5YnVg9d56GsCRQTwD6svlJQ6FiK8K6xL9y4YzUcXlGo
ug20TGQyTLyr+c1LaHP6YaUSSZLHnqGW237HqXnqrqI3lWFugEr8oLRcK0XhUmSCQq9/tptWeuAT
QPKBH2nd85qYRsebI0oLyM1SZ94qkGiUnPA4fxaX5BS6ieO9e8ev/4PpbAzOKJqdM9W73ieaJaF0
4oZ83Vu0gQxa6E3OHUR33bQv6XstFhebtkOX8Q4/2cdeW8qGREkV0Lh5zVG6kcsqiYklHnr5oz3t
cY76aFvEwv93+VGv3bp0Fwnf/4qUBmjy0DE6flsbndn5wQF/ytIOH0QFoaZL8yVLrsy3iekl4pwq
3nyuJGGEK59VRICXMIjJzu/EgRBQ8KccD0xAxHEx2FBGgUgqabuXE37KaAXyl4NW/LGptgXkdWPB
bnSilVDoKrL79oPfhGcpuNYNgpUNKY2SaI5XNvyS+B5snPXLOy3ZWsyl03nAkvqtXNi59Z29lhgY
gYV2Oxw2v5RgoAAcxC20vEb4lLsLzyEXhmO0a2buOIUllH53k5VNUUH7XuuNRwEVOdw0D3ILH33A
wu90EB6aW7fUGwJsEeohy/HtIOCV9Hqt5C+7qPsnzWq0GLVNil0s2xR2cjsaPT2EdTPjyTYXQUAx
LbnI8RqesXGOPU3o3wMxN5aDVR9EFNLhIopuW8tng91BGv5pMgM5+bC3N4L+WIwncs4HhAFc1ORR
5nc+fwlmDhzSKliXM7SG68gHUU620H3oFtBQXp7xw+Ilh8oDgJn851w3TqEGnbu9HUuu3x9BMtUG
sJaVnvmgyWmgtl77W5CzppbV/GhIrdmJTJhXf1qyQloY8CJkDW5a8Tly7vedpUTXMxeDWxBf3Yx/
jQwvlTKFYuhELuvZe6nero0P+OI2P1aSVNhUc7XtqOnv0HjpV5bfBttW3OZbtUgfhch10YGsr1Dm
PE3eQgcy2uCbFHq5yice7q5mYd9RwzWa4ZLwR9uPHyZRM4pEfJjtLce09OkeQ48rcpkjjWDveH/z
W3OA5WUj/DM199hTPaIy+gGKK3c5C/B0UbBJL/V5ALzIxmfjYFGHyihFF6yu7nfdydeXccHNUd2y
xx6VciIYJ8im+kmUalm/+9fWf3XcGXJfwT90BZ2jsm1OPTTuKkhod+JdxHL/l2R/u3cCy7kz38th
liLRyiCmKQ6A4ofkePYHuowGRbqdLmeXu70TBHoyULRI8dWarq/M/zfJbdb6xfTh3+Dx/0cmDio3
KDVUI0PBMYbrydVgH1l7FrUIvBGSOfIafTULbZK4/giFUxcnwuL2a3iykk3K5vgTHgB/MQg78q5s
lFmcholeEkkBFfYvW6Q0TE/Jpa67cBTa4Ucl0pc8fGOvt09Yp0mx8W8EzXzr6LuCySLKTWv0AJIU
7MR3rr7YztgUgIumAVJeLpZTtWtrsgGkTgf6GnLAl+XwwJd/H0uzU7NMk3UdPW9HKBCzLBUygTpv
AEGuQpZYKgVhkJhfgqEuz2Jd/6nuQ+iedwuc8pE69iyN7lTVR7D90H1TwtFKHjtZjxfWbD4P1aio
9w4JjEdAMa85K1j/07MPGuRj7OVwD5oNEHRa7223EJ03zAqHS2WwXO1WCKFCelj+12uI5eHuxW4l
bKOUnFf9yt0n5XYZtmjbjDVnLrMIXPAY40wmm1W4GQubAzrfUx8kUg+pkPooP8rq5tPKT5hv5dGZ
F6CKzqm+AVWbxIlUWJYtV3p3AeW5+2fctmzBo2etN2uFt4Uh+TDae00aIc25hKYJ1PYAK326qzgv
NS93ihmm3sUZgegmYYEjKCQD2JKihZWR9SmohSPocSqRFGMtqEBLo7CJqccPwdVrqu1nvRGu0QS4
bLx77hcu3Y0Cn2fKN61DdYZ6gNCFxgxLAYUu1aSZuebCYWhrqhNCdJMcqSL2Ke1rlHPW3HWibLSU
sAAb1ycev0IgFec2EzNJdNAqTp0ZFjLxXekw2CXh4XlYqP03BG7WrIH4Nq31z5Fyr1kbm5WUPy9b
OHgyTHF/j1PrY+4WqdGfdFWQHZOmeC1QRVjaYZOAZrD/LSY16kuLwmuMNYh8hwDz7suu3sjGISWO
yUxNtrQrfpfDJO5h40R6h5+4TDnxKU1bX6hPxoy59/JgPTqlrLJd60NpbD3P/qSFVDmwmMPLUvtD
TKv9q9wCi/JRu0yALrBglskZueeWvNu8IDtdtqzZtAS+YP3gRf9RTISf98rrHbVfeZ4XLQFrwTkX
btKufdJYzl1gp4DN4HudqhNtonsCSLzqFSrckMIc4d5GQp91R1GnCxxoiiOLlCZNCebmyLFyR4Ss
KyiqmEQW+FrauCmednQ4O78GXL3MRCtwWyV42fJxlFHJGvHai53Oup9jSzjtdrUQ1zW0DvOV2zez
WELJf+WPqL6AoQBckaikAqOtLNU6S5YYPCUqOAAgKSap4U8BKrVgO7n8/4ElhOGJolohTfkdGePj
s5qDtfCWvaomquPzPDH/yB+QdJx8H5ogPOmjjbZjKgw7CU4UTAm1b49IiiTC1BQU0+gIU6YXVOKV
dEEuOFXIslgrimcQO1pdZgPmlwkYDgfFM+x6N5Nyp5l3MbKsoV2NfTm2RM2TSDFj8keMUJ734v2C
ENrl8F7Uluomd00jhTzPdA60Ti2rwPbyuAQTMIO8cgNACulg7cbWWIjTnaWoHNQcd+QglN94grTS
0WYN4fgec01T+2bGuaLZwrtYd1JjHtRgVRuXKIK1UbTGD3aipYakAeSkT+L97nL+XLpydNcWgL0N
PL4FZpbQI5cclFivEHrurJ/9uSdEQrffBep6T52mSV7LA1XQe1UhsZ2qdlRf67SM1Lue0eEGaXsF
yd7ledCB7FATXCmU7+VFUXQ7XuMJdijwaYa7CVwHAdhacNHVb93Wkv0UeOR/IbUlVsXcCbPcueFG
1Udl1w13I+XG6zefHPwoN2AB9miq2z0OSNb+oq5PWNl2akJXRMD04llxmVvySlZzPELoilPrd7bo
6+nvDtBVc34yPjShUKjWqkXZ/PwRTeAQpOAIPl2rXojzNDx7y2m5J31C8UtXS70d2HviufkzFXYQ
SChasWSSsTfEQO/ICnkkV66ERl68d/zNGhjfj9DluL8vSfQK2R/1UoETihv1sgpCMcLJ1h/zGpzw
fNP5B6AZnVZZBfpDRgRcfS6SmSNjlgM8M8wzik3f3iPA2cFilTlri2VZv6TgJ3owuA/Ovlpzx8mw
wsmq1pQ6JYer34VPiUlC3XjPdkZQeTWoiQaEift4CqsBHLilJHNHM1JOphBY4cv3LRwX5cdsytrj
/oJhijz2lWRIyhecBTOqeAzq7Jf6EuwFuLgKQIPRPNWE5wHKKkudbfPPVVw7vbYjF4L9F8/dpo2U
77GHVmejYcxkspEwfOc+ZjjvcQkoEdb4JtpbUQZVEAJGkZsu4wj+vxh06VV6ZnWB3CIBiCnWqZSh
Kq+ke2GvUS27zekRVw2jbTBR46R+cqiwpTk3on23nfoIsPvaYCdnmlWXjuew5BNn+4adLXBaQURn
/u4XtRQEukEyBIgdni6zKu83Sm/idcPorFIGIRzYDrlAZYXVcXvnjiFsg8nlHwwIRq1+NJCbAFQ3
/OiMZ0xRTKaaYMMLqGDEovYdjcXEg39QtQTdyBf0SEhlJo+ZyzFXzmtoX0B9GiiylxKa1kAzfQ69
VxSwj7WcJKAgqj3Qf3OA5+jKaQjwHwVdrtKkRcc2sFPFgqq1RO+2GhhWzhNvE4RICk8VYAv4kmEh
HAe9mi2aDEvB87KS8p08K5QaFQVayYayJZuIx+cAUfTkxGOJCE7Ikm/XBRhFJiShPxc3qL0HZIHG
h1uWRtq6NHAto5vZPE0S5s2u/E+25q08gQZ7nHziG4MYtGW2+9+gjj2GEYWM6wIw9Jt7fR9hitwY
G3HzYD90cJSBYgnClOhw64/6aKNevJ+4BEkx6W8AJFfvtNPI0SqjGfr1b7lR0mSLuzfsi8t2pK+1
j4JK4KNAWJDXLGgeJojejHtXc2N0CbSebFEs/cgPYfTcb1wRexbaWV+Bf8QenyZSbsQ4yrShahJx
s1MbBU0jo/amkMu9qd2Jik4c0lPFX9mUrGa7kVuZj5sjw9VBAPOCO+jKzaqN+RA0Zpp4MEsTFEy1
FqvNFAGNCtd7MrgKHVodWtavs1ux6JMtLHJUgnFfyamqqfT0PQIam8yhWUJP5DNkxJxTTC4mvRZH
mvebgvSLytvHDRRmgFa8glftI2uRZkZ1ipG7oa+WyARM3a+79WW36MDoHBPvjDE7RWU/BwpTGXYu
5u0iijesVUWaM2/E09aHVADkNjnamKPhIckqpLhPa+qqBLBnqKVxE/b4UmVCJQbyLsh9qybSkFl/
xkapKca1m20OILk9jCvyfez9f38O/wOmD/MG5IS5aqfq7HHOGdphQm+dK5m7c06aecXdKrD5FwAG
TV5PRgjmliq6nfqfc+BTNNcv4IejQIDFW7SrtrTE/ldiGHNwUmvNqOW6YEdjwWHyCOFuMwjCBET5
wTjriLMQ/mf0/tijbaUsHOQHNdUS2v3GxksEAiinEe1VNKILobsB3Aokwn84FU2iXgvFjeVSs9eV
M5X9Tek51mJC7M6/tdZBFhHQUrtxDo09OF+wOJjHQ8aIyZy65cFY4BYYyChQjSU1BnE0CzI7b9ce
rJEK4l2HqDhka8/Jup/+WvPE9/RFCGMR6nlPCOxhMNoR31/oHHg0fD/gpjro4nvtSDJE6POJ5yFq
s1wdcH4Fj+zlzwBbxtER1JobQMMkY4J62e5T0DyWB/6we9wqQdD5NC9JWiVnXt0nfS0us/pS5GEI
JwvCwt6VbIdkkzs4Axvx96nreU2SaUA/6HD14IJI11G+FWY1ylTD3SfxSr7P/BqWjfqWfvQUyBVw
s4Y5jsfrdZRkguz7iHzEI7KG4Pb27dUy4g5lZfLOu0Gr/kI+KRE0Mf5VERiAx5+rjnTbuFQe20QP
qeky1/Xzo573IsirsnuEbHzFV3KXdJ81860PwnLlHQzX0LLGYDzbEbfAiAbebR745rhilPU9adMS
jTu5M/aKXprVDg1nc8fqeeVQyVLc5U+kJopqcDmGlX/9nHOEQW/MFYdLeTkebwZVIKv4bPtZtAhS
vXI+EBbd7dL6S/dp9VOca+JDyDRIWk6S4a2/EXWJTeXPAfvNqILj2xujuw3Xc1U0JzY+QqOYxK8k
uavPNIrXJOosFmA0oxViQ003cv/WMTIQVzHHvubgi+bLvD7VhJ0OgPvsw604U2JUNVnlS8JFrpI8
FhEuzEgf5o1FSzZJXjk1QckgHxJ5muGVIxzgVrzLgN28Bkk2iDJp/qpf2KYdokYtb8VJ7BZqxOsq
J56rp6jO12JW/pjCCgXNF51er4czY9qZtyMRKRXoLr7PgG2EIXFMs+YmdFBLRe64N870W2iKfWOR
nokYuNlXCy1d27l9r7+UNIaqECLh790ZfgeUSPZWaljPYPbD38coO9bSZ8E+d8JtwzArrFB3iOzJ
c52TJiK/RfuVU/cszOPlOE98AxSF7GQtqR0+vBQSUSENthm/FyPIquLulPriTv2yrVOYGD09ma8G
Msa4xojSuhHFPu5TevAVow15erZXI7JV2kdXAS/4Am8zd10CvH8LsVh0XvFQfovyHOI0Dthh5EOl
j1p5Xn1DppwzwuJzyOLQO10JeIKOpUOC9M5UiWzggQXUI2JP6QInEMcDeThvUemABYF/ShShg3v4
vxDTCpaGh21UwGwm9TikuoDbwQ0SPl+OmIa1f1cEetC1OOWXAULNYWVnfmPwSih07rPsTl1vwjAk
VVRGymuyVlW7MSAtzhC9EPC+tEfl6rOK0fuJksNIupGEpVkA0xSCjDOAGERTc5Cwy2wAjPMLwV/k
xai6rNqM6pFDbxD0JgNmI/WeEOYF8Ai3WdIsD2FWJffj3eSW5lyuFle9aOLx+EX1lTNgZlDy9PNc
9Eett/Nm0lYdiaeESSbRYW5pXm036De0LzOU9elOcUu/n+ldtbWrlWjuW5CGI8vduWZHHFLYVf1B
FG0bL6+gx9M8BNIRDO/U3qDkI6DeoMxOGYyfa0u2B38U1D2oF5jXiqoqv9EZ1PgQSOFutgBXULlC
Pj0agL5yj0StW0O5qGAD4yRZSp9E9tGcwMFZKjIpTXSGp23Ae1j9evXRi6QVJVn5Fh6Oc5csL9xF
5arB1lqvCeRUrWfaN9PcPSlviAvBvAzG7Ha7ERxvgYe2grbGhMudPoW6IihMY/pnFuG8zOe75TW4
z2OnzMDvShZ6nbB2WaUng05C0At++cq7rnHuJgNXtGQGn+7qjAzy2gNfxNDhAQqmfQsRqMy5SCDw
xmXFz2x99IrSPLB1uHryBaDvzzk8Xo4EQLt9EX9enBGRedRkVfZyEkw2pULM8aWyG8LUGhavkJNf
SePwBZn4ZOnOZHGCK3SXDbVpf7A/vr7zy4lm4w/8EFCzXm/jOgVftBbK8hS1gyPlZCWw10sCgOXu
jW8GQfZVUuqVFE/eWmMSxdKq2uOk90zn7Ypt9sOgOJP2tWksDHMR2lVPToZsR2K1SFHIUlrLka33
PazobN5nr6ydXF9/buZOeozPqJkkWfCQs4GV6mF8KD9PpHvgT+5WngnRVbIgF6rDiizYxY7AhoGc
rz8dvH/KmCxaLAS5Axvy1zjlW8KBE2wUMtXndM5hysG2JPskFddwAHK3PUdekMx7xc+ScG5hQBNj
AVqaUSKRmOZ/2v+8VOnCzvJ1RCGmZHfXDB3PynfkC3qk8F37L2D8ER+aXwHSYhKfzlkO1lEXAp+a
/JahJRgqCw/Hw6i//BNnWGrWapi2WpFsdq8fjPQqSpraEhVstx07yxWht0xcO3QIWRNvBdczTZZO
X10W845soejIYx/2yXWR0/je91lVta9d00h9PjX+XqePs2ORcdYmUv0kKr7BR9iQ/qwAzJexl/C+
XF8dcgbws6Tw1Bzuqxhygh+9UIBvBuc+okv3InqmcF0ZRXm0qyOy/mLgZEJ6ftJfozr3eY8SGwNB
LLY7M2xuLPN6XOPerB32Iofcs3roAFE9IoRXgdgUeMFGlH/hAd2smafqOmu1/LLjHqZ7QkpKlUuf
RixQTji8Yau3msl/vemilQx8oilBfbJl+4mbQxPAMZQyRwU/3hP579i+5WpGPC7m+3XpYFgnZxiy
BgjE7EOihRNxN+UnRyinkGnuACw5ySZnYpo2Uc9HGvlrWi/9GkxLb058qNAlY0DzSlbpQk/Z5Qsj
h+H5tlLSI+d6PTgOlwoO0grANhT75WgvGXZwgG8bC9IkDMaF8F/HFmTe2tymfAxNhdWJrDEFVQFk
oM84TmCHyjyBw2AX7BV6u06+GOM8Ku8ejUkN0SEtHNVfubmHP3jHEsYK1eQn5vDPkBhvRVIqxlf4
a3kNqjjTizQk5jB6oEcrPX2mMRjV4vHwfcP9I8AI3pSS6KUVQF25Kva9ZFYgUUKMB1Y758GrFD1w
lfFzv1HqvN/uMlo5U2UYmVNFgdtJ35B7Dcbn1TSHCh8vSYZvROy6blMVmjzOK3qwa/4UVv4+dMq4
kptGFNSyODOSAs5OSb75Ror5pIpb1PNiwBelynIdpsLWmExz/YH2qkhLfIiqr/VEo0rLxfd2kwer
wP2GyCbyCHLO/BTMhXKVzkJm2vvDn2lsO6x5b1mnS5pCEatwSYZw6whcLG+XlQDfpcn76Pvsx3eW
CoT31AUbEDtoO/K5eMmbyEsR7UKJwDCHj9kkMcemSA3YSCc5+liuCoqpHd3JiueiEwtPM3h36LDP
8Ky0zWw5NxedQ2spUjTUN9ZzC/nZtQoABuB0BT6Y4W4HdTNG2jVrIEZi+e74L6OVCqPkDWEBxG2H
dpXePDR3Sqo3MN/Oh9fRoO9LZGt9MXAyJI8kjj/UFNaznne2coTZ3qo3ZyjB+L7W9vanMJGdapvv
BIeTtcelpo/X0rWKZtxqbESyzAjzr04a8rD3V1A81NOePtT6+8VOfjnVkkpRE9brNsXiqwa+pwmp
XXkBQ5RzI8Oah0oSnDPDzvAYBmVfEEXdpOEV7Pz6UfND2/bo2po8xX/2p0+UbvGk6fumpLjpm044
PQ1LybwpktYzJ6Rbt4iorY5w8wfkmQGSmesE+nx93FztHrHmTg1sag6jnSPr1NMHA8DackGkYMvm
M7jrWTSIPA9/7Wr6A4u0JFUgsAbsHzkQxnx2fWeyYIxWDKcxaFcg0bYIMAxptlsj+n8GZClEed5z
DKvJdrf5D0RMhqsW8KDXdXXE8jO1GaXD2TR30LAZhK88xtJ4KE8O/SjZ2ROKUK3X/G/B7Y3gOwq1
4Vup6aBsbfzW5gQIxH2ixXhcMJ4eZPrOuAkfAGiUUrqSjjgxc32YsmqJu9xqdzMlFBiOrgykSwmr
mEAdk4x7jHUvDgyfr8ibGgCPYT0ImMCpipgQkVglTMxOTRTTd+B1YPbjC4s48iQ+ZRGLqNZ/127B
3Qn3kaoDZqsCGSi/xx440bFkKUu+mConH3+dqcfLkxf8DMk8C/9GLYhiIHDWG/DKRGa++JQm57En
xWGCu7x6zd8HhKzNhkZYEhZhFPH6tZc4atc8+A8HiQnkcU+Sjc7gAO/c4FfTvaLVQ1KdnAg4lV31
FJpdLMcexnv3rgPSywt9cxa3DknSeVs4XxjmVuzd/O2TX+JLTsoI1rDy8gkXvixxeRB72Dr6r+PO
k8E+Y4zulFoPT4kyUOxuCqze0qOryzsbQcxgQNkfHR/sFxMn7gs1oK+94TCYYQ4r1brUNO4l/t7l
M0D+vUD+F/IiUuA1kp7e0NRLpDs0q03zdcDV9SCz8rbCZmDkUjDmi/jc+Lhug4u7iGAeO29Iluqg
z8GMl0eR3JIZtvL1aorpGJLrKOm+mNQWYZnSnJQbu5/o9MmhSfb+RZ2XfZMB89lcMXk9O5gqsbn5
cnasjIveDifWiCZmWKWmOPmBbU/halv5bQfpytqkizeGmRwzloavGNI+muEjQKSiGJBwg86ExNHu
hc2EKu66lVYHSvgvgKo7HlHKDpKlUkoSVHLdxnTKYEQU6AzhcywcDRd0qgRbwT7a2juDf3xNm8mu
b0R6+6dq61FwvmRm2BNMpWIPghOcsOHyhcCn1we63rPNXN1/SIp/27BeqIPfQjdJeRq0aQLJKqyZ
+yvPU110fFBQugEtWWniQvurY2E3MAtzf2Sd2XTTUGZ5T2Ty7am2lZJlnfsRjUNntrzGfksPk809
8RrjgviF0YbXIwVRXqStd9w3VF0YW//vMDYrP99IZUkTbk0pybKHB6aKhbBfAPMePyy+63npd9Um
JfpN3FYFBsMJ0bShMA2jJ/6ZthtUb4fJFSdZNRkSJ+VzTBQuFlEAvS962Skc19NOSKIv9BpsYkDZ
7Nui39KEC7+AiRFr/AXVok21NXd1qSil54CiVm0DWEd5YoilW5PqpH+i2k5rvX96+WMjT2Xm3WGQ
THz1lwaaGEtpMgLFO3pp2vJUDLMGtJp+hKy9lYMsUfSlgLyOajFQp5IoOmi8LVVv6KpPwADvhLEa
E89RqyyIuB25SOze3gtJ0GzdMBIahYdSLf9jplqH6/qD+03N6P9wdmrakqhMXA+M3KXNtwmFjvTI
PFEvstZZimvYCnYKckEhwugAsYwf+25fJ+O+kAW3Wh9N8qt3eP8rm6Mcz/rX8bO7XTGn3it9RU27
Lam0fmGpEy/izUNQhm696Ys0edzOOYO8Vqxh4E9tFgoMGBpG+MCkegR4lYnb/YkT1gghwwrsK45A
6jl1/l8oxJkPc3gBpbXM6AM9p8YDbU4T4q8UXAlspSanXupMvf/i1wNTHXnuDXu5uNKEQTBPviX7
mgyQIi6PuR00haQMshdsVlAcyPYQ3Kcn+WyRB9q+NmXUYMIKqY7KFQS3zkTUgodgkgrdT8tohH9G
oA7eiqI3rctt7hYDDSBZF7Je2omEacNlCrnAmzq19bu1APrkBxAXswEmR5tCGNR+hk89VRtVA3cW
A3cdDLCcxlD9zhOiKpH6/q+NA2n44WOVDWqkhFzMLS9s3ThcMCGdyx8jS2QTSuNBZRGsW/2Fs930
ZGNNuZ7M9Micspr/5zzDg8uDDRNEKGyU+ymDLUqS48s3S+9gS/jAAVSRVk+vHa4P0jmU03B8PMYQ
r423iScLEuAuC8yNtS4oz6YP8lzuNgMmc6Y3DXFhrh0u55pZjy15Z3IbNh1ikrPIpSVPACAbEejX
Z10JxNjoP3VLc2VAWbMUO/bKL5uNeK5rMNnaqf67rGxe+Ea/MwWILMV5zIKDgyECkbG4yIYHP9H5
vSxAzgAahxP5IxBiP7pOGOZG6YFELSCrAcvi0ZQaF96OXQKv0dWZdBbsgdhTApz1W7nfd/nI4Ljo
6k1c+IqVMNO9whit1k2XW3GFDFcNi16i8CxGkRPfsPGwn4QpG3BDHq41JN2ID5fYeXU/jo+d5vjF
76fcxQllH/1RnHHaI7VJNIu6vb+MHwc8ur2HO9hMHFlfXLYV23YrpRbKuXCX42END2bBVD3Y+xjx
zqLgPXqXJ9JttZQZ3q+fbsgkoHtwvuIX6nvKwDVyl8skveSv4af9n+32/utTKnqi5BwM5WBSS21e
FiU6JuV/GdUm2miBF8o9rs7RdzE0StB+b6Kh3CwWImAHrYvIYNq2kNvLyAYFptsSi7Ef/AgAaeGQ
oG1kdzbgTOAH1h3MzSHK4/kYYcrm0RgGMBKNXxBetagtkXsHLi7d/iZuiFDWczf/6i+JYOcKkrbJ
RttMOpy5wLT/lsVmkt2yUzwQ/rqQEaH3dI8u+41P8i5NUpNqUlT2jQRZb0V1i7sSGD1zNe4YSLsh
ky6xIQeQdMKw7jRQUWPC+93tzWPW4EOtoslyqx3kjl5yMFQJQKnUvyH/aNNYCMT0B3ZJnuzdRUkI
FiZObLhN3h1zyP9/BMDNQV1QpOTlb5T/abuesXX509VRoyI9Rb3aZxkB+ojF/7KRGqJtDslZfv8C
AiuucLTicqZlHHZP1zQC3wGhdDHD7xTJya8qx3EGPC+xDp4tugE152LkAMMUINr+3bmnVA8+uGrR
ec5k92wZuP92N+74oCGD/ft7ayg7QztRaebZ1hPGC3YhUGIt/TpEST0PUwWneh9yf1elK+omdPE1
rLROLREVynsiDq5Wg410l5MbadUrsOzpnw3n6qIq1IEswrPH9JVSeKS+4uLjHU9G0YlK2XIgblEU
A1iSWjbxgSYBCZwaOy4bvjdHHfjJfANUPNBqLZmEwY3//kBHShxzVDHz3fJJW+zSYb57CQJOc7J6
wgIrdw6T/eeqpHFFvHwbM1Skq/Il1ycEySl6dzAu3/t6tB3mmVTKp/v5LvunRnLbve+rnzDdaWSm
l8KUw9heFoZy/oANOID6fTurYtMiClWV5W0dIcsD3np2ryTXmLEOLg/l7hC4EVqtohc4Zf2qQkVv
L/10NpBi7prcncu3tk7e0+StB42aL9MZs0S46QZwjxGPYOmXNJyoAlAY8Ueik69qp9yQ9ZQT7cqh
WWeL2EgeC6gkCVerxHDkKtbVkWfSDHf38jdVfhowUPu6E6hWDIg5P+UD55p53R0znTAAq3OyrZo4
PATR1FTm0d8xFVT48AiHkImWxZrDVwOEddZsjbHnWsbGutQZUx7ySXdX+TgCeKSU2zEcSRNrO5cb
vHTmW5uyv01oW84c1OYMIr5wcz8sgnWF6NT0Zgvz6zXj8cpiW+D1s2sjZDVm337yZzLUHpKgBq3B
+/WlcDt1Y5jSX/r8w3/PTe9BJ26JsNOoaznk/Ncj94GYjgct/TPhLk+09n3U5tbNyUn06d6IT1p/
J9XxL1bc4U/NGPXJ1j5p9zmeqPR7hme97G2z3Bt/TqiPAFZkrSbhEcGg/ApZSHKPxbMKIoUUkmsJ
7IlcitWEXf1iNNGLnnQaTqk/4wrxbueo+9ncBUqCVmlkuuwmKc67p28WYKglYhxL6JtYgMBGFRpN
MezP5H43WuGAwm4djb4rkeolomhC9gD0ewQTKi31xL5nHbgFuaQj5fwzFRsYHtfk6XXveo59X333
IE9kWIhzuOci2Bm+wmWA/Smil6N0HB/v4EmF4KpMsOx5Daz0FAuSypuRBQud1+5XgBxZcStgVvFY
o/aR5+t01B/Q90Pcj9iQtAZ0ulJ5oJ5rR1gHVwO9bTQNMS2vZxanq6kgnajeMGfQMaiuVzL7jVG+
K3B5yt8+Jb75adlEue5sONLXLZL/8AzrkE0GU5A2YvswOP7XVMLlwW0l0xBGB8VTRVGi29nHpIbe
sQn7Qpf1X+FeGEMxx3PgExjuRKblERbFtQKkRZoAFek6+NEqwnj73KixCuP3yNQzYqgePjLs4CGr
FUMeZl7p7004JXF4uM25IeC1szYLjGXfhmy7TCMzyXkRsE5mWOdi+aVxT5XxXuEqPTexiHIa52as
PlKtTS27UClLSmFKqlJ9Rk4xag1K+Tt5yuitiwHnp9AixPs1sUfVJWcp+1rTPDg/X2SUozMu79dp
2jEmqQdLiaUbf0NnaEd5v9aJkWNegcKEYcJjqUe3ogxmBwZZnhDIIOGmC+gpW5cXd/nmld6+Gw6s
udqnG8IEP0kz6jhhP3jeddf1wWTxR0POv+Dn4hezfrPAMeomPfR7k/NgCXIwemwNthcIPCWnk2Dg
Pk47vhBQ9XEVJWwRO/FkAoRGBl6smEfZfe0EsJMAJWID26BFs7mLDQIk8VXL8CcU8CQRrD5b4a3O
rl1ARdFBJ+VVODQ3HoNMMZlfKU0kmbfU61d2ty8Jqidjc9NActkSr+YCyA2XYiiy5KcSVNASfEwC
j3NajeCLFG5Baf1P2JRK9D/41dzCM/0Zxf287gU3N8+8NkMSb29K61QaK283Y66oX7AgNo1u4+Jt
dG4UZqwVCULyv0yZm/DQz737adZy2yTfQvnFxUFs3K9Z9dgP5En9hbmJx8ymc5tVsFV0++eG9glE
9868+JczzKjk1QsVN98vHWooBj1amReQ8AQ89nKxnFzmNud7ihmJxVRe7nJ174iix5XMhQTSg6zH
utCfQBPaL8At8S/PQRyv03kdeXg6F8wzlINBGV9HDRlpRmUlcPtlZJkK4l9zR0VgniASRv9q4XVF
Omk877XR816C8IYA3JrZB+wf9TSQvAUWipRHl6DufvtGQjN2KzwnGlNWJtfXfukfVEYW9lrnm46w
zt2vqNdFYtbOHh+d9CLAY6cbTw3XDdCOL7KdX0Tn8EEgK5JNs8V8N6N4mOMxetOFLckpPQeKuWb1
CDwzzwGW8v8xmbZnqt8a9lBEXMun09CkUABEQDzNk1iksRClmVP5Om6Kx+qUbiMbay6D9zi2buy9
W3CtDv3R3KJGFPymRmXktCOw3npAZBLhpGQ0/AGDDlvK79TRSX/qAT9hAPK+/qo5IROF+BBfIDJt
rQO+uju3k4mXz0G5C+Gu+YSbEL40bSIB8/kX5hgU3cFo2wpx60747JAKeHygKxYLx27zpt+RDOV2
4j5K4pkYighs+mDFgFWnpPp3InumvrOmEJnYZ5padAfgKQgh4zVAR6yy+OPwqW0Zii+XKYfKcYgQ
AxxYD3dndrzYcJuA9ha1ibyE3RnZbpMFsx56T3QuNuItuutDsQQe+Wm/w9eKz/F8CG1Hs0l41jmZ
FBMILXyU7MIpP85JOCErrlnI94sgHxvS2Nvy/bnfPoU6ePn7yanjFdwsMoHRwISHn8LFcSQAPc+0
GhKCYNzd6LgYrdCSW2vtapDwzj+9G8P5KNVNJgMiXDAcUsXN5lyyg6RZ8EVKZKjpOdJVDeFgooQ/
0fLQh3K7AoVS1I1+BwRmPkEj6N8mlC9Mv3qUXkuR6ywdsBLxbIWzSvub/yZxxyX/mr4RKP+zHZ2E
2TJEOF6dARTAhyOkQ+/1PW2mdwJkDPSWCYy9EJcjgXj7vO469/l6P1mZ9TgokKHL+zlUHe3DIaX3
t8twaO/2z+8QeZAFCMGiHLxndOnkFBaNYBov4HFDKVFv8dPm7apD54EVzXnyqtxLjD/xTnNKFY10
jBVa7bSQ/OpbqBL5rEyAZ0rNj2DCAYL2cMk8ypWpZPbRDTWNqN5OKT3JkWGWhq6aBCO3AodUvCm6
4MywDjidtVOezrVIZexgZIiGmDkBO/89jkG/OvCio8tRvmshsdLP8tPyGK6LHi/ciamYvSGyCJ/Z
4ZjXShCtVfWTPcsYbJ970pKcz0qHurQic40lEqN5gS7Pt1m9QArYYPmlfaMv3U8hbT8cQokK9vNi
hql73oytc9llqzHZVczt8eNsNlZ+Vai6gDVV3vZNmKcMvhWBgyqeiv3LVhwbm2wxrnww4UbWdlvL
NzFyIx/H9OLWRwJBm4Iq6veG4b4k5Z/kNOuAw1hjaqL4FeAWWAIBuGCDw3iqCT/VeS6udKuAQ7jL
v6lHV4IIsbmax5U+Um5/BGvC0eKHsWte0I/9/VWJGLlAKBqnUJ4dM4mBRnHlcqMx8/Dw2WtR4oRY
bMPrMwOfHZO+4r7VgcUWBEtgFEupqFphAqSiVyRRVwtlVE29FGRLV7mLljyU3klITGFtyqzrvQLA
qpdI1L8rOw6Y4oF5znzMYwUpb86dwFWL/BsPxGbiiDS9zNI0YmoIGFLnWXBZrbu33M3mpYd+h+44
nR82lmDNpAWRlU+AXwZJpRjcWDCTbUZ9P4e8LRJ9z84WJzE2UA32XXUXED8KwJJUzsAU3L75qfMv
UCIAXh1TmC0A6lRlfWXbHwI8aV78wl+yrC8wMZZxCF9PwL5DnOopfFmayQAMTy2QQ6hFgj9URNy9
7IRqxiMIXRLBVeRc+W+W0lh7AtDUf/q2D3J5b6FTGSrXjNeUytJITz6rJcj/bicbrQPJwxIBHa8W
m8SO7EZd6GEI6q/91mzh6Zo9At8odxjlvs0CIfqrn6RWF1Y1PdLqawWJiKV7nIMW+dL5j7ZXdd7v
Rm0tXsPpbFaU4zIzeNxL4fV/XAg9Mg8FHAerlVgVx6rPpGyDQmPN6NWj77XtA7dIVt4NwwD861TC
dNDvBukeiT/KDkf6vJTB3eFGHkaR8UhT+CvjRP3tJOWYq0xfoxUY+XvpEnB5wLg3GO8+i5vM04EY
cxq4ekLwdJrAi6+Lc73v0bgy1Sy3EICiWZfDmzy7yP7Ra7LmIsPR2kbnB/x+nVLZFU2ZNWvz5sXb
14NilVaJOSeRXFKDAXUqktfJh7ZZQOpU2aDUkEktr3PdiWPCatQKQvBlJEI41OXoUusNGwgiRjOX
tzVBvyneVcCsKlQiloZ9hqM8Mmyn97LdUU6XnffxKFUX1L4AqcnjKq9RP9Sq94IbU75X38y5EPcD
jCmnQXXUMY31a3lYf3yQUCxnR78oR76A4pDPAec+/6x6PJcpNT+SQUEe//FHEDhEny8BCeVQzgPt
3qzKi5Ee7lhZOG8aImdoFLbGOmtlQs4VRb4h5fK3RGnfmeXtiBxeSHvJO0IBSOp2BosmxTa36iHI
SIhF8g5oCCF5pdRsHoIMEMbslFbylfbapV1F05zn45Sl+u+VlyFIcaZBvFSPXIk1sCBqHZ7TicWQ
FUuMQWNAOLUUKubNbx552+SYl0sjNCxt+5V4f1VD0MHvq3UVhf4/AtO9nHUCbStnExGMyEpUT0Ue
lFajWz+glzlt43/kRca8Zgvwa7Qexey471WAHw+vKEGIUjSPGRnQ49yjwm7kLj0ua7VotTXQBD/5
m256nnS44X/TyNsjsJa9txI3njWMxzJ1Q3nSDFu1igcMaiE0QhI7WB+XBWC7XsWDwlesmZdi2KLC
pKn6za2nMAx4jQ1TaVs/QGusLZmdc1gnez4zqaTikGbJG/oiX+h45Je9COJlnoyvpywJR/MR48L4
BulaPDeT/Aw0kkc1LdBnnhZRR8DojTJO2Xp7HrzW55w+UW8Z5ckbKyklp1oh4/X+pRR87EUL4iWu
5PhfpE5EBC4mZNHKoj5huvgGaqH8s0wIOZq2Rmj9sq88c0m43SjYOFI9U6Azhs0fLE41yO6rtC8/
Uu/lSkPnUI0319MgZPLdUr3P0DObLuwJbGJP3MEXFwbdMg7oqtKOTrUFYGqFK9upwKoHBJc8BrC6
Hxx9pXeTPB02n32z4TiLXtSmZDKf7m+LUAhYurn4jH1tYQBMSUOpwVVhleH5IoUUHEXirFToex87
DppF3uEvfmeyONz576MzbyQEMPZaNb5FHCKyFJt2CTIKlWB3xWGvF1YMnB4oRfU20M3KWgwWL1DJ
g+36Agqi7moNRUzykpfqkz+84Iv7TSx1EGc5k5ly/aZGH6wrejXgYq11jfbQvOLlcWxeuR7B9OHx
JkturXAU3WM3rNzOrUqkveidzbJEaWFoW4JIdJEA7Ads6qf1MTqHlHODpvVIfXzuS3vJFHE6zO8G
Z9t4hJH54cXC23b7G34irdLE0Sd1uCtXWf8JcjoQxt9AOkCPLxok4j/05gEZQB5uee7phxo5KNRa
pJ9NzjP15fvxtiNcFvIhTOE1YIomBUyHdqOoKJz09Vi4uaVL5WkVaLiTeYUo34yhsLIJzC0g2i0a
Si2GPmlwjG7FOTjkV6gaS853CsYa8pFtTdYpNS/Ab9pyWCYd2YH5QLY1hkHXOzSDijlRC5SSmlpb
ziUyn7QKeLltxy83kCnAMP4oRso2Fnt7iS0Vl6O8JfQoOd96ekiB08VGy/Ndlc3putATp9UCTyOk
bo5420p5dvDMcEds1mJTsVOie8pCGPRqfUU8jYMkRr7tdUk0qozrjW+f72YVTUKa+v1tP+Q5moCw
6yt/QhWQ4ukmdjUjXZMfAhjTZmY6eyG+qYhszS/rdW+SjBvhez3wUipm/ucaqc9ySdyvPAFfexK9
7ZUp4QoBMMtBkna1GXP/svCO0aKR1gBMHyrGtx5jcMpfnRL5xfey/gkaARTtJYhOW+QwyGvqw52a
27ppqTkHMLq/mOntzE8jvPbFIvj60JiC6J3JIYuoL1Jf49FkPnOJm9VZdHRqK6XLf+ROJKXeGjUR
RgECEhbzX6obaoplz5KQBHiyaMA4N1q7nXKuHs3eFbEHP0AWCyUYQVm+WdglovxOjWzI0SPo1Jme
ceX016FFG0gAsXb3lsQkuNGr9pf6VIoiVgKvAMbACTvhi2UUyaUtb0Yjjlo/yr7xQVo1/ybpdLRa
MpOQu2gyDch8/MOZFkTqGFTgHC1i2IppbvAFNYOvd/Xw2kzwx4LtH3B9s16QrwH6ojL5P9Gf6j0E
DO7Xjp8OWVCcjDZzL5+ktueoSFzLUoaRu326R37qEMBZAfYbNci2GdXQpASxa8GbQxpDIhMXLBnz
sl82uhjZkmsC2NIhJuaJR1u9IhrMacPOfWeo03ggIeZB6ZGDoA/QmBPFk6xldjQlS8fzDHtDGYqG
hg+pu3sXeQzkYVW1i+WyShGwUlPKXfS4d/cfoCOzo3dmd+bdY7B9oYBqHvRYRkUDWpFG4egUBhXW
A050zAWK4jjlgqQR3HNHf9JaEIZwW+SPuI/vgxH16v76w5NeFv2O96pHE9EusfWlLEMUOsPERtEt
FINg1QpbhHCXgJktTQCxzNj3UVB2nBWQrZxUuRVnIe3iUdXmTNkRuxPw/5B78OSzuc1uy/jBhTrn
wJR6dr53rr8JZCqjqe89mnUeJAFT6Nbc7ANe8mtlB0noPponX8kJHUmM9EMAWEIIKKT7TGIdsOfN
i727cr+Yj9eHR+T3H5ldY8xWsUJp5B7pGajz6yXI+NeAX+ZD7Nw2crtKWsHDkREdSIimVg+k7GSU
miGjbTb8n0NCl3wmjDO3fJGkSAwVUe5UlZhn+Sxg/tZms4sQzjo6EJ5DkaMEJij53PyeK6lpeZaG
EouJ8QSKQEXUV+NHaTVgPDYgjNfRd1uLmvPk19YzQFqxD9zbtFQXaNEJe1l5DJEx4YlPzYfIJaW/
PAsT1Ogq4fDsi9VXEHMObqCBMY+CC6iX6hDK5CGqIJ2kG2/k3m1Zhhkf1eA5/xEt6Wpc9LU2bNMt
H1JG0fdeYKPxBFf8Z8RQz+Nyc119C23miR31PGHDiAhyOs7cJQJDOgH6nRM1KAfdka03tkOHZ+Rq
tDdBNsWNmUk0IM2L6mvLbkgj1sL7bVTkMJbV3cxNjrPzkO0SG0LiPIu17eoRvQwAxvprKN8xKqW/
Z32zTEKYJ6vaRsPk92uJ3XNq2IPAggXBpuKmtUHBCg1qn5kjCwDVfM8i3ElKYqYZKXpdeGj1X0YK
r7W3vC7EFARBaR6hjCooPfq3GNYwENnCbvM5jP5yYBuupplPU+v9reHv21FWmIWuHLzOxOwEVxKq
rVFn+DAS1ERKteHXwC8/Ez1puLlWAu/beulA65WgTRRr0G3LPnXZhHH2GenG5Dzn0Inl/39PQ86p
s75NkGYGOwfVLFlynYomNKxdd6NzDru5LiGvzbJHldD8IZX65rjEVxmXvnT2fEPmE7PabrEVIe0A
0aA+bVD6b31tXJh2ZPlHhdNKQvQ9Ao6MuOwFSKuiNPA31CV6mlToCqpB6sLOWa8jPq+h2ChjTjZW
Lgaw98nm7XKseZOaJXTmKRvXmbY+sjuckbwqMkD6TX+x9hi4AbSXdHZ67BcNlR8Ry8tpci6az2mt
sNIf5oTeS+vX/mRG80mELozxMt5q9SO6avHjYyskt3e/Ds6aXdltpEdCEav+DmptQGYs8hOMCu05
sMLCM4M7XdKE3th9jMyVbk9G8Y+q4LwLG2LdF01/1a1dLRFJgSCGgwkfgBrutgXR501a9WD+daae
DaCGTRBW+FnP8QiLTUWJvkrOUBrnVT5WXJ4GnOJVlOZJAyv/jEX3y3PUDpz5fvx9jcJHoITTdUtM
J034KIWw1y2O2m6+ou+M0Ue1DrMp+/yeroDg4zlHggphDSdMYKBe8A3/BPmUkMUB4ykQAEhWc5IT
Zo883dxnUpisEvAUByUOrXtFMlmnD6Ud2BgoHmADNyhmuGmYT2OCPa5pIBOyTtG/5B5DIFpNY6AT
dfpkcc5vin1MrkO/0JBlY+gWLu8BgVLprXSDMVnbb0iTVaxa07MOGIUbwVtJNqQAUxlX4GjHr8fM
9ATK6MCi0t7JktEqfsHYaKzh4ZGO7ZHdnPCREIctI69Q+ckqbc1DZ0yjd+Niui9WeRu+oE1yGD/4
t+XRMWduK0jJapum6+yV5xQO67VxyQGupwpEUYlvJWJRhEVSi6WA+7D5ADA9zxcZATlSJ1I8QWWj
ADCl6qbUxc5U+qxPoEaaMMpnqazLV27rkDLnnu+goKA+m8J0TjUspAaQCgaySWsjQTc4LZTujmw2
1JfpwidCd+MO6n8up4TX45qJcb0UNTIe9zz6gZV1eIi/AyPgwubyv25aCxSr/3GPv1iiqW0O3aLN
b4OJ27VzCtJwDsCbe+JbQMxqUDPxDYuXCBbomLBOi3j1R0ftnxPZ9Il6czoVgcNqwdQ2yowV6Nh/
FsmDEvhm6kexeg81wQVxC755DOri1h8aUyqFPB19AigRX+i5+wFm4XSieMfhbqTtqv20Xfy/Jyfl
wc0rjNuM15HwTdG7IdYC0+1UCjr2K4AY46RPksE/clzEw2SLubBuJcrDhdhuKfaNEXxo3aoyKoUX
OOuH8pZbYG16TCFbuuEDPzW1+qBf8W4nkCEV5VMqCqWTv3RzTdzyrOSX1324NmQVs6bL9vXMKv4W
a1f/9S+Ene5p2e5TVZfmYVOclgmMdJAzIMFxjeUwla31ixHtPyHmUyivLH3EvbrPND0yg+gqhsoB
24zCG2kR9TTMI+fQQapASDBNJCsRuYAgOEwBE0nC3Ej81M9ZPjpAuZKL46yIYKEXJ94OX18fe/xK
Z7Lh0xujfJdcg/F9jSBLywfajVHalYPMh+r3V5/trw/B8Ngpwg3fY8bdm4yz5j2+wr5hLn//X6G0
yUcK9nMRaa3NuS1GZO4+PlNKrkcFkJzakYbSMy+Q9qHqlG07zbx6aDS8bWOCgTtNlnkKpRFsCiGj
7G5gNA3OyUYr1NTJ0wCRI6uHEC6/CHi6AyNI5yN06XmdLr5FwKVFsqNXhqe7xCVMLUi31y4RChib
upn9NxlJ+zs9+Gu212+KjWi4lF/DWABvAlwM/oYJ0Ug+VinJeQXYO8ISetx6z4+ziSFI8we/Oicq
1nkv947eEFPD5F/KF38542htosIrVwkMu1ReMynEMHHwvgqILCicW06k1QcUcnaOy6qzyvMKTNnU
n7ksAHozjsSqaEtNCa3ttotDx1999Bvtr+2vB2aiZ2gAq20oQKYdRGBETFSVuVTjSHqmqa0jKmXt
yJO4Elp7KY+H1G0IAdx9dDNk56SuC2mj9o/sGWvFkMgoNPiSmzzi2LI+ZK/OTPx2Y3g980BcdbjN
pHkn5k0LF8dtwgrij3V9J3l5x4gI66Bzj8M0uzblfWoNc1Im5zBaLg7Rcw1mQBJy6XFWQM/UzVv1
6I+mnmM/edy/A8geczpV3U9T3ciotYoN+LJj8BQbL4fTWSk7mVBX25pl0cVWnF0cGJNaVeioAMpo
NoaEoJOBsVMRYk4sUieminUpwNniAzmxuAaTMgs24MhhEQ5QBSWCOSRSwVDtFp4uBdjsYSYS3bnv
rQQBoq335U+wq1OF3wMT0GsH7N1wkM3zMe+t9qN41sx8E2yx/h2RxNEtq1GCS0zea45wlaRjI4j3
uml89qtk5s1BTB+yEZKLMzs0Z3Evy/yGw8rr7dOle7CuxJILXZy2TRVtr1+/ocw8Qay8e8IzmK+e
iTgfzLaCVqAjsH5N5MuBxf4TylM7iltp82jLHUHb3RE7d/2KY/Egmueh12A4beXVLBqepZ/EaWaF
/WjPWP38qwPEuKuwbBHLimBlDQ/iGXwBQB/EJ/fEZMsNL1ijuaEzPr4IAxTmAq6be6eg7syY2sMs
kxfR/bNkH2+0o1G79iOjMQfz2rKrOV6TLR0pSFnGNScv0TmbEHGuee5DXxNAlsL/8FCdBnz6ukmY
T9KfaAJUnwLiECTlLdcr7A8GPoXLPYzrILMrN3JVognk2IXwPcy9lGdT0ifPdfatgst1PehJjtAl
ltvkmx0hDJkbYYHurzsZho//Eg4LHZGeQC7KiL2PvM0RX+M9d3eNvso980U4nBvWjuaroB10rGBn
8sIkN/Te47LgV6csVx6zCjY/tOhSk1xfyothiC7vWhDd6DpEFch+QGtTvOU+H44KdyVjVnPu1cin
eLNLQ3Flk/wFdvwDyeWBHaAVSswZ2PrwgyJbGVMkxVhrfxxpjBGQEoJyxjeyNFF1RJ5J9Xb7qwi4
klXL0wZLHjIgzn9Gdh5UKpXrx8SdMg+fheIqmgcCej2lIjG2Q3o6lfxCdbbJrOp1f3XPCbtmeA6N
vlE/yWt9uBQmTI+Tmpr8hKuI2QlnJWMhpoTn9hpHxWEX+hl8ZPZUFVurSW3SbGVkNesGNaov/BgY
2rlUEWxpDwzWAlPrzbOoZcNAzy40AAXANuFXQLTLfu9bdVI7r991xyTszkZa4++gTnBWAI6KQDQW
mgmHkIm8SnYEgmYu9LghxCyNXPQPDjaSUvkWx7fnEHhpUEXFzYajSrgRrICLVXJEZDf1yS4pIUE3
liXqZbI9PhCj1S+upEpaz9iP/pL/1QcK2tkqUVJhoGYcQBUJPMXB05+9xNO8BcRTlfrY5AnRuUDB
qOTa9f7DHACCPyPJ1cKrsX5N3Aj1MIGs0qSYA1DImLJZBwMkEMNs9299IqUZyRzO1r3luKj+oYMZ
/f5p9cntVPWHyZJr2qWUF2k2q1MckUW2rI0F/MCZasAjGpGkC5zXvicAc+z0/IuyAkhdQulrRqam
nB3pUyymc6vQEz+UecMTbtPqvOHWDDX0D3ZqEWKG37p7NDH+DCbl21kBiBg/pxjdNlw4S1iha19a
uNBAKL2khsz45N7nxPyERnhiV9d5a/XS6Gn8V0zETtmZBGkTUlbICKW0cE2Skc52pfiNU/2HIGX5
p9IQUDVwnImrzo7RpZfj09Zn/Ej1zx9PfU8CywOgazNRGFUzIbfCG+oyzCBIdwL6f62CKV9BjLOY
wgCuD0gAWx26AwlY0Bou98wKiJglR0kFNuLia5GUSsWqGcqkNk04p0KLBS3YnV2jpqYSreNUjGma
QUsd3p9ovsroALqYUuPd1kqDRgBFSfu0kbn4A9B++2OgenLwfnBn5qqdzTNjJC5Rb03MxINJKLJq
xnsOt0CWh6ghvWSZ6T4mL5IPMs1o87kMg7zeyUH2OOlClrk0JWP/ADUVN9lQa4xUBv2FeXl1oLXh
dheRgF6nQe8LJ3R7toslqfl6fWOdqmP5PfubE0f3i/oPztZz5q3wpV/tODjfnOl9bD4QM0N+/rYf
M9hdkPldIi07X2j41Ec+2qnux/v3yCyZxStw7bDvNcaJKioIKRj9GZb9ryhoqGP770mLIE6JZt/H
jlR5MmfPoLAG77yb0r+ZMycl+mkD1NeLaPBxUVVEihYLxI/jfM3oxZVO5X+LV5obJT2iuY7lCDKX
BwZEczkXVnK0v6VOtVX3p5HBFVuwo9K857pDoPDGavguSMpS5owcAUhozcADnAViCu8UwR+gIfpN
p6g5i/8PV97hsu+jCCXAyk7cLnfI+yCFEy+BqVnWa3L+Xq7/2WkJc+as//z2ZdRJGkY0wtrxicUt
9maQK0BefOv6sGgKncoLHlkPOQCJPmm6IkghKHA7TsmoUc/beVAUWy4tCD4UicmGmPHkABfBSQZd
lQdOgWDhUW790sI72nGuIJ3y3gTsTVdgqw6cIi9YBdOjnQu9G04Cm5oiDov8T80PjC9nRRbM09hb
wJyq9es2rUYcTBos8mNXebMchNrPDtFZ9f+UvPHEcYeoUyCr0zgcgM/M2+SDLfXhlVWZ74kH7kb/
kxROunKpHKtAGYWv+xahe1cla31uMxISsYdVIFmB7oc/RFCDdsLJVEbZCW1BBjWQl4HzR51rhcO1
tT4lTfdzGD4pjTdcvlJlF2AR1tBhSGix9M92TKamPQOJB35Y/v82VQrbDwfuXh/B3YaeoJXphUUb
3w+yZHkkU01GBGxwzOIMwn0KETWllL/15JYzim+pl7ddWt2KHj39a1PQ/PdAGY098Y5L9HkEogDA
Ked4p5n4GdjqDGtDfuBgaqY0kd1s5pM8VvolIrkullTdjW4YGqSZj/jG93Rvqtt2GxPV8WPSBm0p
yL4y4Pj9hPfWLmPA22JxkMTUlueJBPUt7/DbznXY/2C3a4M1q2/DSnPqJj8Sk0GwtlwRDFe+f0rx
om7e2Cyc7ssnlC65trCrYoZQonPdk5+9wJhdBMgsIxw3WP97w2gx6PCn99V4+vmudDicRPA78zyQ
Rw6yfE3mSCkd4kuAw6ngL84qQ/On+A4U9fRMY+5fzlkQyyUuHOcP+TClpBVaHuYJZQ0r54odDHnZ
Pe1haIDQOXjG13h/Y9vuVdXMe11u9sAul9QydJe1C+am5SOXy5hb3TdQakdq+CgBW1Khqy192Kzr
ihisHlpW6XW4W/zzhgg1Y4shzfPvB6MoD8EEe6Oot5ApfqQ3Av/Penfy5ELa7oH2ElDMIhhz6VIh
PKwZMKsm0cHg0U5bHlA7wJqHWo3hEu6BTrNAQRq6uP1sBOfk/XmP+ahjj5s8EkYkFz1We7+bT+qz
AUdVkqBBZ9sffrxKwNmB8SM0uQYeotzCmkR8995OtL7OVTPGj7tXlS308wRVLsPWgatxpSfcm3WV
/z66sWe/DjgTbkOT0Zs7ngw8fA4eNB/9gaOje8fVkbzN1eFzMl6KiuOftx9p87HWHq31O/SfLjR1
9HEvpKy+xWmF3FKAymmX83h8Mkbrz74sZerO66GtkISphOJm33S0JUe1OtdcZLI/K4aLs8WfkagT
fCqOL8ycCOmw1FaPGUVTyeh8Bvzq5A+oCT34atn03P0cg1BSjccs25a2lo8Z0kJ9CmdyCQMPiRQ9
3WJkIRerOsej4/42E1xRwQOk4I8+9iDpmAlWgCeBjHA4+EvcWUl/hUYDisUC8cskoQOZR/F0Qtuo
ykNMsspdworBoRr8qCdjuu5kKv262CgS5NlxXHGOrtnQXvdYYjvNShoJJGMFLcfPd1JnOwN7wXlz
gzdjccqu+1xSaoIwD0p50kx9EUPMZ38zipXuR8+glvgZEBwEZAOAU20jCV16zG73souJrRGnPmfL
+v8GTKqM6jqcP+AAoDn3O7NedlNpP+XYsR7L95hipytpgPqfnoQoB23k6X/6EvnyAFq0apA3PBtM
tODzh2RQDgf6SIUxc8hefdfoM3dYeHdHcdJNPN7aIO/w+novEj/S9YvI7NMzfxeQzEnNvvK+CAgk
GF0mNJEUD7GUc2IsFfP3289iFBn1brBsYpLxkSCrbjBa3bRbQ846SA3q1Tl1Q54SAyczAsV34/zT
LSi9a/lmms3d9lNBdV15ANzlsjPPpAwn/sM2Q9AA2Vy74KHNrBMKWKjNI46zUoS3t+6QgHrPNwbX
frexqKAobi0+UbofADiUtAffv51o8q4KQ08cT9Vtd5/G5GluJ+RQOVeUZ1IsVJyVW/Mo2yG2DHon
oJG63p7Voe8ziXJrbJhavsHGN+WlJPeb2Z18BR26PLTXKXpTa9nlV8QSIQ2dJtWRv+46OpCQFRCL
q13ylyLfbD9w7g/GCgL/M18VpuF2YYYe5Meot0WRZYO3hoiqZAyxk4o2DnnUKJ2wFdfg1XoemvoR
Nz5Wj9z2f2TNjR29i/jJJqusl/VLTRD/q1+KKTrGl0PgzIAUAzoRMwTGA2wVnSqzCYo7xTdmf5nb
YfhCp+rncV9tZDwozgF8iDY2PW+41EBXqfzY0QVN51jF9wX9O+yOox2EJx+QRhOV8/jihbgv8Oos
YLtavdyqTmnim0KZHwu4ZipQA6RTb4k40DHf2orxgM+Kk+iUWpEi5L7s6dRLPSSJEaO56xvOJIxI
722ctNX8qP5FBr0ah27fpkMBWm0IbhsIzYYS1VDYjoV5IOvR4MXfHtcfbBM/cRG7SvKdUlOzZ6QL
9DinPBusGN48C9sBkTN6/aqtN8FSTEQZcTGNNyn2/xbpjziyqDZLqBH3uHJiLGMK3VjieQ5L84r3
NHQaK6Gg63/cmQITQyBGXqDs16YuX/HCbzjOjmJn6rSw++C843Ps6/mV9jT3lbdfwQ8JTIVk/Bjt
E/yBWU0cKkEodi4nzGWXCQzmCDBeIEtkaZAcEkpxXTLjmDVou3YTxS3QQ5XdF3Ok2QUU97db83kl
sHYLKJalVcXbRFkk68vf4D8RtCB9Em0dJzYnWIucW47mr6RB3RBoSDex9Qje8yoECNK8F3Nemu1m
nkxNa+Az4AXcZmKwpkDt2abfPqXFJ2dAL39zspcUkILDrrZjpghut9TlPTJJ8Ss/CB3g2SyDd8yM
jfvFMjhJksxVJeQyB3QYVUuAyYI4/Tbp6TXkoszs3BG7zbZ8DvZKwHE3uYNvBfqJP8w0qXo+9k3u
UrpGjmBU+C/lqE1kiVY+kLKHkLd9R4nGbk2ObOMwosDHN3RYYMeS5FGcLBn3bhjafM1hj3vTU0vR
kURl/0NN4k7S8SbrNU5vIx4LXoDNCaX4fJ2DA+AFH5xGoaazAcKxXt5S1I6qbOv5lVfO12dxlueS
IMhQNNIAbI0I9nv/9RKPsYIHoI56QR7LlrfGEHVz5p29HkL+JfS0XoQOFQRL0NUpgMEgsDh6YhLV
a7OzlTscsYyctALdabBWego0r4tL/BoU221ckpDvIJRngOYvUGrqdpW0SEMaHWBX++XF1NT72OFs
ODD04Oj3BXPZ3gZUsQIbk/F+COTijLZiwtPpvqUTQxKHbjVOk0/g8yoAg4ZFICwUqQCB7elGWf8p
PnfGGyywIYSWIhT1mIq6mUn+OkkrMxgb/rNToVpm49DcmjX9MSNQPDF63+nhi2wHJr4LWWsgy28u
NZivFrYC6SKWW+c/2LMdzQQo076gcpPcbQBc1k7H5T3rxI97jGCgVu5neOO0g3cY5fXf7T35RZiz
hNnYJknRzkmTGAsFmjZREqx+S5y3/l/k/f254O76NHxJoL0lVK/Z4UrlNWhLbYsrEi9QJTuOK3ma
Saf0FXqGISvEyljAfbgvVGtLOJxYHsY3GZ/IQsTQzvqOujeC3J1QcrBfdDbDm+tRyOcofyt95tQW
qsV2Rq3kzqO6kEDDqevtYO6V05ZaRpmAGRhroXtTsTtMUJ0ehV2Bkg3lNGzGEm1jTuOm/e/7YCNY
imocQuckHRXKS6GWhgqQ1BD5czdcf8QXkvuGK4jNUDHuLbRwq2kMw1YAYWsS0Sxx0Zy+5hTEZbk0
cOWd7Xl8dp6SAwtyu1ExZviOqVWnVyPVl30C8W72gX0zzdqQFb7YJ4/qsx7XxZs1pZvhqcb/Gom5
/22FVNqmuYp3uc8bt7NGNJgNOX/eNk0wAbmQDPrD9sPDzygT6vsHCaE/wTdOaPHK/rWRR35t0Gy3
lgjN3QYsIBCMFOCKh0sTVUlfT6a/5CdSus771Xyj3NuHoLOmRVcnYTfA7i1RyZBeQ2VlJFckYyUG
70DRdNgm1BNVNcNXa6OcrfE/RNl0N8UO/guQjsEjdk7UwXRsPjrUij9K6MEma0+rDlEfnSobL3RC
OdhksCn87OWD8oNaAST+Wht3cC9fPdf0aiJ1ZgW4OBqW45YKptAnhiPH2W0/3vVvqtaj69l3EjBl
6gAE4DcRydUjGRKSVrruGHOk7muQAm77K5nG0B9cpM2ey4LkFkAJp47Bl8/nCSip9XRaFHtAT7tX
7GPd05HqEeDieAg9jWv8Sqz1/oTrWRA+i6C46F4+zqnh8IJV0XoHwc89fe2hBnbDapJ+npgdAkyQ
fKZwIfnuBydVQhH29ybmcq5RcXL4pfsPvHNjmDZOFeAyzHUP+nrmwXpIF+GA9x2re/2Oy5HMwbN9
BpBHwuhmUFUme3CuCRvVzRyVpCoylkCiC7dKYVFa+7Y4OhP7KtHRPj9Nq5W9jMrvUpzDajZUHZvl
UZheLixuJKml2Vy+bn7z80lbTRTzQzHtc0VG/aQzYgydIKX9gWSp9PMB9+tkU2A9DbAj41zYc76y
6HgPkHlpIqApAUrzceY7n/S9w34nHw3DVShPO5v6vtsu1XduRbwQfEeOSweWERCVNPrsiuQM8HzQ
qqpVL4eP5O+8h4cFQ2Q1B99xKxSa2foUo6uBI9onjhKsQoA2ab2qZiW81RFiSc1HVJl4WTBuezDU
G/+tfjc8bYKYc2qV2zv8GiYiT6Pag7pv8K6p8PtcE/IUSIHhZCoywxKt61Xg9Qi7++I1OxDhohS9
boSUDpNifOvE0CrgZqV5YEnzUQIrnMWTJGlgvDpfdS62F/ueAqm+p/rOEUbHRsL+k460iWmmUUUo
6g+d9Z20zX4tAy5dfOl9XLqThHcpOExrSq5qiBcflquYv9GsCOeUtxAw9RcA8zsyHOp1XuNuEcdc
6eH/C7hcOGu7Z+Nlk39TtYX8ciddK2GxDH9f44eP8ek98Ka72Oqul1TUCxQPZrN7g+5ixAzDCN/J
AHmhdDCuM0YhepUcM5ZKciFdWjP70mblgNP6Xo9MNhmyfNmN4GW+k+OtKcmPXn3ECW7PKpQdSzN0
EQFGox+jSw2+wG3QN3UF0wLEok0VRc2iPNQ8wGYSb2HLijLJUmtzbKRNAJyxMM8N4sAn5G7vk3L4
57Oo+S8o5dUviquTXBJLrPk3LGEAmiYSM+fY/Jno4FGvWxE56vWjM6Is3s+kJ9+XEDo723pVTd/T
7a1Pyq/eeyA88L+2u9H6i79nfJfC3OOB4UThGDJcYEJL2uxLBd9NrHxL4WqTX3rUaQJ2DSigeA6g
3AiqkYDGc7TTocr/s0nyJWjgYz9lStr2KHtsp1GExSudldT0HADC1gCyEjyl8CRuma4RBMynC2Zj
xK4umJm/XSDmOqr5J3TJoGpF3k8/cys+LfdgY3QsSWYs89tBJB9Navtu4hsie4scBZZTVOi7WlHS
CRAU65+lCJd20G6au1A7s1e3r8OKGXKz5bgFwvAvb95HRZtyu+9dKk1b5jceCsBasRV8bM8eGDBg
XfewV+6Oy3EA+TKENpRgLhDQQamUC7ZKECCVnTKV0cl6bD3YQ8typQ4iOyeHGH4yJst5h9b4LMsX
gGrLxSIkyvRSGY8supJtCYXYhT/V+W+zT7UiAuGQYnaX+mak5a+i2KaJchOIgos/HbetRSG+4148
BqBxrSBpF1jCf+9XFkcPhhaJFTvDnF+XIUrdrIwcdTOwTDy+w2ar8sHv9zUuyKFHHAjQhZb+DTjr
y/w3BJ9aepV4xcw4NsWNMTmRB+un98kz6850EFe5Kzuxty/EPYL+VP4LV42yTWC2RMq4LEtJ2D1N
fnzhZQxI/YkI8bio0i8TNNoU9xsxSEi3RA6aLepBfgYGzwFnojba5bWdASLGB76WywzPFAIizUOF
EXPYFBVgEY9fqyde4RjP+aojOBmvlq7MQLsWlHXTf8CeHhYiiJAcXetP3NEX9CrMJbI7lGG21MXu
aMh5eGkIxwiDC/e5XTYX+CBdxuk4ORDMgJjnq8iIlm/T2Voqwa9kr3x1k1ePDUVhHaOk0ggfWbS5
7HdUcZBta80ZxvWytDFiQNXt7zbQU93KElSy6t6o6eoe4uXCZe8cNizBjx6p3/bAg+2BinN+X6G1
CtzjFCrFRQjsjRl5fPFImG+241HrhncSE2NYiZje8wF2DjjCJ7CyhB/hJQuM+Ljxb3rqBEA4hpP4
0DaN91pmmKct98pD+Bq3LDynlr/rEj26myiiNfJoCdw/n4u63ynCmHiJfDZwzsWi0oTpQH+9joXR
2eCd3qqMGc3jzbOtGj0+rxB8cgW3WHZTSkldlC+DJJVkzLIfHp3Ju29prnoLNWhnj92uf5L9Cj+J
RgrMJyh/9ejD+VTPxfwaZXjlw4kF+QlRY0o8TAGRQ2NT64tE78h5roX26BJNJt+sg4eM7kMmA7oR
zDmAO5ktJBZXIYHOIXk+pSjp93dsHF2Uy86RJiKJ8bhNpVHLsQD6Cu3CLKGAZllfML3Yvqf7yhxM
JzQpXx7azhvcDhicwktoyjljZUgkCYx1j32tmBFH20DLhse43brPHI8CB/DffBJGY5WDtRjtfpl9
ytk+cIZ6JRiD/WYygHxo0H47Rha2YLAf5Ld+DjR6oJVJmmKv+Aef/+eDMthn1NDULvEMTP6kiltW
U7mJd7HXzShh0kjQTtAHvTQRbC6NPMjJ2pW3z3pBOPdH6Q2TKHuYxX1Zm68w0g1XjHbbZtA1c3nl
TrNsIGR0kTshhX4StvMaNMhCcqPFDncLCDFLbO2B1FtPGcragnTR/OwN0EXahknRJVJBIFnWJxrw
uykZIdGjT3m8RpdztdrFWsuOUktes9kac5NUjIlQbJhue3FCeQz8MeQN9x3Yln7lThgCYGpv6wK7
/qtVBwlYpFa1tlptsuxKVG1BuLBoMAqNeT0pfNbPiL8ztEvbdB0AVO4GNrCInLcM5txVCA0hUpXN
1oslXcdgCNbWE81vQp3Tjd6yOYJ++bY10N1FjJHjW08GCPcqyw7if2cP8iUVTbxNoNqS5Uu/iUnL
vLT0DYfcSrDU/qJQCwHxY/QjbzgHOvDTv5/hmHEhiW1wklRsPtWjdT2G+BWtnBDcDEFOcq+pGRJB
HG3fKkTqT2ysXTsk1eswyyaCFHAM/KI98Zf9ybOBVkyfIzFk1Vo8EsN/1h0gcly8IlbzinrX7MkD
qJDcbaXCoQO2QDE+b8X64nKsRIOUNHtSPSx/xJVtaurXfS9fM04LCeGoD0OMd8RcqTNRl2bpadZd
SZO/VGtasE9vx3yaBvYAjmUiAiZ6CgzFBMh+vV8zt+aYWy0ls3IJ2V+XbnDEvalrSky9X+g4twNB
tLQGNWJJUqA5z5tUjyrit/psS4LkplZiAgbdbEfxixVenYMdSB06gDELZC8V+C5dcoJ2OL1ZvGam
oApmMi/6xYYJZVXRBTSeGRuj+1wKJne69xPO9Mh3WBEaad+AekBVt0X1nu81WXlIjUaT8j4CIdEI
NHGw0lGA3cNIgatAD0JMtDltOGydPmsVa13crMgKN6vOJLJSsqRHzvgHRqWjIeATU007LT/51DEw
3mRalR2oSqzSkG5c9r9z+VDaAZna2hPDCzsH3txNF2JpG9dBSfQ295V4UlwQL/yH3CcxkgjMbvEn
8zTwAXO8X7VF2H/itP72y6uDreyxGT2TSDaF1yplomyUebtP9UVT/ftb1GogYv9f21Z339Xu3ZKn
u/MlX3n52t509Qh9Ada9tNoLYPXNax4QpVZlMkfXJD8WJHihW981KdGTaNEOXeAkGVtyeU3OXgCR
6z/wfALcv88CnqE6uMXhVpRmtDWnLRDyNlqD8IyT1I7a0MvOWWq7XwY9yW85KTLf0Cl4iMHtj1Jv
hcdBbxdYtkf1vH7LNtJ0Asvf0jXyYEtVfat8JklO6j44PfCPHMPTLplhvdkq8QaaAE1959uE2sPz
JEzZqgMuEC5lq48kwtHMbAUtBnjs9ORkLfZxH2b2+1vwgZ++FlgTnjDUfY7IvRl6bf8jRoj2Wa/B
M0CvinLTUN1+x1kUNm+CjQRhMQzCm52/Hm4ER1RmsISfgxZD990skDWzRuUb9SutrDB5FHFid9s3
NeJga+bEWxMovjnnJpwA6N0ZRzq9u2WKmGW4+yf+Zmcx8tbnN28SmtZquS76x83wfasDL0ZaVhLV
U5xHkXSBFoh1hMi79a8oceXKB3UfzAOqiMtKWprscKZgU5ttt2H9nZ8qzeMUg+HqMK/ti0CzxCBA
+/d1mN5K2CBDO4dbdO936C+SvMI0ZUwfw84FSPgE/cBLqoTSGmYzHqrCcZqpWakbiUKYmqIKZH6Y
FEdcPkGlofkqn+TSOrBWZOLcFQBdNXby9bHfHVccXLDgOvmu9n3t7ZQY9ZOOoON9QE/I8yhqxtJ+
mPmB8ZAkWScRQWOpi4jr2nTpclrOrTfR7z4YBl8KAINjCF5awkmSeZPh7Qm2EMTWjcvIeeeQcBuq
Jh3qX13YlWX0Nb7LOu7ZCHNsWUXzo4iS4klu4nelyzew/HywxkMaSKLsmY5Cf+ZoJqn74dsSqbfi
e+0jVFoju2jEvSkqj56IXD9n8wDbwHngK5yHPfHhhxUwQl/6ikHYZ7WYBOae3JHqHMHUGakQVnoL
tH9/F1naIFOR+23+p2LBh2SxpYvC8u0JwVUMCM/4bNCtNxpqKpuMzL2lneEVKaI6t1iyvHm12h3e
JvxkgY7ekyZyJ2UxN8HClXYs7WVOfhG595YW6u0UnLyYjQ5cIuTRDPJ/dBuNPNZgS1euV+QefIFx
XSg7EmUIQmJuEnWIJRh7JesWALHK0VXhL1uOicdY75zusc0kadhut3M3ciTJx/L6IuaxN7vAEws7
eWOAwebXL+hrRYHK62i9Gt0bY5wbKcEPAxTnSr3evFupZC2E3zg68UOqvpATkOph9ag8raJWz/8U
FKr7KfGdnsM+TWi1Ipyc3ZjnTa3lSUuLVDDP+8dzzIELZ/CLZa3Fh7WuwzhZ6BtSvT/2f9p8d21y
FxMC/amY2h+kBpfsM7cGPawFim8KRPr1rSYUqVrYHj/uVo42iXimZqRS9vE14vxYHnK3x7l51Qnk
0+512oVO+YBvuLC26Sj9PGhJ0it2vlIpMKXiX0nqBWKIJGqf20goYHWp+p207THqG0SHsdovgnH0
H+ASF6lIQ0OYZ49lxXowgANrpm1jhLUumIDuLjusnueqo+N6hWq/MVNV+FKNDMNvl4ik1S8bKwsy
0niLszcXwUGfhx6+JTXGUznbuvtDcEfx7h1hEfnLs7EaXP181IEoCc2vhtakWBlg3wTgPNHGCuj8
N7JFYKh32PSDT5mVks7io5DIEAnP/2yyD1syCshiIQkHukV2oY5sqTYlXFsSZSKxLRf43KVmVwQH
h0ylR9p9UKRfPp6X5fVRW3thHfoNp8I0NcBGvcDH+18x6lDAE0CY2s/qS5JVxbY0I/8aqtWCBYGy
8XWepsnAuDOaOHRhvue7+k3Ul5OqJZfPx00muPXnJgHCTRtAzeutIQq+J2KbLZNA5f/yL7eKCPe8
ovV50MujI8y7jo2+07elZ7i1W8Ux48gOwrNWnYzYyTfNZA5xuAtu8bgU6blC+EtqdCYQc0Ipv6/G
6PyqG3cNRUs3Hg49IdAwFztE4nty72sgwEg718SaVuwhGKtBQ7eyA/hZfJNfKz9E0e/2ZbBbtAE3
x5ipp87C3I9+O70CNd1DNODKwxO7NSi6AQEW9TCeBbdeRMXLLhPAzbenryIZWJhe9pmDMvIqhKjH
yuco7S79P4A4ccP+5DN1sr8nBgu78MWZUtmr2OzGS2SmzPz6oRMfDuVyXOPXki0tuZR/YVo/gSzH
qReSJ0g0ZvO02Buc+3XOi+wngGTkrWbsHpJpxou3rAzq+Ev/+/YevEzmtqAhKvFsrVg9QKpMgsH+
q19XsUAG/XU0b2HRtRJT9Dqe13LhpOTBwQL6e6oWjMBSHO/+ngxXmQVIwDI38f6Zq+9tfEPine/o
RwIDg+ro9o7/u/RG1sUlOCQFJMYFRAU8GVxV8KyBzCstH7Q9p5F034wAWSCyFbHDUlhX7mfvv3Mk
2DampDQaJLt/d8lRH+aB8UUc+/Fo7KIbFChMYTgGaae/njmDo6HD8XfjzqRYqYf46BxGwdrwnNnR
Kr3AIYqYlQyH5cmSVArWaPgGKTbyIWlXayFivD6sd1mdZAzslZI91ck7qyIZBpJzpk9OZ1u6Q37s
xDIkxzoNLvxO/PwImxkyXem6oXvhMgw+f53s7YdaZ7guptmmQrlrH6HguKOPIkXUxqdaUzfrvuiV
H2+ZFApvRaA3mWLUrcJGic566ybmXxsSwmDxfhG5vdSPpQU3BzI5/9XhUWGkHYhUuhOWhk/KIzpb
SXvADvuRfcbM+3E9vICURCsjltDODJgqnETGTaCTTWWW6HmXiKMsz9c0igvxg1I9q5H9fzhzYovG
PxxVqjmOZodwEpF4eL0wRL0JecT8JSp+BCDCykC7liAThenK8jy1dbBeMjTAuL/0mWGAWz4GJQpL
94EGFziDRyPWtkC0O0z4SLXzk+6L3T6RDv89T3eL+kFgCrZ4z6tvMeDzftDD9o+xdcOZY5B+qBjM
cxm4OTQScYiusjxrR3AIqfcdgJT86lshONZvDgOHWHNnA8VLjZKmFrg5L375NB84PT1G6FbO8Rz7
UwPHzO3uJ5auX0eF3D31H7WifuFOs5zawU0wV7YsQw5dpep9r01yXLH2Lq88SFId2sW64EYm7OY5
kMssY2wxjMRfeGgs7tFft2/GllKuamwSB/GoOpDJMPVycMaxb3B4S/Dh7qwHyA9brQhnLjcEv4WX
6cyccpRbelhJbpgWyGcI2DSsok9pVQqSi5I2/pHNeKdJbb7hqbKMYgj28piAFeatMD6OPkL+mCsx
jkdpmqmLmdgZFI/S/m4YhhuHVuOEkF9KfZMUOZrt6Y0r/oBz3TqNoZg0aFlwnvj8Rk79WrLVd+Ca
/gOR2+E2rvGO5grRbNV6gyPQkZCXDd68uF8Fa1lt/+l89ZgmGYVNq/1nkYNqSivFmP2g9fPprZeA
VPgMV0dy0tJZ1Ra+mk28wz9ria0XX482nuf7jmupfYHsD7wH11BQODpYRD3f9Pp9ZqSU8XCsoP/G
BVq6WsW1upInHpFSpK4A1ADTDb2I6CWMqXt4IXVu/bSqA3KOxGrMigReB0Pfy6es46rA+CHCvHoi
52OrglxPR/FdfZM78ROnBglwiGgBeudWjH2tXgkEPrsae7R7OMUG8EfjfKMmdnG0qD8vAAeRijbj
1/xLNxtS7FWJK12RijgsoSRH+lKxBPuSCvJqbwBkGcbqqxLLYWxoWUplEHhYBgua9qHR5Mb3ogHo
3u0qYNo+mjcKOjCguTEd5EoTuUQYpncUbiS8gMtGwH4Vnzlqa9QAtKcXv5HK/FEE+B0uMLfWBs37
5b2GF532OloxSsKspbacjhvWtc7IuKP9r//Lp5PamDQ9HXUyI9mDdHWyBE00PJojz/RnXBLTiS1K
a7kEkzVYtSt/LlN52LJMgo60wY+pAbn6oFowWtJHm/FZxn5/JeJlbaV2zQSe/cPLLvLvSd03Qnlx
rghsKrxuSyWiBByUHyPFvyuwfpq55Uun0fK3r4Mmz1aWl1bLmAfy56KyhXbjTuC7Xq828I1nUuhG
wYp0TFtnz/3psTZFozuv6393xK7FLsZQHgv9jK+cdi6EgUPzv3xd32rj9Kj451nt5GiFD8/gBMZ0
cWOU5BkJgC1vvnGb+/2syY6aTy9/ImUdpy+QQIn6pzDWe1cg8oGSOMOZPxL5bXAmulTWzr6soCoQ
UU+ptMtsmUJbtf6E2I6zg080sk/Fa0S7s8WYJR3cvJrpf0/gVEB3fqpavE+ykUFEFIdlqDwG8gHe
btMBQSV2rlEBmxGx9o+wKXy5rzYRkPkl9SU8aF2sz1tJBApPwyyhmpFrz0NzRumNGc8GdALedFAm
Pasd/Kl175BHm7O0ivYCpJutHZxukrbzy+KcNWxEJSPdwKtoS5z8MEQrNMb9z0dlDLB5Ma8lsDXV
LA468q+ADDAqQBvUBx3sDgXKhPNz8DhhQtrPb4V0i1frrI7rHMb93f+qQ789uEXrOu9Ibj6PSpSI
4gunTVe/37BXSNhGnFtzFEpHpnpeCAn04YJMtwXDuNzEdkWLtrRZ/rmueGVZGDTTfnSjWMc3rLRZ
tcisBcly8PQiqWSyOfYDoljJdtg1X0cEjAooWao+VwdFrmtERsrdPG2wrpnQp5Z9YF9PUuaH/Obs
Qo2mI+cV9fzaG18uf3K7GaAcutuOq6DJc/ciy+qpEBNqnlA4n8RBz2N3fG/c2LO4Xl4GshxaMr6v
2kZQnOik1s2TCxYv0Ra8ZiU+kOg2yu+7MXE4lzGqpFN3N8w+67Pj5iPO24eXJlH+nnp0xmHmSolh
Rs0GzM5elbpLCEaMuC5C4graW6xm6Qz4IWr6tA+C3KvZxPnawEnV0LhXfwcRnxiNCpKOSDIeWpdn
63d5koOophU5lbJqr/C/t2AO54ZLzWlZleFmqNckhPzGdPQqQZPwm+LDkfrvOnnYvll5SDgdvbW0
Z7bSNHcL+6TpIK5a9zLBC2lLeuKoIx4bLqjbtqCK+VlwAhVPvavtp1l47Q6+TJr6eMJkM9m4G4vy
Yuv+LHsFb6C/og8mexUmAj22GOMQKDAKBS9phLSqzeMYuCjSLcdObaEQC4mKjPGBd0g0CcOyII/0
sewv+rjtG0VtoVO8xHdrL9VJ+7duOjPpCwHV4dhRksMc2ftYDj6oSWDU9dj6Aki4F6K2+/wAcwpS
y3vYMBiHcmws3zYUaW4YtkNMpv052hFhY12F/rQuuv7tcLZB4K+7Tt/Ihudx9wLP7t1bTlsn/1oG
LCwe69UabteSg9ilmtrTBfc848tJ+yODvMCHhg4CRs9QSMwxEl2r8xip+2bnT4qqVukF3dw1Y46z
z2arkno1xx4CwVNmeDTucXPG/ro3Qzrsnw27PqE/ycCvHBf9SaPHT7xTaQpXULH+00jx6KnKH7a4
I6tdxF7lRb5Ky7JV2V9vL1gyDzNuP8Jnkf6IrMSLNwvli7YB9EZvl2xmycN4AT1QHZpMt4i46J6d
73hwMCbDkvx5wutuUgERanlXcAXnb3wLVzZsYjRokfDgcb63y8OAvHXsE/qesf9Xx+795TsN56io
P0EfRQ2aEQ6Wt3TgDHyrtpYGuMdopmT5MG3dLxaIyzPH1AWuSxzEUjDnsz4y8yQoYCJ7tBS15i4t
CzAMtZzedG5hWs4YvNMXDZ23z3GPnzUDZdONg7ykI5Y1fykj9uDdHDvwd8ilnzN01NDRaifjuU8c
/UkdCQGM5O2g5HrwBbO0un/18dxevCp5RZMeMNUn1BO0l/J6/Bg+wsB58LnOPLk5IGytR4xBgFDs
LHpLgB+ktGpY9xaj8SbFKlcn9PY9Ei8g7ygdpvvr/tYEPyCSSJErlnG7bPsDyCfDqcsz9Y1k1AyG
U/n3KAmsWKP3kwQBGsAPIQKicv1PxS0GlS2sF0A0J3wc9Dx8HyBcxCCIVMN87IIqFUhE8R3x8uWe
+bQ8RMIV26Bcd1EvAoRseoDyS84CmcQw04fMm8y8C3wqVkk3iw7c6cIPFQBkZr3sWdENnHeJ7OG3
DGzK9fRgFyx1t8SZsJb1p991pau88twdPyTbPNqAdEXvmI6FOL+A+KtO+c7DGfLGMwaPouYB9uZJ
dgWvqojCA/iZwHnwtrfkK70sjsXULMvmBXryM04g0jOEyXQT/F5bS1YBpHNpxtsZfnoFoqh/bnL1
woJe2FD6zqxYVG72O96xYnW9TN81yQf5aqTT37wzSrlpcmhb7lBLPY9uQgEW0Jk7gp24wfKpBuem
8jq6CvGypgygj0WhnY4895i9v5mpbAJK5WnaZ0r8cKJljJf0T9kexKwTUBKJqWI+pHy9UXl991QW
8vecF347UtUBbTDJPF/gEs/Rij/Nn+jOV2SY4H8UjDfUavt+93U1Abl8fUncBay5XMvE4zFVIzHh
ECNRgKA85kRYt8aZow3Za67PHLMye9WqgCnphA0x76JL/wFWTOk6CkWajt/gPKaXF9zFHdnSoDAX
NmZNy5VYpHLV0emFRufcPWawa2KUYgnCEIRRGQNB+YHZh54lZAx4b9XDNMWoUCCfB8Z+86SCvbih
9+Rva5U98cG6wcbWmoQAsidwuFCjHK0IXPA08vyRgQAMfc4yFQCQrg8Arl4+wP36L+puxXlaVtCk
IrG3Rfj2h/qhc403AR0uX0Gd5c2vGZS9LrkeeKBNpV6wewo1KXWUvNKT9Epe3GHJXxShGztsjwjM
qfwEUIUtzRLNBu5NXS5MzE2tUG/VZjn0qYDP4UVQZjQd6pn4KzTt9ctcyD/sERFA81+7OIz630bu
L4+nFS40IZpAWM8AOrWUz1V4u51xLDBuhWxChjCjxms9WENt6q817t4LR8/UO6E3n7Vs7vK0TSNJ
H9kf/lcTq9RotG2W8D/I3SYS8d1PctRnzxtC5ol3o6p/qi3WIrY2S7HJM2CYnOnCTmW0oCKI7I6+
fRYYvivpuZ8W5ytw0EW2Re/bFjHF4uy6VmiIgdLLlfCoHhUXUTzQAS17NDokMyXxDwgqJqE0XEtw
2YQF2DyBzCAmbWQFyy/e3lcnTLos33hW/6QAirLoiuq2wh45IS541DdPmhgaol/S5K0ht6vPAtcp
WjJhw1fAaj/xGXpF3dIJWK2fcmBiHsPhNYdfcICL3tGxNgH1p3vKMezmXRaTbf9KB5rlGNpXOM6l
QqMN9vK1YxWuUytht2RyUs+VhZP822Z3h5+TtVS4gtDLdxt3t/Zxb8yYRYJWsbbO+233uQbi45VO
MG2Ox+gp/CKOPY5uyPvxQj18W3+qzFBRWHfIQ7KUNpJp147+yTIBLneS1KWAVIaoSjVG9Y96XQfm
GTzo9xcL8b+z7NMPoD4jG80p3C3a/Elepy4SSD1Uf22M1yApagGqh9cQyXYhwWBK8ocYXRnuGGy6
JBN3kKn1fc7x+/rWEHXLkjA0ZzVSiWowE0Q+jUQGVlci2s5XqstDNuBAW+28LHyPGr9dD5+wQ9ht
xufWi70OBKIBBGDRgYLBRqZW8Z9qFpRH7igWxkSDBf3b+zqRl9WYj8j4OF47f4Rx+Kll+La3nDrC
sUGwCPu/BnPqAKsOe7EpLNhWNj38EjHbCfYADUOt2lAheIJdfPIMKtcWC+9ef7xigeueexO5KkF9
Yv+X6QxmtCEk5FFMWrXseXMzVBEcn1aU/DrMtgYtWpCR1gSu/hBBb4ydvV8BxbMU7sJXmTo8Y84h
IrQKe8ZiY5HsaFbUh0sKNyQM1+rXpkiA/gRNLVN9wdn/XdkcfPETObtLQaBxSILtF+tlC7UrTECQ
2jkBhODvDbjU9YaZ2SmVVmYNGmSEcSBmuYYJBuKho9Uiqkfje5AvGTaZvp+pv15H0MuWKis+VmSP
N81twWnJOxcu2oxdUaAAoc3SEHFAJ70kmCqb0O80DfCcTMhCWuMTthtMM5Vw5m3kb9UYhcI4UGMU
NiPSFK+ACkXVaxf6goSZbCiO+nGiefog0FLNkJ0a93duxFF959u0xGp8QAAADvz5atVQSIF+mZxK
7Av/oCCFS4/O7FwWDTRHuZctZf5lzR/yuzetA6seNw7cfZHWpgp4Z0MrFbA3g2L22ouNFu5i2bRo
5XzELMkkj6mpZ9d0MNXdYf4jACZyAGrxGX+gTzDqhEpJGXhAk5+MFIfMaFGgwe4X1iHjso6m0Ktw
9yKxgBOTI2RwFem1JdREmk4JrcyIEtpXXmQOQ3vgorPgqoe3YpsxVyKCsfnb+rY6N+Ik0bM/fVrN
p2BjXgjPt3aRYdhUh7R5I604n45bqlXqPHfnRdK/wu+IZoWOUxLC8+YzlsbXZzeVgSV/DgMJotQp
q+4b04LXzjapmC2fYZgSoA/wo6SN3heems7GFv06FTi7ycRzhDhkCAzKLL+h64g7vcmzKmOMaQoE
klRFPl6mPGsu5DyQfwmvHzJ9SMpupUbdzRR3Ws1leOvSh0jfS3Fe8n8fvHhRuFBD7Ez6cIS7cU02
4ItcDyGXsIkyBARENwhlYh7vWmbkcpk4dPsu6rodgoWf23OwypjYeos++0ERdeyQLQn1O7AC827J
VXhqHIEEiCIRQx4lxMWKZ4CCNxxpZgsUAbK57yHlDKIebiKi503dEMQIrVtvWRtPKFjqE7FoX9jK
Od9PoU4hX470j+4TsPf5YS123vq58+RuyGm8sLee6jDKIFyvakJtd9jFIbTGxRG4luLU/U9otMiw
nGM8QtozfExv+mjLpxw6BPBbySj7h5VV9FLA6IQz23DPgFLOuCuuqrBy1s8nt6P9trFweewULLZq
VN/1LZVDtT4Wu4crnVUPcqXZ7SOh8qGCcuKNa4bEm6Gna2nhKqeFPJeEVV7eHBctfte3/e8wp00l
gCxC4EmOPoA2sL1vUJqygtOZJhzZ2vTu2jgpY6GMQeFK/2e60ZSjHT3ekUnE2n5POvBLdJvP2u5F
VLqg5YC1ATiuxXC45nc1mDgN/t+LsO45mcueXPJNxKSr/28GpOunSanif1DLwKG2Zv3UIdnEkpse
usjovj+WP55xr+vC+dPMFeDjnxRHMv62JiFvqsxeeJk1gxN4xadDPUftOJD5/TugSsuAl85o0kyP
iedSHNmfouDTIhfk9SXxkT+aLqIb5vkAjEbOe462Vw5yDt4vIIwVOr0bGZV6vbetcRWTTvd/Afly
4G8NYNTaj2cQjJWKpuD1dKhfgUCPR6WcmKwIJ3wN2XqljI6Yi2g3XAYqqNcd2B7suZqJqBLUq2kN
cUX9duqjloOH373xYFB/Q+/Wj6sylc+kZSAuSF6mRa2mXJD8udezcZdGFrdHPDkDm7fLXdX2eLRf
vPuOLrljRMtDThsEP5YwWWOiv9pB89jut0JmPALLTWbx1GVtJorg7d1kMNu5sTjAIxSPcowQFOUh
2jsam69ievxDlECnGX040DfIgDsog8LyZqYLwhXV0t3gHEpVUMTAkzbgRJIFd7u2HjxRSqLj7+Lu
LunxnX0UkpU+fvNBfskQvA0uNqqtmvLMjWYp7s/9VUqzLr5TMqYKfvUUDQFDRSK8K3D98QHrMz+B
4dAV4lNtW1CYqqPGJG4flPEOM3SVkLBbcT8CBWnnpXDcF5dRBCV656hwdTamViStsq6sqVTzeTDq
TtCNXSFOcVFyaaUIXQ37m8EfpFk7s1HAZUJ5K9wxS5Z/Ki0Ce15j6vhapJVXtX6trI4ZBLbTKvhV
0Bt3unGBH2JPOZOQaJjdMRPRuA6+WaG3djM1MBep77wqQxAN3905F0K7MVNCbLUfL/CW5ju0PxEe
SnC7g1HSRJMd0v/H3qEmr6uJ/VPuZZLyzIOKAFs2BrxMvLY8hyB/ERiJ2v+KFoIlUHOpi3VrfjPs
uicGi51l+b8YBl481cUPAV9+bkd7ZD+/7h5oDzIlrGlOG1oXhUq7aL0eVS6Gu3ZGMANYHiImhRHh
9/SToHlvmj/eSyMmHmLC0+XqMHYDUJF/+hI3tFL3rlaObkrwpHmgSrmFY55GGNWtlUhClAsInBte
YgzZlEDNU8BkiUlzDPeWBWFqAjbyrRrPeY/WTemU6P8/voVa3iXiXu/VqSJC90y6gmHXDtnggAMe
hQr5nPpA++ms+QaK15ITriv8wzQ6bm25RaadMwwZfrTNQSwNKlC0wXmfjhhLK4EF7z40NIn4Us2c
nbxuAYRzBfUKYwnNXZTlW7fvGC1Wqf/MuUVBYtZ3SMW7O44nVmWIIs39iNHR+1JAwkCCveIsOvcu
TdBT6BOvDeB41RMLtoHleNoRl4U+KJgL9YcCpAXzwTCQmtv91e1b2D/YYYt7diTRRzjcZW6eyQ0c
mu7jX37yDFuFgzggud2hjTRzNCyRSg+WvwDpmwZc+mSagnW6K+5eJxBeQP2BrotyX4gfZjbUESNy
CiMj9jf8q3MK0FbQ+wF8Tmp876Onasrfp0OikZWJApNoWJlwxVHvoyG/bnndF183OWEVmPl4rDQc
1fUUIlyGXvrq55f3p0dATusyWPzmSPw24j9N3MWo5gdNcK12NO7FIEE0/RY/9jcHko1PZee8qcLv
MmyyTy9vvGa140dU+mtzyz8NLJ4dDlY/MVgLX/e3r5jAoBtDwRs2HyNrBt1uNJkIzIGrWeZ60/XN
pN+V5YBtfVOljjg0vVNJ49hA6IeWOzfsr6P34c5JEST5BYh4GWJa3AhV19DaarHv0h8vS9RIoNoF
lpITXrk2XuKrijVEXpIRaOxQTvfbhJRvvOD07RAvA2L0ANUbxIf7QgVs4UtV4Trsq8qlFLZg/3Ca
0ngvZubL6IoygM94RcpDIm2rIVcxjsXSAvRQBuJocUcxFAbTfyy9+sta8nIHgIehDN6IarEu2qkn
KxnYGHmicVmcC/YU9hj7mimOVS/a4eEcDKiB+pHxh9chBcC/gCh0CRIJdORdkqZCXEldsbD2it/n
F8s6axanKZhg0leJbsDlqcUSImMr5mnokJaqXADeqsR0aFYQTJCRkxFym9QjVdBGiYKcgdxq7GoX
NRZ88OQajrB83wwU1GevBQJNyOgXBj5o/pPdG7i2iKHAwjTe8kkEczOMNNdooOiCu9yIAxQMlnvk
r3wsx41ScVPBdPiKXZvnu8SuUOjD4p63KvQloTX/PU7jXUH1SpT56wuP1scXbYdrw4puD/P0VsRX
JAsXSO3M5aVRDViYlDDkpjfAqW1eHijCexoxXa50qWYJOn56NQJTM3lcp0AANKLZJZxIgd7z3I+X
EX9eSN0ZZ+vdgTGImZS5KF48skAd75RK5zEuMJmn2KJugz1D0g63bIBoUmkxGNS7QDLuwbEGkxfF
hzet0/r6vmJe24yXRlxbuJlRB2BVFp4fkuTE00iGYpkMXwiDaR7SFKi1/8oKBdsum77w2lY5hQQX
tzh3eed+Zlcj687qSYVi8gj4KHm/lp+7d2ictgSBEbMildBX1bWRG9qW2JmKb9m7kSIiXfcxmNgq
48Tdq1I7pPC8gISznkUpvO8n9r4ftzNyt4d250MDqo8lA8U7mqoq5KAGxhXt2WDGkmZssBioZTyU
y9l/228ihvaEUfUsgZsEm41aOImNa46du1kwQ3paF5rsGrpz5+RfEUsAlFru+qDnHXutN34XbVv1
qP1mm/75qsKw6HxD/YRBDya3KFRCsJ5Oy0hHxz1Onsfcu63Ulyqo9VmRiLoONpiMVR05Bvv8+5uw
peH99AXLAwvhif6Lov+Tf1OL2isJn0I0e/rMM9E20pUOIWSNDN30HGZOVhdUnPH+e3W4Z6OegmEo
mZJGB9Jbk0LmWqSjkgIkMr3/CtlTsNSwGs2baNpGqiP8h/jYORRjqlBrY66QXrnDzxwr+ZgHcrgi
kfuh4NoGSsvS68kiSDBAvAR8zJ7LS2YoxVcz0Ty67lJZF+HVvdq0sJG55QHWuJBFcLiQ+mL8hWVf
D6PmJwdumfqzmwAaiYEO8f8R7VOKlWDUsYY7cgR0KqW4hF+lyvxoPUQcRd8hxh5epnzrMMOpni8W
hkyki9GoJIGaWVZ5XYow5RWUawp9g5tkptRHX2hf6FvcjRrQ7/mANxlkPer1wa8NgB4PTsCCHX19
IA27u0qVuPntZ/vBm2vki7vEr1qox4escuGL33RTBH6ZfMF7NhJECAjJdDMsZa5CKpfbujF7ekcE
AGqnonSkMCPrkLog/alRpYAAB/ZE0GYkdFMuAqnORL71fc94O3z3U3hCKmyp4jsYpLWebWHY1Djl
pmakkuXa++ehUMjlaGPyVXdqNk9nSwYWxiauNHe/8+1K8PooPpWo0n066WB4mOmn3MFTpfBM6neW
3sYl0BdlY00QFvTF5b3PIC1cFP6I69cB52TH5X/4W6/md2SZ4Ig83CnF3NoIENsUyOZIjzRWRbNu
Ts+KTOAMlxXQd8/jBlSTe1RymwV09NrOlagS66nkzKCAKAHf7JK2r4PhzcSIXf6O61nm9XHjFsEY
xNjtqSHKWc3MT8q/somLOAQjib2d1M9OYZq+zQNOjff6kpgsegLaKFZzlDNPnRuTl7OpMqXYPXRp
mfxBGlf+WQSpCdASBKRtjl0fugcZp5wHu4zdfuun1EwlK4VT/S4Emlks1U0yJoLFXpR7gf2CZWHB
h4Iy+UJf9b0teKUhrPbCt3eHf46KaUTbw2XauF5Fh5xZ7lOGXJlZv6uLbHeHPH9uLRNyIijNhpLV
UiSMHPLzcXGAqZO7Ag1Bxr8bFHMefJQLNwXvDCRk40U5t+Y5c37x7W51ynPYfAJAJyXYYxF4kT0E
j55yW56yFHQ3YRAoN4DXzqatO3ltAANdKliCktrDJDxTl85YklYaolMRv6glre84ynboxdhM7Eum
ci44/Ty0TKICYzNVhNMRIYKbJslzCWTqlWWnu4dRQFEg4DIo5tB+tZzSQ/xbb4jPHCZLi31C+m0/
SxFwZB7LDwYxpC2fvZdVzhGHj4OPc1clOxir65qCz7poJrHJF3Y7HRglN2DLxMxuS9iku5P2TvXy
2NJKpS09tRtw20Xv1sOy2bp/TDayo2Juj0AHoCX2xi6Dk+iU6ut7yUvZFvw2XAPgdOC5t7TxxQ4I
fzhia81dp3ED6jwIk2jurE4Eh0HS1pbDX5DAZ8R3kDlXrrFMcxWZY0YvXIX8WpOLPGKAuQQkpZv6
iafFle5pHEti6KXS/aDNOKNWpcE8mLULz+VDcEtvR2XnCz+tuLNHkxUfToAQgPC+4gQEvWHyz+41
1wHoK6cOkYuZngNq0ILql197ZElsy0RngoUUqaJIfA7zX6Oi7FoPVABd/5eV7TlRHyYDXN4QwTEb
v2JWE8FAvesCcdg7bzo/B9C9qixtZRksyxP53iq2o3jJD29GmpGYDEn+sfxOOl8+2ArkAYo2v5L+
oNPjbp35oeJRqm1thI6uL1M9CGS71yHjrUtUpHnvb8TJ7/VML+/rjuP9HruPw/0I9MsViU4gFQq1
eNW2t9oxEleLV2xJpoKip5jU12StL1pqeFZd1u3q2EeiW6GS0ka3pNls0+zRFIss9bwL1MQr2k4g
0FHCkoY4f8gkbjirBDAu2Lxot6gvlm1Miy1boX7kzDF5zvuh6TYaDSnWRCbe36VwpERpFZR+zg8+
hmizpEHAEYwEqDlLilnHNHt3VdZSegPfITd/1PMGS9WE+1R/01mBvaoUN6MnMeAx7GgUJUIbCmWC
GqVw529L8YM2GRRuLZZjF090ryLcEj8hieGoCptrqL4nWK9FwmEXbT4BXwQUqUSDgwCAngzBm/ft
6krKqXgoMbleljchTUt0bEG5YMmrBu+pkLudXrXO+kMbneJAwcDfYXqlDJYZzPMgaNZNMH1iwaGC
jJ10TwDxQOAPdoeOkQ/hk8NRieBm95kb3S3J56DiBf7lOSFJ/un3HzjxEZwmcMAJkdBWzsk1M0J9
Z7H0OHgNG6oUiH98fH+BQLe/Zq/F3jM5jatqlMA3/xrzBoKD7ygSM6oaOySb9tU1L/xLMFj/ajUS
trzoF1herrHji482xieQwD2RZ/LOvkEjXh65bhuB/d0h//h8kpBoufIR5GBUQs9TIBjo5yaGkNAm
+UhQGSNUvAxPxB+s6bjotPm9SNalNb6N0I2goQonJh4LuNp2fzHSK2FjgLEgWpmVr17+9DYvkdUz
XJJVQC8sCbAQmDcMOFzPODmNL25kfZZR1SqCdhIqEhw44Psy2j9n5yAwCijZrKCpdzgvmUzNfWjh
uE1Q/3l2zOW5tfyEESAbVeJWvGKuqttYkFBfe+EAOLKmFBkWqJUtoL+4U3CfW/2HVFA+gmPFvItN
dBl8yJVRmigjsBk9T7r8emFf0sz+Cm9ffyz0Kc2IKNpZc3c3oKvCADddqnR5PRuPNh/RyYNtfrzU
Dgt6bzEL3qd/zrKrbGqHJfs2edV/Pve+i+ltxcfucvBiA7FMxC3tuuahCZ1HXOr2OHidTkV5Dau0
XMrdzOSZyLfBAaEhzLQ2s8IcmuIjxEpt9SCgIspIuuVG57OQjy4adEqE4QE5obvp4+hTRQoNmqkx
jBbFrqJZZLV+N8yHahprFP8O9srUtrkukoGiczzNm/vw1HOrBONb2jKINPixkqGlgiWEj3GnQ9Hx
ZGgxSusz7B31g9YXEvTjNyN/idr2IJ/Tuxbg+8oZHKJ7A9VxbAw0gTmJ/1ctk4pSJUX4ANb5vwz8
npE5xHw72xMMpTbnRFdHTsLT/jH24CqNHyGIzbEgxSWjeP1Rf+uImap4olg8l8VZz0Mye0bWPlPY
pAGbcSJIbG9BnHO5d2JdmqxgpiNN+R+cx2SZSyjWnL1xNbAt0mtV8e4JlyChwUmU4dIKYdObe2Go
QjSAUz7dy9jO5wB+b79dOhrlu8WoHkghvEna+qSVrccZhZ7fwzXgMMIQHpL98t36tfToFe+HwnaC
XH+QyQwK3zrU4UVlNuo/W/pzl9as2ZAXRzXE57J+dwfrVuCwLFh6mok3jhlgyq9V4yj0YSpsOlhx
td717hEOO6UwnKs2RZ5TKYi5yIbYBGGZ6/vCD50gvfVg9RkXvdScudGHhugTJ+PBfMAJ6Z4Zi22Y
kEyjarw/2W5Jn8yqVJY3LIXEuNgm5lw+H7IRKMDN4iIPAg0eVVzTmwrWUyWvBOwQrJjsICrmIxAc
Rx9wz8O6HKNnSm5zafD4jecNNwvtc70HeT2KCYOmE9vnW/QC/gljUhWD5+7UlQKRn6cmE9Hq/X6l
d224ROMShaUxYv15CxwuIGkXLLXJ9VrfxvXefsnynrDBYdryIf11xmwqALuRbF3wAdeJLMCWq8bP
T7gxfKBB/4yyr6odlJDQ1oujIw8Cl7lN2PP0KLEeGwYaQkZQJQmF6SuvOc/p+7ZhwFVCS+XmByR5
ouNhpc3v9qwCW4gPyGNGVk3XAYuOhtUTjlHX3JUTuT9RHxt3P5cIU4lT7rsufVlnLUftyy5UAzA+
Y8tD2w4e6id/xeEYsHyfEtqJgoxmMqGKNzpNy36eMyQVCc0IgXr3YbX5N9YNb3JRGvLLIThbfTVO
ldg/0fw6KdyfhW0wveexZhCofftJmnF2mU6+GHBN4Gzquhlpz0ffTh6frKRDRO0lCCrbz1Iwv7r8
oqoWBMsbV5e/SALWiclck7COq/wJAMD5oscvsBJtb9ieUnYDva623stHtOXTv2074+O3jZ4EvQI2
ZqcXe7ce/WrUTk5AEX9EX7Ab0/dKyPy7iT7RXYQHtI8kpYekOHtg8sixtgMH/BDVFAPUTDjCUxbK
cKf9FiO7J9JeFxpMv5dFyYEYE25Ni+xLNdPbnOCMLE+6wKV+CR25I53LGGDyaQNSePIz9TWii8Pk
+UBKLif1v2E7MNJRW+gJy/r+4ARZFKJwddVcRP4kdXX5WJE205BdY7qtYWaMoCKm1YRzhJ5jemcC
oUWMfA+YekKcDtMv9wx+hSjExHQ71pI5QBCZeJSgQpLz+sZwGeJGEZmmbtZXj3h/zrD7/kMWYsi2
6HU9Vj8J1H9dxmDCbdHDL9KyN8IuGsiZDaVgvywgIvQP9zgfBAVmMn0kVxBzzHNshp1wXHKAUtSE
TGIvJNHWe72BK4J3WUXZBvh5SlbTpByS8B9Bg62decHiphxn0fbFpQOjyM0wWg+cbKXamLJiZR5k
RcFLtmn21ZaNX19xypP6M6A6ResATK0gu28d7wvz/MZADSLjCeS09EkuB18dZ467HszqSTZH+2iF
IK4NlR1uzDfVTuz32f/1+0L1EaAG4Mta4JH3p2rbZfhB2hsGGkhT7CRAuxGonFJKFURihbWwsx6J
Ed8VrfPcynFjCS5YipddiCFbfYiFE4rURkv1FZABPoQ05XGUIK5FVIu8W34ileo1tH44tddL+Zbp
w/vduQUDkQCbP7CO7mG8MIaDB86F/dy8wkEmiOLVG3KWo8kVtJWYUyE149oBA/KgkJEoqqJh+Tbc
XeqrAo2Oa/1KRv99cjCK1pkHnQALLtNp+GztA9siXZaGZiP0cbXnOl637aWWubm0i5Itn+USnfFQ
NxvqMWcpBBxL8qHp0V1njG6hqC2Ozuldj+Mu5vclmEby1GgjfBPJeoCRcFw4UE6klU1IMey4oFdY
B84gHZ50UbQEA+qxrJuHekTzXToD0Ikku7CtwvavmE0MZoJgBW70ryzZb2yDI3WIJYsAJ42RndXb
C2mmkbmSBGc4sI2MVL525POh5NmH9XtKpjV5WCqDqrP1t5plE2PdH2spTT1ALWUE8ys9tXgJ/EnN
ZtItONdLhCToyPJAoKhEzHcl5wbP2wYD5/zENnfhrcNegXv+OljqiZpo2K0M18QK1+kguTjnIS6D
ovrF2wbZ9HBg8nbPQ8Fa+DN7sJJCoLZQkWItYRctKIXSlNE+iKn0OAQxPKygSLMlyC+qDYPm07O7
rjfTER1AhzIWijqOxPt58RvvviWQVFhX3EPvhAI4ExoFMpx50OzxTj/c8pRw1qc0/DeYkCKdsTim
2QPaMLvUOR9SBC1qIW2EWuyL5e3O5YoJvVZcerdQijQ5c1clBp/lpvrPOOLTuQ+MbmSV8E12hAAd
zZtWeDeeLM6o3Oepv7UeL3buPKwQ0iWehZ756MFwJl0FqRgpdlBrrI6IgO8YevGmFkmM8nlulr3j
GGk1l/QSkXfr9apro57+ONmMBNadHL6xs3eKhVZvVxTii0Z0SxZEGx8uirlEH2QOdh7ixteeTyED
fvXsOnuCFcoCj9eEvdhl74NHdRntvfv34M7guKfNC1brCCfrHXQxzlX1bNLs+MliNIgbzs0AHj2t
aT+MvbG/P5rTXr0wu6F5hJCARFtebfUsxHXmh+n6F/hRkHjij/BLyOq7qzTj54HFSTZkMOBFv7cj
3CEv3eeYci62Yx+hYa2V9adHXIWdd9bNKqoFMtWP83hZkfixgWhrducKyjNlEoqvPVvhVgXr9Mai
WT+TUD8sX8mf1wlT+cIc3weuojI5SmVL2Poh3LGqyUaTVPwsTxfvg3FjnWYJDvaj4h2vw1mFWYil
LhrKA5Lh/Y05zd03ynuLgc9m2bxpiaKEb7Ny2Rc+nCgBfYjIeQW14fqy/E+XvRXI72kuqmmts5HQ
L1VjNe4oCC6A/HKP/bmrUK8Gos+f8KFyA3n1q/0zjQe1Eq12wXQGv8TCzRcOKRMuBRwf5sCM4q6N
Rm/66Pf59fD483hCrGlSusWzFlLporil4WNf4H45IgerK/HYWebWT0I8rZPYHNpsDf/Y0Apnxj7T
IUNfoqA1WNPtR7wUn8I3MATjJxhALf0pGumpc9yLX2hmY8EnGay1FmpARO3Djd7GdABgf8EuMLbg
j/SheDURPFAuajkTRr/T6H8QNthqZR4DzCs/SNUwCno0Kv/fKt/xp63/p/cjzx7Vr0aDu2WX/Hyr
8bqsCoTepDZ50ZQ1x9IR9Ahfcnseo/O+8CcOu3dj9bxMhHea6ozY6G9CAJ/4MAfTqzyBVUMh5uuk
B/GByOtGIt3bhJSijnRYqsqpiX4RiUlhMR7HbgDU27EIydDqOXd8Ljeja5zAFhZqJdOAN2qOCvlO
Cf9c7vPoPRHJhiipGZgbt5ws4EcN3X6EnwNH/rGkeCRg8azZoZwqfw+kwzoXpOFla/WTD8IV9a0K
cji7LMzPVaTOPi4B+7nlpmQ6RwnXmOUrkM5eAmu89z2sMZeg/24v1Mh6kllxOA2A0KiYhAHfRRZa
hGXAdHrgcif7y9UTBkLTPiFrRW/2fbjTVnM7vx8FVBkqJ0bczFDKdFdzA43ticuGYElEr8NmNq4F
KtDrdrJ9ss8l1EfFdtqoZxQT26bK9Kr59Y4mBIBuHv4Lp0QSBsyqbaTR+EaVTU+ZZVm7AknxN1ST
J5ym800H3lRH7Cs5zH2jlOg/G49EqxxPkD2F/Fhd0YlTtxCGqRTVJck4vzrNZo999miBmh44VM7/
kqk0P0V24a/NpCgeueNPWXGjwICmm0Lx+4hYIqrZg84WTZOOxeEJctUItLOvZ8v4y0mftO9DgXlZ
wEQiPQ8KspzX02nIPAYhUpNQnDLcF8Q8oxjNeSQqghFkloDVIjQuvFet6T4xjL1HepiLaCKVZsT4
8QB5H6EJpV6tAGveUnKaTfHWWbODxa4nE2XBZZTfcPUI08m6daKVsqTMaVUHgWZamLnmlUWOeGbE
Wfg1TdAK3bhX7FXpLOUqx2UrOMJwhozC4iDHtdapSan0I78jPaDEc/0qstX+poUvr4roSMLXXtEA
h3jzUdjM2RY2abwEi56fnQEfKv5yArvohIMLOOs5GVVib9rFYk7WKBADqZnSvVp2H8uQ7ous17VT
J5HqtE7BJbX1KuoZQLaDKZPkhLz6Ni7PRkok5UZqQbgN9gaqKcAmurI085VDh92putr6kHVrvKmP
oox6ZDvIsd70AhkGDwQ096kMYZ3jn6iwajjAmcirNv9j3L2GXtoxR9/25zi/BskWvixB3GgQGqgO
qOXIfVN30hl+p0wXDEZ2UOevmdS4/GeY2F9TCUI2K49Ury0L1scEYug7jw1sTPEJYt/k1PveKV2j
IU9fkM/Fz+Ii7Y+jsNWjINo/dTSyMJMyx0tuxAmfCZs+RBinhSQeVRSphhZV4PZ6EvkyU6MbZ3S+
1SErBEIUDWo9by/sg/orXJkbnYBpqGKXai9LNeme6JWzY7bocqA/IM4nCCiOLthBYDuh2ZyIhckr
FKmYJtdETNaJk7HTIJyUPkdUNB9BCers03BKq4OleZFMgmJiKpIdJz19yR7/7+d8eEPn0nzrVmB6
pk8yv4v6v6OyAeeoBXzWNUtAdswRWr+i9qmgRUyDylk7eYQy+HdQ3QyHWs0LYlu/to1mVZyAXDHW
zN+Pg3j4Fzw5ONGZ8csXBPjYGBGZRXG5S9Kshmc9tya3Gcslnj61xCGWKXUtJCCL/jzrDujCl66x
i+seD4xldmfLqmQrhSMpwPB/KgGli2a+YD4HdSoWCrRNtlTW7OZo8+rcrpGxkyIw/3UkXCGN6O2X
35dsgHeecFNopgl48BYnRmQNMTbsgbpWi6G7NTyDSgP1dqCtY2dpIlYXpZNUT1ShjNryIq7dJyAb
qfV13WGqdTvukONJxFLkdJEKS2Xtj4i1lpAYe1tSs+QPhdLhvLTCMAnHxsal0tQxfVdjy6T67Lck
OjvS8lulhmf8ViTyOfOSFbyDJledb9TnvCkGY6Iq5ZPsmYoa6dDORk/ADDyure4JCNQ5ItG9Zb7n
/kbKjo54rqQ9cEAvdqn5yRNk7EGkx02x9gvPu6oZ0nZjMs9LY1GAAsk6pYuXerV5/4IOJpuutmLl
e6PtnGeteo7r3q51OI5r3Vx3DDQ+jtW1ep6celmb+pz42SYNkV8FzXqhaynW3bsahnjB+1PFMwxN
FDkfBnqspmj3PQbMKb6RM9RrryAzRVHR5dm7tszsrAHpkxNju8cclizk94LJlcNBy6DSD4pyxr0g
Xp7T3dtsJmfGW/tDfKokXCHrjHzY+wngcqTKDwdtxNirPgr82km197Dg29jyOPhca6hPnxdWbSZV
iwp/awF6AE6OO4GEDbm3OtMqxL6YpJHakwj5Prpqz+vGsSMTfD38pEIg/zgsJJ4+/1U06IdkT9s9
tjB5yMduAUeynap6dAwsaYtzrMiyvwHuoR2G6Wz32+20IMa61ygyxVawpbYC6GbCpG5MluTPS0Wc
L6BUA4UPFzr/otXvqIOoczzdYJi1RlahR6vM+Ub5P8KRdChApsktjCCTNldo5t80iyiMBcD36oHG
7uBsq6tyI0oVxLwkUEWtseElPdb5v8zU6H8aDIvbP0INxcJ9UFJBkyFEX2GFu3+ojxezR13SZ5Fu
euEWD64Rkxt/UG2XdDtQr+giwESrTmd+jcASgCjHddVpYY7XIUhmGziNNG8H+MADYRL/+maTLu+/
rF0nnxF2PT8zu1dAWMSwcFsCtWPNfiDg0KA6KyJ5VPvBmmzW0qxJOsqsqQbbD5KM+4T/JS4pXHiI
8tTkDM1zNEr+Pnx3dN4L9Bjmbe4uH9+VdR2f8YtS4TXD04fvO15wKAmrF9VLWDftylnxd5xTM00e
nKcKKEThJ0pWZs1Es/1rNd+njVj0jdO1xPb2I5jGZD5WytyjZylUZsKSCjdU52hUTVL7tJzRiOjd
Iexiamp9OsCjBLpwfDdHseU+AzvZQx92QPJdrVHeZLzscgIm+tngacJvVCtHZxdVALbAQJqaXxzg
KoiZ/MAhCQ2usMyqLa2MggZ8Csm/OnEpmiShkA6xH519ujo5zaTQ/7HpWRhyClIJhCwWTaAD1FBa
Pz2onz5aCZnTt2vDxtXITQK7UN54kNvyw9HeSTuZ6THGHzExByxBfiaKZ9Il4dL4r8ELQ3hg7s3K
zc52DQCdkx5y2KHkQsLFWimlLJKcWFdyYnNPi4y+ZubOtaw1+8IdhFjo6ztwJ7Azooh3cYx/9jKh
j2q3SDGguMCUw4TlxKRsl2Sinb4K2YjJbPTqwru6t4FsRE6uc5NhK1lmOc1LFV8oFEizL17HZq6I
i+qyVkdhc5UgiiVM1rwEVSSzZA+OFezEQ5lFC+3kS9jyq9dvUuz55LJGZDvt3a1RV0wXGJRWeYYi
sxFWuQMdzHCQKP2UDKkR8xNqH/5odfqjNZ42MhiFkRODbXhl3VrBaur4wNXLus1CaPrBjxVCp1KP
kMihYbZ7y4wudHm6Zkwl2nfRClhsgpwcqXbhJEP1JawXf4f1qUHeiEGPw1NpyMmIJ/WmIUi5tgXO
H2uKYWubdERjBXIYn1bozL/zmLRYJjZITjr29MeCao09Mlbp+mJWce1EVNvj67z9zrEeMv+FUbsa
3VmexzQOYsmMN60aQ5mzKwfHi62xp73PXCL2T8hf8w6lgu+IVRYyjlXZZwQ8HUZaEMWiy2/XSX5B
tnguPr3jVbxS6RiJ+GEsSNnNxVAuaznIqMGRvrM3fUliXl6hXBFBxTe9q45chh+O5XnGBG9GKs8g
EmfLctfRSKijkPmlbDc+RVaK3c/fdnCGpBzGYV/r/ePdwAl9UknEWyhll0MwaNsOQMNolwSds56f
VgNaLJHwmzhpBXtLTnxSBwzu0+qLZR5hZrA2w05OKuEmusuYBZ21DkY6MOyTJ6wuRLNY7UQW5peY
qFHTFjwL/tyMl8IqtJLTwwS5sjBb9w4l/UCdlUWdug8MPXbb1vSOU+jzr/TCumxbHqqG9W/Gginj
UBLYFSJJ345LbguWqoYHbsMOZ2zm4m9On9wksCrzf+JJ8nTa9xqEGoa1ifmkROI8PHt0BRrp4TFe
0ntFimWHiT4Sz8yX+qp+5MQZeY+etXquxIokP8Jrn0N9HvNl7KYugFP4WrcAgJD4BMLAecXr8UHe
hRh6WyJYq5Curb0jqNDQ5JX7KbaJ88Hw4VvgWN3jBH1DeQ/djLDjPGOiJ+WyVE2TRJR7NvAFsbZR
mHxqJhEMuMx8Ej3zo0hAD1/OJf8TgG2j7g5m4eyXRJ5Cm2QxgMkGlKt9vOg1UqCQNqVUQl+w+ZyU
e0A5+3LMkJ6unc3+5XRRIwb28wnncZ3QtDBOPn6Lw7lvFckkKKo1YSWwwDmoKnpjbwH3VeWAtXAS
acg8xbCKwaC4LDslRFSEmDqHc4+VXa57TD/IbX0oLkJ75Bh9Kwml8E7CL4wEc4y89pSXJIrxMDxA
ya50tLb3zBGxwFdaK7eqDXZuSSVowXV7kP077cDhaca+FT/N/7t36RT8ezrWQyfpygM6SjE3XDRe
4R07tuI+iC/YS7hw78kzvdBMkJgchkmpdHt93PM/vsRbqZF7SbvX5h1KsIhEo+IhS83Vy3OiBjRu
H6iawIy0jDMsz+46RM8y+j2wbqxDkTxWfu38PLnTkNHVCBXYtS6F1cD+gFrHnn3P3S1PEdFs+a4f
nr6CeSrOxYrWGhpI+j0u1S6EzX0jK+WU4bsr2vqQyDpCUUFGfoZSEZs1t83j42g858n5fc+NCzkq
XC5NIbVh/rjzDgsHxopgw77CoXuNgW/WhVfpB3phOgVoe0no1qaizIbXU6JWf8tHISgKtRy6dxbg
q4tW3Sf8sGIVXPDwJ/ne9bj6HXn4nHE4CVp3HOFp9M9zpQEpRI8Kz1WeFDfvlw8eANIS8TG0GZmC
uPRf9Wl4zDgFpfUk7QPc2w4KUBQspIAndVqvh++4w8kZvekR4tFyiBaHSMVFdmEZoPbKPbvyG5u6
rLCGau/4J1yQ5Hn3O+Ev9yFkfr9BY1QTHq+KzKlCVa2eq+upG1nOLFsPaXJ13BKcVTLXIdhVnkce
FvQd2zCAGipuhkk1+r+W87PWk4Z9/V6JD8vjS2Ov+Na+c1slleE5vcqrKPTd/wJtimh2kUyKzri9
c15VeSzlHGmJjJ2Wx38C6F53etu48A3FUObuDTgsBkfgRS1CKKFm/bbqzZSs4QYnQ/ZI8UGbNUmC
TdN+Qr7BDOEbXqud9Kz+C4DX0QrGJHSSJkD8gg1tXJZijmMX0n1RR/Z9ljo7VpQYjcBKjMzDcqpN
ufPgmqWUxrhj2oIIHPyfrwbTUCWIpRm5KOiIWQ54IjEZosGrLLCk2id/Hyzfo4bj+bky2RAwT6Pj
txWv2xnGRsMQS1HTEZ9SgHbnRh712TQeulf4Ogs+9H26tqujSj7vclCJ4udFOik1xYKgfepkPRDj
KAKZF3aIZuvXn3dInodogvpdmUnY2GlgocrL8uzIbcZAk5zfTdN/HlCqvaU/swZne33pjCvdx3oK
rBb+f2jp4PfR0JFWMBnZtC6qwzI61hyUYNok9Ycc/188N+Rv4n2klK8mmQ3QNDtFwOLCRAA/7kzd
0C6aMd8gdmf9oy4qBImRua2le1sojYgSTSCs2MreLdQc8xqynUzZXWMRr7xy8unbcA33U/qL0qUp
jzG/f1wvJ7MASWziK+P8Ds2m5uedwQmHKpPL2k3RHBXJUNthySZdaIbqxA3GX8uRb6gKoBtW+pfZ
GX9/4FgNZAxycEfCSN/ocgCQ+bz+XUSQYg5WBxzMqnTDbMAiAZILbBtlM6g52N4BwRJl2Bl8CWBv
A9d4o98kFXurXYcwTlyrUIcOAgfqur7aTg77DUqMmt5/YtNdrK1eIf3mxnwhg9AgtioRZrqUrnPG
eDymlvVfAxO2n1z6o2FsUhIggWlc+L+Un/5seBDrdqmgOvqrwuHxVTmmVNpTdseFJQb2eJGeAGjo
OSjgnVxErrNm5iLXjBh5lvjlVIHFzktYodDX2sf3AhPj0SqAYqBzaEnkbwrJIl7dV7IVd20VJgOx
TrN+ybSoLSNZSEgIYUORX190qOk7lIY+SN+9eKEPxCJr+qCND4Aub6NngxGhFPOUyQiyc1wo2NIs
qlrP+bgX/iNpI/x29ooAln62qwVceG8LVjxed+X0Qugz1z/gXpLi1H1ZO4a9UoUF+QZbagyUqkLy
b8Ea4Y0EojOmK0lS0n8fZZB6ih1aJnk+EtoGcouYzrKcNUOg0MiknK7hU55hGFbSmoED4VwIhlHu
gCRErq6+bex6Kiv8COCswtX1ikT7qBdglP0/bYmYeb291E7KOW36cF56UxLCg5pX9BSrtwf8fYLu
HkVXBLipwQjHOjqByM/t/iK9SSMQ6q7N82iRiB52QmpYQOCR8tpYlxQkmJQTJqOpL/Hyyy5OOlKm
8xBV7LaHsbMxpyrQW3o8rybuyX0Gf9KXYW/Mmwj9t8Y7LuePXETzV1mi75DOT4p5fj/iXFqrEQ/C
UAXRa+LYZ+scOpQK5NTBi/p40xqd1exmadPqKMyrITpW0+YMwvCFLNFBO3w4KinPo/ZitSD3tbcI
/ZHk248EqGjn68K+PCsGwvRbn0Nzc7gAEMVEPqZh50KOAAr3KpVi8jtlNv2/r16VN5OmmQqROkBS
F5tVS5MhYLKDjhFjR441BkmGpkHqUkf1SvEuXYZU0L68b9i7dBqKYMOLruGIQKijXV8x0178Dg0E
DB+VKD0aEj7m5AH1smR6ygUw7d6AYqa6kK6cfsvlcDP/DaA6ADUVAMLffJAFQwt5AcVUkqE2JVsp
NFjXLgmKHfGZz4baucDIunNaG1oEQLgVHN4JySXAoRE8k2mgAyI0gErklTctUCdhVd61UWaz+5OQ
F5uqmonrsJaaO8RsS9bnlrB+16ZOtcPkGvj2VokTYiEMW30QCuUOqXXsI+Nsj09GlemgYVBztlm2
k2FjgZxOidwLeJXM+JXgb0mU3L7jrzFED/WvJpmqDCpJXtuiatwvbv8S7SiBKFKNNfFca0tNIDg5
2E3RLtKBbG2CrQ2JyuxrZFT0fBbm0i3B897eSEVP/Asc9pkwRd8oSIQ9tK3M8JM9ppm8KelrV5zS
lKEyyTieJDS2c5yvc+x7dFvR0DUO/MuwGBiJhqBR0cI9pNOjINfdM76gYh2JQGJTqFs/Vc3XQwIN
yXrJb9jSt8lXJEoNk0V259kAOFKhzkm8P64GyCGBv7JCCiFrGA7ZkMyjg0o9OXX/2K6kqGNbb5Y6
p40xH4GC9vv9jfK8HF+W43h/yDW46BqOiR91rNK8hF0TqaAmKAr/toRpYegN0clUOzuIlo3n/KkT
z7cM4PK8gMLFHDv1UDQJBbOj6ytFY1cUMpkUfyvPFJLV1LFofNBvAy0DUkUGzfaWQ+OFHgHcZzXO
RCEtEVn2iJzCjXvezlne+Yg4Q6A7+Xa6xy+siMsOcQX/C4b8BUCxSXCCj+69bmhA5QdqedAO/u1Z
WxXJR5q64S+2Rnc76Oo7eLkcDTceO8UeTXBo5RpL2Uu1inD7fRztGenUovHNe8aDXksdSFNVPGEb
NF6FOGWbjkd3AtqkRb+qpY3xwr7KiiUIh9ApWatwkzrEEr2jETDK1/eEmRLvOIPDQJrs+HJbXGTA
vDpBHC5sp2pfobwubXxEDVeI3P8N1ZTMEtn/dIxgnerLYqFglU6LF6oxI6EjwADm88eLcj8CBbMM
AbQMdFE00kbxvcohLydUN7YnpxeeMbaNuw3a+aJtFPzYEA2s1Ke0PbTkQx8kYPTltfn5YoJUILha
HcB/aLqCWIDjIlxti2jL7NvscBqlQENWPkO5m54aTWUvWgYiUb082NRoYGHYySviKg4396kr6yCp
u/adksA3atVnhPkuehRX9W+XErnBVi1pJD6sP6w56cM+EgkONgwLOVTUsijau9ShFSh1f49iXVfk
Y2KTgkFC74jFbdkfB6LJtqL3HKfqeD5ahXDgcKYjSQ08oiL5INTIUHhmEs1YOVIjZuzAZx5PfnzU
iosefPubgQBuT8T4+MIk303ZisAGIcaGz0BBaEGZiwJNeDef7cK6zTQkdvgRZNwGPGehBlDj2t8U
UB1fJr5dDztuJaGJoU++q//QtScx64kwECbEcLNyaExUkRrVqL1SbYeti36K/yLaKF7Jq0eJFkGs
zgTgizdUiZ1DkpiWLNjWvxBUR2vRIV2bg7aynpIatyKJhyenyMNysrOipvu/i39rHMYswjapOOta
DBNVZnIcFG4hcshiWcwrDpm4EvTR2Br5X7mzsKDfER5CL5N6L5dtt6fPtgzkLIUlYVYN5Uevum2S
Z1k4mYTagtkzgfCK/wrGbSy074vgzEQeWSJaymTZfgb1f/3YOmNaVmF1rGxhny+NR54UaGOoXmmk
r3d4onH+Ym2eWALuLpg693z31zfoROif2l/93J14ggkozKVoQwvtTIeS1ShXsNd4+xpwp4uLqJnm
nXbIETHqDmytK0OEqFbw4e5v3STw0F68tbY30sqN1zfaRjDlYMEa5u8E/EILvqyUW9eLaqfS8M4+
zEeFJM+Un68E16WYvQ1nPApgc1favniu2+L/8x+Z1QWx5NWUrRruXQxdR+mNXsimB2u5A4gAT9gZ
BZ8fTL0eXnj642Qm1yqYKkX6Mqc3dq7RBrmm7fgahq2lxR6/xH0iqthR1FXiTH01qLlYpxggxK4/
b6k3NcFBbGZJ9bwqK1yBH7t5vLH5t2eLlNPy/6h0XV3/cyUhvqkAWdKSg7PMB5R6UaefWiBehdB1
GWAcdK6gg946ZcS6zakvX+yCV6yz+ZoSXFS2vJC2w7cB/r4pw+1LyKd7G3LF0IYrZrauyYQ8fszG
pBaBQ7xfRyLC4sx+YRJs52QCRgNlrIw+jNQwKREDux/OZ5t2dlWTYl7gmCAi0cs/PyeR1PVn1oXh
ll02oPx0Z19tY6KA03GccZx8y4G/tkjAqhwAR6lHno+sSiIH9v0RAJYCUPuJw7/3sFIzwyQMWE3u
Tcen2Pn6UB5pWYmfWUK04Xv7Stb+53Ya7q7JHP3iQbbdUlEzd/p7m/xvHQfOTlzMzahUGMZAOJEw
9m04DVl9qrR0+NgtY+vl2LzmxqT0Zomg+gElaT8+4Rf1UjYSsfZkdEIb/3NMgosuC8kge9pwWwi5
8/jHYkb45QWIxBznLXIO5NRm2Hn52uRNd9/saybP8BJTHkLCWIHC/XVGVvXHnwgrb3SYompCCyOw
ZNZvrFVva7F3Tll25FldbHlz6AkTkYbMLY3+TvbDeWsHhcZQdk2dkYZFe5D4gxjfVNZJDirJvhgw
+1gVVl/52eh7NcB1nIw8TEITupg9OWOYjY7ftCD4vT90Ns2sLEauKsXTXqBoYyIQ4Gp39wKzl2KR
G7xsR52MCZzEooFM+FqD/PiTJf+tfLSc/xJVAJ8WbZGZNI6tizvf8ZAZfJ+y4N9iHeS60XnSxvQX
fw5UoRY2oADuqHmrcuA+euoFOpS0T47Iw8KIHDmVlVy0tFicNqP/OLm60yzRuIZGNHPB/zgKpY2q
1KhWc73VZLTd53RM7rfHXwhqqitSkEsd9rVAcxaHKDDJCMaP5PKbqgJdhkkNs6WEglTyOlzhm9gG
qtNYzRhrvrrcSgSK1YHpnVfqoKePWzGaQ62pDQYhHTyz5n72/Tc35yiiY8qpJqMz0YO9XblLgfmk
8hiPu72xAQCZCdkHxIRU4Zs1V5yuAg4Mlb0q5AO9kJK0R520jOQxyy+xc2R0HVRK2+Swt/KRDPgB
PZOuNhWlcrHZqfQYHLfSaDgFxzPXk/+bkpbSFgSLC4mk6sjrLYnDkDrW1z5+StnKSrNHtxKeqFp4
coHszbE0o0C48sBVVjkxhfJk8vBqgtXov53CZXrEIPxAGPwiGIP5UADhEmh7OehgsMIYmZDF+68H
ePcUDwlJoVh6wqevV3296JQVhtbpOaZdSDmFxkTdsQ4llhMJNlo4xEUI62qcknzMExXlWYRm2d2/
C8yfS9UyMndMpK6zTsTXtCzRdfuh2TY+LbaNTAezQF+s79QHUlgQuIvg0YHJBsMg0dHi8gFzAFDI
Na6mehJlrlPRjpbL+BwBq0NlsxWmkNHFB+EXzKIEIUAuBZxG3dPhOlH5u+H5FR9bI9bc3onraMol
18eqj8mnTx94sbrQsyV6DwMjhDxHk1CaXvUYH1o8CobOLBRy5v5baf8yExwj2z4Bc4yJVxloxz9/
vdCmuXi3jxpFXegGCKSaN5DJK8EMzOxDdHA6sSpayrdmEFjKnuthtSSaG2+0XTtg627AqZEfqYHi
nXBWS0sk4XkplECui95v64FPWUTI0d7K9i2kSI/++CKMOMliSBiu4fqf2LE7FbKTFe5Mp+BLxB5w
z2lhkoypykikybqTxHTMuLkEi6nNdyVf/DK8RgPcuG5esIwyeL2MQRi2WyuiEfV6ZZ2MPNVPMpq2
55nDhfXUZdrCcfJS/kjmQt/aEkz5lQGL1rqIroY8AeCUHAu6xdArd2yiM3si9cKR42/8OsAMaRbM
QKWuvnnYwz9iW9s7IxXBz0jBAR584wakDBQXTos5GHMKe3Sigx98nylNQJivhjCtfcPuwPwCOh6c
IDr5xzRGotob7r5OwKYcUPuBuJ/XoMrl6OMCZzYSRg+sG3YObejd7+3yhVc0Wk/wAQhIZ3X+Tg1I
6HXvjv2Zy7HptI4Md3ifIOX4VwadA+eYR1202RiXIRAHIS/Q0H8L3AXprUrHKqiiwmGHbzQDNxwW
Ol75ZnhE3oEAECSTTo65p77Bm0YYTL4OgRi+G+j23nIg52VjhkImMrqP6zKsuPx/VeKGh1nWl+xo
81zxW1qJoS83W6T/bECa3P+W3+msHogeK6KZ1TVJbH7lDiIGrP5stHmDrRIeAhrRkeiON9jBZT7y
BjGNtkhamSWRVvAoWh+ul718sIdP4bWrqf6tFGlOAP92bP/+kp+kzTVuJsWmuQoYcq3MZBlyTDcy
opQc3z7u7EXvr4UZL8LP3zNu6NCJX9HjZhf/g9OS9WbG+TpGm1vjWy5txUPWbSq29voPL1/2k5iS
9QVJH91ajn7YUWSm3tQg7OwRyysFIjq3Do8lorbAOg8yMOD1dph9Rmk8jUJO5PacH9rnjx6LNJCO
fWRt9lRtItjQvKaGUWCMNgIqaVcnN7GxMjby46Kp5ZYlnvYXwdxsZBQDp6wCh6p8+E9kRElJECx2
QCxm8TXaAThxKEe9MBsEA5AAOsjHDQHV/9eoCDomYC8Aap9Hg7mwNu7TMzibRtDbUVrvpUP+1FrI
/RtElgKBGDelfOB5o0MWcXN02ClJe7ucBrLqXDUYelTiYzGAxmd2pIv3CQouEdR3zDOoMvJfPiwa
8bPZbeLAm+oN/aEOOas0OiVR3tFwJ75xLBlc7665z1XE73oFgrtiz/m2q2ne0OTJ92rpJcjyOi85
J3SlynrO1Rx33+61Sa0iI2IvWTRkrY2t+qoI0N0pLUUOp7qYHHr6A5QvAseYwtKpodHtsGQUT8Ux
kJJjPC+/8wXdRVT7fk20il3ODbR8DWi5cm1wZB8taiHfmiqyHJ55+9WrquyPSRC0d59TgI2q1Qug
jE92SPKMniSWCq+BUOt9Y6Jqy5cB8f0f2m3GgKdWpuv4Ze8oIRVeazTCRu2zFA1H75d9LsIsyaPq
OuuRpa5nYqIADvMm2PIFzZ0oS8GkaqiHoUfxK+N8BnFO/fiQ7aXZr+Ez3PxJwwH1XnwoWpUuTsvs
eZXalIgN4okcUOPXh2+5xvz9tIL8ZdXdWsNna3w8seDyK53cWJZfu0NZnw1gf/Sg0oeGqf1Nq57B
Um3X94YCd/+wRHZBCjbqFVfNDnDwFyFkch0VFXda6q9SUewJFrNQWmMsf4FjbXJp9bO46CyD/c46
+tc1cO3q6fpZkis2xd7zpDVXw36hYziH16tljptCIn0wx49yhN5Rl/kSoxV2oqfCFiZnG6fyLAlK
isinwkyFxu4eEfnbfDpboj9tKbWOOFQFFjMg1WSZeVxJTySksQHSMVhd2DFgFwp97yhxdjuB9nCp
yaBmKfDSN2ZN+twphsOdk3pCqmZ3Uufu86aF6zv7rP0n6uWwlHfffhrbD2je2s3Yr0nU2j/GZ+iF
K6meWbs7V/+RuxvilySp56Qwp4P0bs9rxoFB19borT3u/nXj5+25fI2OsH7sYgkChrItfDB+o276
I4Pj7PWhieGo2F1IvU+n1DnBpQrXtpL7JRFc4EZa5JfkZU9PHI3QlgX+swDD/HuUZXfaDOQWfvUj
WuYXm+48uWI4A9Agm0FM5PGF/So21CvVwLHw+j/VipnC4U/qXPkM2R4R1AaN+WyI1WQQmQL/pDXX
WmvEjhcrF1PYqk3TvfajV0sdSbtVKQTIQA7jGkuJhenneAoqsD04DMORxRZZhkuWVNEJkLMgT5H1
rzyhfT0puFmFUCRwvaGQOJKuEyfQlTOO+hiyCR0H8J6KiOuLEpe/DjtZR6RnuqX+8S6NUeTC9Oko
1Q8FFrCWMbG+WgTvox5ThlnxgCamWaPPpic6HeMayrpLXNe5QtWbgfMnYSPtqLgb/PNWZOxA3n++
fpYKkYBrwItDtr2nA33EH2LSnp7PGp7243xslfdEVN4TNzvbdoemCThGm+NxlXL1DJ8ilpWFxygQ
3OvOCjzdQev/hrlPQ+SLgUg9SAwxY7VHbVECJeSCOXDNmLSQRc+vcOLblryomTSSpc+gx2b5+pRv
vClxcqyg+rF6acDCOCrytTHGYoEIzBv+L0esqd3zbtgwJDPZvOsA2LZ0pJKpyaMvDjU3DtBeGTT0
/u/l4hSMABnaEcoMqvt54ddvpq/QEX7CeowXAumGLu3d5mlU4eYKHsL0cNWq4Du2vxhsHHsarlVe
cPKUoc2izJ8wsLr/mrFeSxWD00Dn7I/evPsIgGjlLHIGZBCVCySYL6Z+106YX/nsCoPJetrstntO
syc8wwkujYbeHfrZvSIvT1D34PDfA56tWbNXRfFgQfcpSePI3GRi8lhDqL/6+o/ktcLDQiYeNaqY
Sdh0+npQSz2ojyL78FxrprF6A3Pk2wJmUcMIJEvaX+JA7TcHa8zVMlI+LbOiPFbc3pe1hr1LNl6Y
IOa5n+ayW9nq1FBrPF4HE51OuDsj1K/NUaSIkvHMwXmXPmaEN/cXUFI2jMpfxMXGJJC8mQsRpuMU
p5dQybXeJZmv9H9wc9RKdIKSRJwgRRtIVd+IhoXnU09GZqXPwU1xd+ilns0u/RFLxbDhel8uamIB
cCDYw1gDsJzSXzCi5kas6zHBxho5XM9jlW/yLVwzeP3mWvDyJX4wRdaoukHG5V5z/jNyI0xDG2+w
2LdZAdS77sj6xUidRKwAtrZcqIrP7va5lL3aEzPE84ucWPPJ9NSt6UtPthibBFYiXJqdbSsXTejy
ydkHcNkszznaXfghC826x5IBJAQSKPXYXlar6LmmKV7MceKLyykJxTblu2HrQzCarV/wNb7vHacS
uqlKTailN0HMYiDIFAsnHNzMfxcZGqe+pxhNAQAEJCvrsl+wUWpkEq4scRxaJD9t8pc87YGlar+3
KSsKPKn/qqNiYRrs1yGisLkVgz4Gvf2S567O/+0s0ws0zJyNnwXxytow4HyS1dzQ1/ZcrCTiZD9P
KuXxNcgGxITF8YN68OsEP4N9hbMbAz8IogN65U2qBfhQiEcZWF0NWKVnqVjSvaKkLzVANuFSo54g
HbY3E/J0am2UITDlOo+RiuHjQn1Jtqte3jnU6Zu92+YFDUhLFnYsOwCBT6sNF9W30Myz0GkB1SXE
oY6rEdyLMupYKcVvl375K/Y0MF2mxNHbbqHUxErbtqIavXJYqF7g3h6MhLFWfQ8B94bu4w2RImG1
LI/ZUH1GHq8N4hPSyciyXJeBplRjRXfoxjT9EF1/Cz71C3RRVbsiXznXyUmHRAp40jo39nbH66Vx
jnabzliZSNiRWUkPj9ywR7BFCTib4iOMKaXEQU3QjVS9kghlItJusyZamm24DwuqsHScrpEn97CP
I8fdxRojxY/dFRuIPv7WpOhArjPth3IrOPaESP6p9cnol0pGEjSAeR4q6dx/V2GW6m5q9atyb5yi
AxSK0A+ltMHX4TbyU/wrnj6GmpliLA4y13mOwGQcsWQsvRfdy5m39/mTBhson19Uq9JeA3pJB/+w
uI9Pojx8hiIRw5Dzbq263NpqlxQKCHf73yRN+u4MXCXZp+/ZZ1M0qNEF2ER58wwHcCciUNuoIQIb
irvPgTideZWnWJPeiOWRG1IoPxQkJehxA/8zpJp+7PkeGD9kP2knRtvPWRyXCpaX3hiOKuiwW8fM
vegTVrcGam3BaQY9wxz9wQ34UGewYfj02pwH+t+9k4KGLja20UReziRHd/sChlutD9sP3ifn8zN6
y3OSs8uFEseixnvjCUARb5Z6yTs199GDEU7+91MRjqVrCR7rrABQj6qlnbf0GzkH+v6Sdyrokowp
pRy6S/nZKnBqmGEa4S2xU8sl7kPzyqLJOQtc+HGlecTnVWfKBukzXq6wv7ws/wMVhuFQ4DVLep1J
O6q9h5Arbt3Eo3sSSUmykbSFfXCfVOispsqXAoxI6Ymo1wxCBRYUQ9WS5H+ku7EK3B16NxgQgi/L
xaRSf6Xhf86IcZ6/keaT4gKtjjepv/8jQvQXAzifoYHrdpchokWv8lO36VLtO80AH+hoetJb1/ou
pYZ8eZZz4yb2pyvhXFh1MuVc0XsoQmHkVNleVqJdv3xXIFwf0rF5nAcTzHYn14luvst8VHUVwD5T
PIeZQAL60H8VZ1lGVuWo3tPJzSOr7Q5+rzVqCJP98vA2Tge3tTYb4Eqvgs6yH936jnD87x2vZSpk
+9qakdjVXSFPH4MGzPEpGQv2AHOr/0YwYz8NgSbWfTA07Wyof8UEPr63zyE4ybWzGtY2qgIF5fRp
UEi2KaX83gOftDnqjUIqgZyNzQXMG/jULDQuFB4y5qL3kWjlqT9KxvyKoRZFQm6W8OHhSW8f8OW+
yISvGI96XGZ2ZfC8k86+MvEB05MWDwAr4PEurtoP762q1GsWThDyt1LQhZH9qr9UsTtS9hVF1LFz
2+sQaCYAYo3uXfgzhJ0BPnbARwVOa2V/GxqMXpPzcTIanP4sN4Rm9N/s8pT7cosju3AmDVeeJS6W
kPnaBxit5NLZkkd3dSyvHnaUHX1dtIevonFmtIsk2qej4IooC3k4of+JJgttNJrOwSuWvbWqOs1T
r3mrulFNOiwE0+PhZOI/KVJYSbbh7iPJaHBbWYOsRtMmfT1emAP7DBqynqj6sZtGER/khGhByV5y
LDY+RgT9BIkaH8dAgWdYqtnrY99bsaD0gnyxBryAFI3hCdum55539P9c1lrNooUgGPrjfggF8V5n
c9r7Vzv6Tr4pTTZs+88vg1w6I/he758Nuz96B108WcwIZMmdHrSwR196sw51Wf1f96D0DARYW0o6
Mr36CnlpSeX4TghKd5tojf+ZlBAd9gjfeVATGevQGvfs43imNnX+Xcuk5AvfNIMrdi0/DmVjCJZo
SPnayRVWDoO6T2rKDQTMC4dInEQkdx/QRo4WaXbNH/e7xlh4xIeSNMg9t/7muPhcsvnuHAaj4SEH
gEnbOH/IvZaPXamywsEsl/CU8UCUN62M1yrQR5oYHJ/RUSmw5Cl+EgS0qvDDT7WmhtakE+zhhPSC
4Xr2mJTM4Fxwvm94MtIHlyUSKwFOLr4gSOQApXTWDILsVW7cGyEAl2bnIRZJ0GGLVSRK+llgwqUW
mMrgmUobxv+/uggrO3pe2iZFk0IAkxIOf3w75wHsUX6P3YGHEEEXlmwLAF9Std8K/Yxq11V8D+QF
Zh5bO/IBVXPj213YIw2P40eUM4MeZyz2lRRnJ/PVV0Y5wwdW259wwHFqdiN9Ndjb+06FT81FckMM
IPoTWbdHMH4SXR9/26bicB2/MsS9ulL9BfLy34Q4apZVIiEKDNPiYeHwM4PY9Bj+3M/KlmR67PK2
vaXOKkrdHhr4AB5ELLWdnSmX+Kxcrbu7CG56x1OsI+OBxsAvPTcqZHh62I5oZGUxIlZAZ+uxfp5h
YQ1nZGivVieRFXV0JIzVTtYe4K02PyEZinXxkNcQtmyy2iL33ORMQq2vpQ6IYCCkhJGbrAdL3Z3W
+vx2uiEjzrurCTSejYaJDoH8t6YTDAOYDLZhLD8mOLkHjSpIoNSDlWsmJNanNe+2anDwXC+xqbM2
PFmWhFK2j2tVNQjWMKJckCtALIjqc6U8Bq1WFdpKGY3MIYPzZ+zvXA6uzNW+0BCEY2sopvBcuDB+
2HAh5hqeatSnj4pVH+c3X/GiUm/xVaYZxCqKU5so6OuPgpoDfB7Ou88cctXx23ReCqYAi10/6BNB
7V3Y7f0Nq6PdvAEO7Hm0hVse4yjL8PK0vEF9zDIDXDt2qrPnsLaDHfC9f09AcrbWDmVSLP/kJS+r
JbYW6HxFN1IzPj8gYBG9XTHb4QCUWS9r/e0rqOOjoQHRk6bOl7+vvsCOhi+vzHNcEzWSIldj/8Wq
DHcq3Wkjxp5H80cmKk2JWs4DTYCPkyrDCY28EiVDqIOt+I7eTaJlO3lfgg0No+sNgSPd+gKkHqAj
8++Z3nlIwGDSZFlxtFRfq3AypeC9Kan1f6j2pUXmUISKYIBfdgoLbgY4PJ5IvuPzKOAEAt1wh7ws
RaJ2wLEVJ3Nt3qC5fYXPdFqdbuGKPE+mRNzziOLlsVO3HiZxblZUyXaqev4wGqXYP7wGo5p6BReE
GFE+c7c1612V6EfWf62vaKPSIh2eWbEEQI1Ye1f80+/ejUjCZkn7DzZJqDSBkxMShVO1pE69otpG
JxE4Jpn9gH2KDSvSxI1fl1etuYFlyMWs4I84xjrgGCbn1SoG9NfE+DILtJW9KEOprzNSbwsJdTjr
GJRquJmddb5kn/Hzma8Vtk5xgLnM2WHtxij4uisAlpcYsEYBTByoAxWvufte6y7cLZ9r0yLiQZeH
lONwV3pIFNHAtKyc9199aTPkDggNtSdNVQcEQgZtLgkBc5v4fCpb0FDWbdfKDQUGlHnIMcEqnwsJ
ghhX0ldukz2yny/EqSoJslJO3MXIirbWYP0ttWnvZSMYRDsM45oEpaTpq3cW9dnoETlmzaBfsApv
M9cNh+yPOaAMYLfIT5grNIMypCBLzOw4FPBylWbQtuwbH/mzFkWVeIIWuDr9XHihy50NcDNkSFQk
7gLwr5iaQzUjzZQphsjKd5uhUkH8CWctrYIPer7VlgfaD7NrytVjpoLul1nU9T3vTGmRV1rIWEs0
h6qC6Lpi+1Tiibj/JvdAil3yEu/6UPmouAHuEoy+MvPjsawyUtQpPNJw+7geQ9pMzIN1sYGEu9VQ
ZE2TvCeNYJpBAqXMVwMBT0WeiCZk81h75IJa4XevCoXliZcvOzw7mt7OJyshFLMhPAAoeHRGFJiO
KNbzvGyOcA7IoVAtSzizopOHKD4GG7JX6Ns0VPBkfLNfrWZc2+RgdpZpeQPhZvNRp6tKb5IkvMdJ
xJpq1lvmmNx+roy482gFi5TdAajVLdIyq9xKjVRC7nNbbihk6Zc3uuVHxph+4/JRGeZwiS0B6T1h
wwNMYLv/LrcSOrZZZM/yw7c4qZ7FR491e/FabGSpjXnsqarQXF2+U/krH7kSwDb46eU5xqlLAVXq
7E17i2JSOcYjzxxiYGnyRZBBcPXwPa6L7CK1HkmQb1bCOnmlA990/r6tZSdmm46MNd5kUNTe40fS
5bf0DrA7b5+qNwBAe6vEPnhTvZHfkC4tpiX08wjY6HQT1eceSptaCNVVZWxLB55f+2VkdQVW/YM2
+n5+vFV0te9d6tRhN9bxR9PdywAD32AAQ095MEDEgcQKYxL89Sf5G+aYtjYqzbIu3fEbnKVdIOsH
+z9MO/B5Cg7+h4B2pK5YH6Z0uQTJBHGBhHlvRSrkVjQ1jxF47Xo0nFsPqkhneNpsLosMxXVrR34g
PL0Ix9WtqxneGmd2B15WBlUNuFMYqXlMqO/EUa7TlM0E+Q0A1a2Z+kd6N+h0lxw+7+lXfNE3mJnj
FWjc1okYJCHQ7O2AJ1z0CzbLBBjafQtF0ROeLfQXEN52hJrRS1BVDZShjTf/TjOw+1z7KaF2UVLJ
UAis6vZRdYHzUL+P7fyXa3pvrOWoXVCR9Wr4i+9uWCp+wWm/CcmAw50paUFOJmF7Iuz+sW7X1pWL
zQnNmKqS/vJV4BSWAULXaR4AkMr8Muv7hhvmgUZKBHYKjuf3AKb1Y3Khhql5VwSxYh30yotiY3QL
INevriSbpk6aBWNI2jmbQHua6d9qlpD0mbW/V8RkPGWjuLMlbFMolzgfBpRCDYzbJz4lfAnsr3HC
6ClnhQ9NmGwSMRfSn3FsNOvilRKFiEoR6oICqu1DqKUoq2hQK/v47SY4d7EjdhurtuWF9QYQHdNM
Ik5ja3nKKN+NfpqdUGFI71N5H1YfxNhsn49fgCau6HZboYPWbLM+go5vf0iZgh05g6E2TljhK5TI
DUHhGNr8Ffj/SDh1qPK+ZHyQe4Ay43WfOndI65Xe7O2n1QPdutcRWwUXbBLdhAKcFczRe30d3rXM
4tbaNH3VXjQJuWrYOmCFH1PU/w5Bb8zoHYBi0zbUrg1iuNpJam95uzFV5NimcTxJW7AJUVIpkdwp
uZbTE5VeIM50ZHUedIrZa4n2FbYorjsEtMsiR1edKVqGibeJ0Kmz71tXOlBH97TsIELFD+RwYGC9
Wj65xe2ssNJ+JsDA2qIyXwL0UODPbOJm71aKrmxtAwZP/greGR2e11tKKHltdP+sfywkgUBWbkv7
xXAJmZ0fT2f692QFbnSHMoredr4aGocg8hr0ztTW5DVnbcmQ7M7FOwut745pTgKkcVkP/z2G56Wx
gUbQf6WXnv+Tvi2SGPfXg1ae2yfbyNS9XTezn73ikqA0JN+8XwuDvJaFJPxPxXXkLmDiVvaga//l
xbcIu35P3IP2+b38YZzG7UmwnFxN7y+oW/3cFLk6sF5vVapFkRgNUri5pZkW2onaSAKDvOPJJLre
QlFeJo/4LMw+0rB7T7aUe+ojv6/WSx/bi0aMv1BL+i+P6gHxQn1+4GZbsDtSuqktZDh1T3Lk3Yuc
pZxNtvKyiyTPdzw2K6/Mej2J1rE+ZkUUNu9I0jytBsiAV46gmWkj3D9qq0eKeU5KJgupV/YVAQEV
iVxhCDh9DYS3YsphtRcqKl4gSitIIZULHMuAOmWI+iiZb9ITi9/adz9ktN/JXQfJJLmUGCW6bHOM
lULq3MKUgs1C40mwyWSx6wr/6aMAQlG2NfwGlhEFtl/geFOKKNS+xBKmahWy2LLl+MFf6Nr1n70F
kMBN9r0qtdsEs9ZezyJJpqinncGp/yGIcfZWA63C6NJB53iL0hJH+ffAkNa5JOI4ZxrhJ1kcFIh8
G4XM/h2ab4fOFv0T+ULUS9EiUsQYbgHn7GITo6sIcbK9Ko5hhivfLd5Qvmj0VNty2tNTrsYUi7RM
WJVGj74A0HgqdXuyy5vDBT+li6gi/xf/6TzEc2hLaDZw5iQBEhBMd8kjnO8peE7g8eH5Fk9EceMJ
JY+3HbwyFe/92QPQqXc0coecvTw56aR+tyLSVFoXcD27UTPbhhWewCe2fISQ3hbHjn6WLweIHrx2
g/7gMO3m+5lmq5a2EARmpL/suQRTm/vL0w572/WO4PL5mlTr8hugsIEDt2YAE/pc+TDlDAxqs+V1
zlkbgLkkfpc7BCdtswUNlNmFKd+tw3waLrPwjbQy9rOdqGNIBs10Tdp0cnf9T+YtCiIjymjpSgsw
j6IY0c0z6WVNW4hjJJoyb2k6ill78K4oCGXzR7jybHl79IigTNuXXf+Aj1vWDq+R4CsEvDADyDK+
KZ58tXwLwEL7cITDIqe5WIoiTQBTbB5Izv+cowah7i2wd6F9zZCUpge/xGV1+63ZJuxTE90zVBVg
P7/3DE0gq63EJQcHQIP8HXM77rXKGw+fgtAgueyqlgmUPRPLA8XkYj8xZGjfoUI9SfWzmA3bYBLt
Bb74ZDIvsZZu1ApBwUD4Msofvaqse/zX352JmndhUFaqWnMRjsv+nz3SbtWTftyrmN3dJjeD7l/h
05v+GGFQOGdGVOPr0SZFdpG9iFvQxl1+cKGpQRbfxqzXSh4jRSb4KjGaTTN9F1TqZpmPvx5zytJD
Pm0clYwHArrC2omyo3j4aEozwrMIHNeZuGhp37hq/XcSk6d6W0j+5pLFMcwaWIOZcy2QOIDF6Dbt
G0QNjbenh3WsmXi9jiHTo4yJfe4qXx2eL4FRkwg5rqeDUpWRVtrb4z9NbCbOzBoaXXvLznSaXb77
uKSTJlGqMJ1UANXzVV3/OV0t46zAJvcxHEEq14zE18QEOb2UI7vewOUUyjO4TylHnPOLj8352hw6
9Mq1AZIKPlYe4GxNDkcGMfYZUJkhyE2HMNIrOys5Byjazummxl2xQNYfkwx9VMs/nN1lOPb+zMQZ
UDt4AymrQ2Q158kHTjhhz3CYrNjIzvi5ugQpSrz6DTnSc7y4dvCWszZn4PX9CjGfTEquC7adUX9R
bqoAWe67UYCMRgT577t+4dw/4M1RyXWeUdl67JN2MNJKi9L0Bs3n7q6DLv7s405EmeyCLxp2p3ix
ixw0B7NrTjDFiwyO4F2PAG4dnMBpRvcyg7S4uRUwlVVVg6Qh8ZUsOTTQxaC3vr05GGMCacMa/w1e
uzOP8qjIBuPl8xZlJ6zYCbgqdPPezaQLb80rKfMRPHJ1MnVXx2j3v9boT17H1u40nsFqe9XyoQcr
dR5s5KDMwpA7RFt/KNXaNlpW8TS3wZKvY0F5NxlJ/PhXuJxArkkHp/bJ/xxs29lBc66Wvm02ZVqr
L/qsvWWM5HkqYjeaxpHgoJ/3ZpHnxZGg5lTebr89cY4kWn5LpKxOZqnZzgly12xb/hWZGmz6ceuU
ooS1vGmUWtitLAeDWYOOHjrFt+g/226TCCbZAn7bkKfuYakH73f4XoBGtXweiVpk1DpJn8ly5nXD
G6JqmEGYpehaQ9AFm0Wf4MmGL6ZoHMM9pTfjz+ALy9APNkROvMsNqH66qvlC1rmiYCoqNlmpU8ov
Wg9ZYTW8wSxITn+bSXFIzVB2CK6iT9N2wi4vfp1sWz9IiYZoUfCYwiFVrW40iaaj0AUDqETMuD5+
cibhOtJYf1Lwzp6rVjf2+uNJgaiO681PKmFqvJuE5e0Qfwl6BYfmTFOz9c7pm0IrE/ZgwvIRn/cO
z/XYW9Tm9CzbTn6NNW9GrpiB+Mi69nLFdPa+Z0lPtVFn/Rbu7L3yxeeALg2hNw0gxbtiquWtfqq+
NcUI5Q/xvfQ8cUVemAEQT2RHwdwXCHtHo2bj6rzSRt/5uIFndAhyQahL6BjMQE1D4YaGpvZGQu54
YNUi6d3sk5VEwEGbv/QHMGnsDo21wjDmHg8QG8q3GyKh0QFrvOYDGsIjdnUiYmO1QzmoVF/AU0ta
HPw3lM28NrW6h45qEqCRbbw3lUpOOAY/WdZIqn46JB6og3e5k5cnxM1gTHsvtMzlwvj0WDdcYyrg
MwQijzxn3ptlWmyR2H6AES/mZ36Mt7dtARD/XIDyOZwVlBAHQhRtcyqRclyOWNrs0hCqlscBORzS
3Jfq4fHPVBhq53sLWXWFUvp3hACQwDTXU12SlpwKAqOJrs57zk4gh5yM3jakgO94TtNYprzETBtI
coEOEAAk8cE8xPrKF41zPNEJ9r8j46JueyCeGH4DZB2b5w3Z9R/u/YiZJ8XyJF6ZO8OwHE9SuQs/
ya6aRFnPmtgee16aTBDJGu24Oqn3GMFiAOAGTyVIUFULefV7WZxFpQuMjKS5PGYdTn66ONmHjqCR
qUHrEspj3x5vW/GfTxVkLLJ7aQxGR3/yCdkoixRIGiPzpvfH6Ij/sp9f+kuGtCkYfVeBW9L9b86b
KDWiTQE6BbKHAQPeYYV8m2RXdMnaenL+/6ZRlx6oz6gx+AYyuDGclHSwYJPRtFfcrE2IOfAVzZ9q
BhFxbKkWQW8fCy0EZoLVfJ1xZAgM5xZ5Asc3B0P2GELrioai/+UEGGlf3GN/g0et6lWWSRQqu/4/
u+5XcUbUS+hqBsybQ1huBEHStaq8W40DtTZemRCOFc5HpGltkfEW1dQHFxiHBV6K0po7t4KTC7KJ
1KQx+3Xw94Uxt3nstGHJc0bUwLE8g2O/JRhZ83rnVz3izHoPjhO5LiHIaeDL6IKmQ3ZjnYV5amQw
Ciw8OAMrtA9bMvQGJfPaVGjxIYFA/p/zu5QqI6/LzcItRVsqeAEkinGt7ot+PYyUn+WmSLd2OafC
nNeouX+Jz2uKzFnQudxb6dlZ8A8WNmsr9Mdk29JBSI3+UOOaTRGE6tM9V2c1uPB0O7FrI7F06NlQ
JxuVzA1T1vaWu/KHhWla8BIUbste22fXLl6eepX+xE8NWzr9JOgXaeDdmOIig5zrLAx2FSJLEY7P
gUWabme9ai4sQU1HRGlMMCuonXuVbMFZO9RhRSUnVr8NKcqCP+vCYBydaZZT53u2GatiFZDdzArm
YspRucsp0JGtMLdKGP8PXxOS+NhzbRDrWSwuP/yHkvCmCF28nqxr5nzFa7ama2ttZXad5Mfq8m7W
I8jj2CAjiv0C1k8eveuzdn9wIe+pbQAXeeLpbYpkPn/+8kn4IVMYxNUz+7tprcO4hJ4P2lrfpgeF
hJzgt9UoesUglBxX60q9lFjRRIK1AMmlTn2P1iIXHDZ4vyzv88AXO2aZONp3fs/nWKNKTB+eCsLd
Cpb63CHPbjaiT7sBmJoS5sxqt7TD62ceYONW9neH9bRYMo4ZND5stfWGwPAyakUErcrp9cxS0KbU
yDDkBG98IPsTgc7XgAOZBWaEX1iJEOtmf3EPKuqie/mNL38ShI0johbYXLe2FkOLKVUa1y1CTfte
wPCENjZlQdHdd3HTJ4s3UtJPGpJyle3N/k2bqVQeRbo/i1oX9RoAm8W9Uo50kyeqtRbPS1Fjfzw2
5TGJreOkm9MbZbnsKekQG9THO5QvCqmANfycQpgjW0VrCCJtN2nB3+pXFC2DdLJBH8Ba74P5TvZZ
4qPjTEsaWqFcXLS+omU/WRxGqcX6oGt0ip5k+WBVMcH0gwZWaEFymIsSRNxuFCFC6xMnvknDbgrk
P7reJnjDba7eb5dlTaxEmYtcIPGQuAohjxlbdFBt23gMMh60dJx84GWPRnL/ncx4rb4acYdZP9XS
51wxFR9J9hSYyoCUBLL3v2n7ru5p67MPfY6tcxh0ARimTlbYdqsrAXkVXdqU0ahpSWV5L6odhfJv
wnK1Q5X8IsP60PBkC5zChP9CwnD7lKdHJPM+OOIjSQI0ouR3CSgBC/8mmInODF8CUzZyJ1D6URvd
ImCUGCNFL97XclaBazJIuV2mHzO8JHcKnonSarJ4Lvnt6Yb3uwqk4XspJ4Z7QRUYEoKq0GaJ9m37
25Mrd+3tFcfEjZC/lw+mgEUWidO17lQMlUnuSKM+LEQAHAXmAfmk35z/SVVBo/L9Tcx1gHFXYp69
qCfDzg5y/B+mTPviJ6+D2jIF3u4toENdJoSsSknCLN68LSbUNsSWwEFI/T5uT8B0+nzH44Yht/JX
UT/IqltVFyGj85iefnWx+ZerJU8gPjKmxe1BUBi5JdftP224Z1DXc1/yQpOU2KjNnltsMfP7ZJ6m
TanVQQNRw2IPqHN+lA04HGXTxwM2l5fNDHa2uM8pRxv0vbNKWWC702fnBZ6RiKpj/mldZ4B9f2Gc
fTr7uzQNcZ0GOYst5LFqisYVy5KtG/t6issjSzAFI8xzL3+ZmU6Y2t86soR1a5dceKBqOrQ8rMcr
n1pEjGAtPLMag2uvxT2YEQMdxkGBt5yXMvy3+ho1mI777lufErCn8vETW9OuEQgXWhJP59WReF0y
whTArMA9ijin1rQq/prshDO8Ze5Ssdf7WL4Bn+oIdrlWKQ8F/x7mc2O75jSooWGCdip9eqtmL6WM
pb8heJEK2FYbbFgBoAiUOCmJUftQir1qgQ2AN7aTpImRw49UJQc9XdJaM0jO7g5Y2dY8R+y9nQUQ
KVkGE4e6HbcoMhLj/MB3BEteiSzzIaVfHsmEeTibe9b495yFfDwFCcshz9gqfysiEHPs5up1w1Ly
76SrRgMC6Y9qwMoz6Q5/ZseTnM8t+wUIdFY9we2WKK90f1/PGg6AiFgHDR+UCOjK1x7cpf4n4+f/
idU5QuH0xgAQ2LAA69SzPrV6kELlnIm3Fy2cFqr67GAClIc0y5rIQKZsSkC1smH6pTbFdCv4uGaY
duomNK7WQKfZNag/vi6ZQ/bVXnMNzvPzjALE3uxXw+oHjP4ulpN31sTk8vAXfKFryM8WrlC18iHR
h8XS1sOEav5u8CBVNdYBpyPaTFkx8RWjHSgnh0fGlixDNWP8e4SbslaInYzX/MGFOv+UsGNCcYnE
2yOeP0cK3sU68l8csxL8jX3xHwGHQ25ZIrRZiZkAK32X2vrbbGK/U8uTj6Qtf7JybP3tgfHEXcC/
4711no6W4dgfC2F4zQ3oQRTdbs0BjJmttewXzjFyw0sPXt/oCjy9ElzLLXUMcSF/Tlxytn9ccSmj
zRCeS60KBI92K7kBt3qJcg7oV+cjpgncUZnd6Ve5GU9duE/y6FqzJqN5BQEWb2JSTSt2dkgeEnHo
VtatMh9kBFy7i9bq0U4+qStRp9NZnjezfkd1/xG0c3pktWckiAjDjw/G4a67CebOQORT/515OoqC
n4GoQhADOijQYzVldlxC571TML99SWYWA2/5r0ii6ZKv5C2670ld7o+zRmIkKR89s4g7uZv2P2Oc
LgJV7V90LPL1IaPkI155YQq1m5kut4QIFlnOHjPuOMQRU7ar5y6Ys3y83kX8M2BEgn+cGN2HLe+n
hhbwfJnJJ5vQ6PHSBAjdhdYTMNfmcL2c53TKLQ32k8up3mArkQkCYfvLl9DIj6+3D+hxnUyJHY4W
c9nd9LRau1TiLMMKr4y7ca6di3QkvfI3OwKkw9pWSfTvOPWaiwPqWlIbC+TVN936SwYWjTmSNURr
DJfmidWWeozwxNOTtp6m1+PL9x14hBuin/4z5eMfb57jadARVdHzIbz8CUJ6tbfK8+NoU5qptyZd
8gtGkXzC24IiNitPhhAH/fFm3q/kkspNgW4S44EbSsd66apZdJkPKYLWCMBcLJ+1r8CTjFYS7dHP
AeuAJCcE+EsmVigK7b55Cq2uEVqAnci6+ktyG5yQDK50S+E3rw4yhz9tC6UyfQYQCgGDL9ixtKli
xs+sYgSR5RRcmyfOkYAy8IlJy5UBiLtcW9nU21wZFKMKMJsoXT9TCjjTddVZJgDTo8vLMJH4Ct2B
TxRvZkHeI1cUj0Bkcrdp1URp3mftpw/H2qoR7Nsy50p6RZ2pKVuwjf7HsOwsYP6usbuvjvVWx2ag
iJZl5PhEKLaet6mLl/IVcPpw1cCKJFoFsoORwkq8GTGsaPfVywezNimUScdxzNdP90ghxktvPuwe
r4fwEhHgmAYMx9EPJ/iUKdYH4TdXZ0f4JHgsrC2WbN7ZR6kbtawdjgouLbIDHxg0xmsB9IIaVVnT
nI3eCnvGrn59mlVKr0ztJ9GM5NSK1h4uNtg4bPG7RoIaA8xxi0eveRQFwW1c+gGuA2XOqHlxtFOK
bnRfkFpUuim5H8Ylf+3hJ6mnvOiriNEWOnagRDYsEEBWM2rttUeYBbciXFz7dJDStqYIjCdCkAPY
tk/zfg/MSBX3nOggZ0u6Fs58I/IaZr8ToRSLPI29ykfTPU+GK5gYYzwQe1/i5Mw34Na5DzfWNV5R
tl1ZMjbNozl/GusuW196IhEq0KZF/SiBMvx+DzlpKvKk0m9ZizUBZeHY/h+NqINMspyOmaWmPNrz
xtthfnz3GcL9OJC4eQ4SEpNbCM9ggd75JuspCfWIKIyt9pupqAMXjYabnMXP94AMzLwYQPFyqHfl
dmCx98IT1GvykKujpCUF+uWd+qhnbij6Bd8eWK2cSrgdLvfr9Bq9Yb+h6+oNTPlPMDlyaF12rTTe
oKuN5ag2ak1sIrDSr5lWlcxws5oZdPbtpX5a6oefQXp1FwU4yRuzUmXGWRT9m+arIZCCwoGspB6i
r0GR1LnoYsi2URPiA8F3Sl8kdzg3puZR0n5zTMQtG5p3VxMjC48HRkVEE/FKgLWHOo3EC2Hs44EI
vu56D28blN88QgPczOvW4tlSGdB2baJ9KNz9N82CwHjH4ykkOsjmYdTaGgn5yGT5nv8RVAg9Ksjh
7Kp2KO9TWVdRCtJFXxr0fMwf9JMvsvP7OG7/Htp9kadyLRHqmUVOqcKNY+EL4cRwXgfeAbftpAMB
U3qzexWoBboJUrHrz5zimQSBaRE8iUOQa73ilJGdmNqEOFaGMr3VVJVsi+CHj6J+sMZFjab2KXE1
YxkgwfYn0dSdn/wuRQ/vL2YLGcDnLZLoAloaEvx273DC3R3ogTCk0sOMYeyqfh4JyLFKgunfV062
7RkJjDQ8qmixGUFFFFCFg/K0maSWW40Sr+mIwa2Ds3KAElSIVOmHsOccmUCJ7d5SJqX5nK/nvE7g
qSRgWkQH9SHgfa2rRsL8b6SDkVUfaDGO5Pl4+7JJ6XoVzaFWbcUvLpnDUyKsVnX7lD0UThGv/8cJ
YyNLHvpuOEmVEOzlwdEDfqdDgUEjey5GBsdsIOgRP/Ap92DQ14RfOGwOIh25LH4lFNgGhOoVVs9Q
TlBUCW/enf1+PYfUq0hhjlNqYk9cYgVwgOZxcHifWkFHIqUfb8rs3EyXERKrhKFR7t0+7qegRVnJ
kTmRxmeqFSCMmtpC/Z/cxOaxWXTjtDuzOpRu4ELN4xT0iNb/cU3YwwsnEeqAVU9ugax0FTXEe+rx
o5ufyxn+pwJzETABZku1rL5L4TjZYLYhfWkUi8OJtowrg7DzJ1ZoKgjn5CvM7vVF7ZVu00Yf1RXg
CY3ojR/9TeTFIDf3lfAiK78lOdVvlyiri4B3SfPisdlv0rD0FXrClc+Mf/qb3O7vnaZeIPV/7EgF
BQQxEtN5iY5D0Q6yDDQ/LkX+aKttFV2UILucX6bxmUacOa+xSjSpTuQPPEsn0htIarujsDAgBbka
B1xZjCRGYem2EkUZbaUDQUrwAGigc4yW8YB/gfRX93IMuRnd+qyqOrKzSRJEWRP+cSn1gQHCpXKN
px4YMdwJkA+yOilgBKSJNq7RtxwSSMpIArfwsj/1GOl0gTuscFhmiHpcCwrmcIOvEqTKPgOSfEFP
RM/moakn4m/tHS9ijOjPflfOrX71EEEW0lOVmA3C4b/6ci68aO12Mpya3dKOAho7fB0N50bkehPi
o5w05aRbJIc4PlKo0AI8WgO/VgA/OZQh3OJej32dcGl8jmd2sEe6+sZLceLFovTTpxnmzH9QcY7+
4Wsp0g5JL188mafeZsMF/1j2NZNVG8exrfZcnP7LPKCh15kTDPTTGg+IrnWf51fjqR1q355FMd1E
L0qnmQQcYkjBL+/dqskPYqodGr1UXN/FxEjskQhU3hiP6W2P3y1srVXfiUSm0ww7KFl6TYgv0NSR
c27eoEbp2jcB9YOobYx482861GOZopMxCHCww2oGHpdCfvQkJybYsFCojNgQpw3aMY04Krj2gI9k
m4ia+HRw0oc9qku33xQpQhrbwYNWN1Jq+TtWrclYxPdJ0oX4/3KsNkNzCXEdW39L/8hbkJ+8QIb+
JlPi6MDSVpY2A7OFw+8YOU8DOCL8v+aUaSOqlzXHws1lvOf/ZN8B6K/GPF+CEB0eM5diPhG93WDG
G1rc1ZPzGnnqzUavfUMO2CxbBO3BfuFTtPc/KwF4aK9ubgbJPP8w0E03eSH0DEqNF1u4Rk6KZ15V
IY03nx21LOl1ePdCyABJ8CJy/+y6p/s4eZhLc7jJ8fGCaBjclxFlQ0Vx2PXMmfUqOu287eBYZNo5
xOV/6Y1u+f2AsysO2ECRTCTudgS5iT7bovtA4lNg9Yh40Xilki4O5l/iHzyNoYSIpcffxjiG78A+
js1VMIJMjvwKC9KxqnWwaY+4mJL/4vi5iE/ksW6YZWF6qMDFkU1YP4c7M/9LgBoRulNyNovPk3Nk
cjwOZgEefuYNQFuCwtFBL9m7mRhyNgSOpo+nCuGpx3iwYYxmkk1mpFFNP/Jzcc5RAhGbsQ9nxbnK
Ex712QTng4hfB/DytlfCoHIfmQuMkkY7u5vDl49Ks6coclpTINtP2oCLiZPg39p0EQRDrs+kdae3
f+gyH8bpkoehoOFLm93AUJeShCw5IbR5mpBE7/OgcgbZZKU9wuD7lQ9jWmbwnD2W5JBnqBXQLVcR
aquBWU6OUxZGEX2RQaZTIikDL4nyWocVj78Ton6CmpQuaN9+Y/444XHNKbyisqA5rfat2B10jJK9
s8QaI8D8ZQpzl4VXal1qmUaUiuymOyTnWMc+3m8za7iVQ2eyBbbrq7/2BuTmAvoFX/SDUj5liwMH
XMUxshug8CKe4fC9F7/VCnID68pR9egii2EZ6jzF2gkTf76+d67ROZdwbw8eKeVJ/4ZspVSBc3iF
GDOXQlymt98hwrOFPmFOI6Fxa09Q7aKG6FAm2sv+BjrNMDcJHV4DlBhhCDLFts5ZH4EO31xpPUU+
og1sus+RLxLXRcK0MWgK9mE//dMZKEGI8LH8sE8lSr6VfD+wWcg8C7DNFfZm3oYwLibdk8vSNs7m
jGywfWGec4k5RR/osilhnRbFR05qRqkVn28g5kSTbWX1zutLKBI8MBCWPCBJixoWQQb0vPpP/hRv
12Z1B3IgICOkIW9JswUALbqCCXJw4QzTuDzYXOXnuYvvh8JVodNWWqo+s03496qUVmV/B3HvEkJ/
N8lAp1tOLgJiVVfXIMuftGKeOb/Td/+qxzNafU97h9TuguhXlB+BTsnDLteJBtqNLbkStAr98X4v
Pcj/E3krLk8zwz3sx4wWmj+ifNQ3u+PnL5kmwxpHtdb4V5Hc/a9j+FimvA0FBf9Vv4Cmt2Vz1MSw
sMGJJ5ctk8XlZRZ0VhRuea8weLZkHkMF4UDh7Gc+1whkz8ZZlNH6Y8AYChXWKZj4LKj9Ui1+ENhg
LH3KYDJq1J3yyJHRVs0lV9rSOMp6ITvxnC8lX6tBV7NFIy2oVloKnt/Nz0pQbaW1//eZBwjMdaun
BY8AVX35O9s6BaH9rMU7MUTdSjY6v/UjYKs5w4wJylY2L73XdsBlDa1zAPFEtuAMXZSv46Uz8heQ
7mdT5sAyOjYIk4c7QB83cAguUsF/gW+4bWLvuQ2KOEir3j9noISvQLLWKNwpufeoD22d58Or/IoI
s4/XLXNzP+9ukq/ll7xQx+C2aSKHCAHvv4XJwhVXWSb4E/O9at9Q5KKvtf0NiyTAEFETwOfrFVoe
fRIuxSkvjnfwA2tMZbxlnMl5LNMpWD9KFQVGAhs8XAr1T0z99bO5tUMRTuLopwX1XIHao0FCXT6a
aMaM5AJs/A83oa16SCboRGGqW0faNGiZcRMaq/np9GYhb7c+/jA0KG2br3v2SLKoJ2VmYnEhQrQy
M1l0AK1ATtX4CwEw6PM90nsOjD5RxF12Qp3lLWwdaglN49emmt0nLWa2qvp6PKT9Xmr2iTs037qZ
Iaa/JvdnayKd/5KGZ+zrT1dziivE7Pn5Nwb4PJNibIsbZA/UCvZrDSxvce0jZhKk7eWOZb1HPJTA
T+rGYyjEtLJMN6+esUCqWjiSEyvObDUDz0knVqETZXnOMlYzWBl0b6xc9jVv6KemaXWtPiyCboNP
DlCRyuBuJ52Sp9yjxP2v20jBj84bAo2jXgU83C7a8bb9N3YXn6kqmNt1k+6TkRn51xaRP49m2mS/
CGCr2EAEMQP3rycyDtK3PRCSpkTFw8sIVmZwQzXvWiFJo7QXyw15O7kc8XFjQoeSfYOMwHO3omO0
rJX2ZJp4jRFnbk+/EDfsFgjlM1BcqA4umrBYemCGgDDSp5MOXO+FM7Qc6UiAY+6mY7qrGI/hfSlE
5PXD6RipAlJwm+Pi2fWxQoG3lOFP/6Ux1OzfrRYVqqV9600WErwt9lryhG+NSjB66eCaJ/L6nDiW
8YYPItZ/AX+WFOz+gDKAzVMBWvboLMsv1v0cUZZi4CsEL8VgNpowAam/+9EKaP/R0MjtILrWKhLM
leH0OyikwUt/kSBqODjvhQ4yZTbRQr9V3oQPeMk7GGS1PlEohhPj9i1cE07Bq0OtqCTL/iLYQzs8
/oSHfFHyTE35ddK5q3HKaHY0ToSE4lnYTyyOn7xkm9NvDynSTf6U/l8eJj6N3ulSpJFXGicLHf5u
ZzoOufXZXyH00X4BO25+TOT5uV82T5OPfa2+GEXsEZKSfjZPZl/PG8kkbxTsDHRBpekcUm+uOeV3
2Ur0qounfNACLRF88hyDd6+GMf/Ufla4F90XbNS+PTs1/aNW/B/mrK26nM1VCtvY1qihmqOgafQO
VST5kccvbzo5oiXLK2RMCFEhTYOyhnFZu8hh6bJOGP7vfw69u32d63qWd2w/lGrYBOOh/c2e+VtY
iIGoH8iHFRUYA1MoYHDHk6jzhXZgOq5zLlKe14QJcWR0yeRqMW1Zf729kBuwjbffJ2jLpWsRf9Fo
nzFYK/PwRbu1uZeSiEWOSroJ2Gd1S/UAlEJXKdbSETrJxNBSGFWOtX0k2pKNjOK4qkhu0/sNtuWs
cdOlVSO9zIw/pEfPgWGddpQC3YHRAH/y5FimsRWdJ7ZTNhl0Oo2wvF5eLwx31lD43VSshFtpx6uC
07cc8AJXn0EfXqzYZKg8CszC6KENyWdszfQgL4Z7JENyYRQ0tzz8RVS2kYey0kzyAPatuUg0E3Rf
qWL+lJv6YkLZ2d8dNvQkT0U+8507srz/o1qtfwlW/iPS9G0wV8uZKuaKyylRHix9hLeFLwpc446K
KtrqhaVMwW4TuiBV8GyFT9jZkIRN3P8YLUw1hgVx4/P1zmmkpPPj/vIMV6kovBGpgV1gbJB+sZbF
cJlNbN/1m0B5u4rOaPbp6ZOH8XDzPo+p2NgTaPTdVGjp25Smsqyxktn1/7poaJgwbf/I743m5YRk
DSFl2vtVf72f5NB4Dh7NgrZNku+EtEIl0C1mVgsdgH3RuCvEm4yPzvRruddT/V9Jbg8B4BIRunZX
izM5HbG75cnxFvK8fOB5O72Y8O0Sl16jRMlhg5n1aNkj1YK4T59JelF0n5gWUBG8rVVpMR9Py2fR
0wSewiwWGbhKovh0yYAWRcsHUtZLX6abie9nxZVWX9/TYGQajBIQvgNKmmZtp8dr95DpkFlQQ6kV
UlwdUXfLWbwXlXTTVgpyNEvPhDUV09quiJNSS4sy1QV6SVaI1a5Gm8g/u056dHJ0Mt5NDZvoiqad
0LDYDYq+CYSLvF9WOHwhrQFNTQPxsYSNIS6JutkO/gfbbO9oZGVybOSlphqgWUeTSmWBbTR0Xz63
KdHIwPr1geI91G5XPFfO9rvQGwlQ0JUlqfFm/BSPxP4p9nqfvfQw5ki1f7Hw5r0jq6LvUyX932S2
Mih2prz/5q+Hv9gESK2E+gp1rcp+8n0UNrYhpjclaQc37IC2k6Ygp0kZAHqX2IFtkpCa7JMyN0gW
hhTf+hT/ZI57u1r7mrMHIY7+NV+yrhblk33qH1ArWrv84KPPWbEhOktKnfQpb68SoWZQUGmJvwsh
UdQfj+mFN11JTjsdcO8YyPhFyYyLiehkJS5S9tSdOBIQ26YG4SpRdZeOf1O6hygSSUhMm3qqsj1+
zCvV6LcT1Nqo9g+J8OM0K1herjBFvs89MnOWqRmryauYRKMQaRtdC2I4CJ0gPGdzccivK8SbPg2N
Y7czdmYqeBluZYigkeur/gu77+P5VqsGyafXUdSvPRiM2iTUY2svmjvKH2/03WCy1tNNH1I2EGzR
ugO6PE7BBG9MfkOCLbAqoNW59YjQlBCJauAXygf+NyQ22yEQ0AzGml9+4NbFQRFh/7WO4D6G500T
V7n6lSSQ/S9BLTv4Veq6Tl+EZFG1A/JLlXV/ROKcQru4BVlF6pLWYqoFFr8+50abS6gI/gROLPgW
mCdGJCcJiswN8YCfoVYJy1LtaKbDskXcCOYoXkqk8JyiuOFZMf9RkgMPD9n1yLan98dqWttud/I9
CRy+wAAHHk+ZQ6MdnQxHd+xa60TRgBQUAovu2aJPdRaHeP6ZoBN7zyxaPwoCaOZfUKzxd6JAvKwR
SpJQbzHIXO4IvroZIDybEEgX5F2+qH6lDEUUqrZZF4V9vnIsV433NXZ7QxvIrV9NFQ26k5gYb5Sb
JSnDzk3ig7ie2boTYVSEmQQuvPyLCZsIgqlVwAZ+vv2m25IWU8w6D37mQYqPNs5PR2AoQ5DMulVl
MgcmrwcsE13/6MwnYxDGraoAYv/rdbeOwwHlXRQUeNRVuqaaAzBoj62AmQ+4sH+Foj46sOPki8nA
C8vpImshMm0hZN5IFsKJRIYvgZbsAopdGVkut2i91TNWIF6Q7YkRJxl6q1UUqA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_datamover is
  port (
    \out\ : out STD_LOGIC;
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    ovrflo_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    empty : in STD_LOGIC;
    rd_rst_busy : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 80 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_datamover : entity is "axi_datamover";
end design_0_IR_vdma_0_axi_datamover;

architecture STRUCTURE of design_0_IR_vdma_0_axi_datamover is
begin
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.design_0_IR_vdma_0_axi_datamover_s2mm_full_wrap
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      Q(0) => Q(0),
      S(0) => S(0),
      cmnd_wr => cmnd_wr,
      datamover_idle => datamover_idle,
      decerr_i => decerr_i,
      dma_err => dma_err,
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      \in\(80 downto 0) => \in\(80 downto 0),
      interr_i => interr_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(63 downto 0) => m_axi_s2mm_awaddr(63 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => m_axi_s2mm_awsize(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\ => \out\,
      ovrflo_err0 => ovrflo_err0,
      rd_rst_busy => rd_rst_busy,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      slverr_i => slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_afifo_builtin is
  port (
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    empty : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    \gf36e2_inst.sngfifo36e2\ : out STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    strm_not_finished_no_dwidth : out STD_LOGIC;
    srst : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : in STD_LOGIC;
    s_valid_reg : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0\ : in STD_LOGIC;
    s_valid_reg_0 : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_afifo_builtin : entity is "axi_vdma_afifo_builtin";
end design_0_IR_vdma_0_axi_vdma_afifo_builtin;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_afifo_builtin is
  signal \^dout\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal fifo_full_i : STD_LOGIC;
  signal fifo_rden : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_rst_busy_sig : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_4\ : label is "soft_lutpair60";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fg_builtin_fifo_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fg_builtin_fifo_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fg_builtin_fifo_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fg_builtin_fifo_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fg_builtin_fifo_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fg_builtin_fifo_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fg_builtin_fifo_inst : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fg_builtin_fifo_inst : label is "";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fg_builtin_fifo_inst : label is 33;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fg_builtin_fifo_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fg_builtin_fifo_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fg_builtin_fifo_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fg_builtin_fifo_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fg_builtin_fifo_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fg_builtin_fifo_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fg_builtin_fifo_inst : label is "";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fg_builtin_fifo_inst : label is 33;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fg_builtin_fifo_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fg_builtin_fifo_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fg_builtin_fifo_inst : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fg_builtin_fifo_inst : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fg_builtin_fifo_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fg_builtin_fifo_inst : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fg_builtin_fifo_inst : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fg_builtin_fifo_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fg_builtin_fifo_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fg_builtin_fifo_inst : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fg_builtin_fifo_inst : label is "";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fg_builtin_fifo_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fg_builtin_fifo_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fg_builtin_fifo_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fg_builtin_fifo_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fg_builtin_fifo_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fg_builtin_fifo_inst : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fg_builtin_fifo_inst : label is 10;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fg_builtin_fifo_inst : label is 9;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fg_builtin_fifo_inst : label is 3946;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fg_builtin_fifo_inst : label is 3936;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fg_builtin_fifo_inst : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fg_builtin_fifo_inst : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fg_builtin_fifo_inst : label is 10;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fg_builtin_fifo_inst : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fg_builtin_fifo_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fg_builtin_fifo_inst : label is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fg_builtin_fifo_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fg_builtin_fifo_inst : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fg_builtin_fifo_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fg_builtin_fifo_inst : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fg_builtin_fifo_inst : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of fg_builtin_fifo_inst : label is "soft";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of fg_builtin_fifo_inst : label is "true";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_2 : label is "soft_lutpair60";
begin
  dout(32 downto 0) <= \^dout\(32 downto 0);
  empty <= \^empty\;
  rd_rst_busy <= \^rd_rst_busy\;
  wr_en <= \^wr_en\;
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002000200"
    )
        port map (
      I0 => \out\,
      I1 => \^rd_rst_busy\,
      I2 => \^empty\,
      I3 => \^dout\(32),
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      I5 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      O => sig_s_ready_out_reg
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \^empty\,
      I2 => \^rd_rst_busy\,
      I3 => \out\,
      O => \gf36e2_inst.sngfifo36e2\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8880FFFF0000"
    )
        port map (
      I0 => \^wr_en\,
      I1 => din(32),
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1\,
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_2\,
      I4 => s2mm_fsync_out_i,
      I5 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0\,
      O => strm_not_finished_no_dwidth
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^wr_en\,
      I1 => din(32),
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0\,
      O => sig_last_reg_out_reg
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88808888"
    )
        port map (
      I0 => \^wr_en\,
      I1 => din(32),
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1\,
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_2\,
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0\,
      I5 => s2mm_fsync_out_i,
      O => E(0)
    );
fg_builtin_fifo_inst: entity work.design_0_IR_vdma_0_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(11 downto 0) => NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED(11 downto 0),
      dbiterr => NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED,
      din(32 downto 0) => din(32 downto 0),
      dout(32 downto 0) => \^dout\(32 downto 0),
      empty => \^empty\,
      full => fifo_full_i,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => m_axi_s2mm_aclk,
      rd_data_count(11 downto 0) => NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => fifo_rden,
      rd_rst => '0',
      rd_rst_busy => \^rd_rst_busy\,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED,
      valid => NLW_fg_builtin_fifo_inst_valid_UNCONNECTED,
      wr_ack => NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED,
      wr_clk => s_axis_s2mm_aclk,
      wr_data_count(11 downto 0) => NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => \^wr_en\,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy_sig
    );
fg_builtin_fifo_inst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => s_valid_reg_0,
      I1 => wr_rst_busy_sig,
      I2 => fifo_full_i,
      I3 => s_valid_reg,
      I4 => s2mm_fsync_out_i,
      I5 => s_axis_fifo_ainit_nosync,
      O => \^wr_en\
    );
fg_builtin_fifo_inst_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \out\,
      I1 => \^rd_rst_busy\,
      I2 => \^empty\,
      O => fifo_rden
    );
sig_m_valid_dup_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => \^rd_rst_busy\,
      O => \gf36e2_inst.sngfifo36e2_0\
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
        port map (
      I0 => wr_rst_busy_sig,
      I1 => fifo_full_i,
      I2 => s_valid_reg,
      I3 => s2mm_fsync_out_i,
      I4 => s_axis_fifo_ainit_nosync,
      I5 => sig_s_ready_out_reg_0,
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma_s2mm_linebuf is
  port (
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    empty : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    fifo_wren : out STD_LOGIC;
    run_stop_reg : out STD_LOGIC;
    p_in_d1_cdc_from : out STD_LOGIC;
    s2mm_fsync_out_m_i : out STD_LOGIC;
    \gf36e2_inst.sngfifo36e2\ : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\ : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : out STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err : out STD_LOGIC;
    fsize_mismatch_err_s10 : out STD_LOGIC;
    s2mm_fsync_core : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    strm_not_finished_no_dwidth : out STD_LOGIC;
    srst : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_tlast_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    scndry_reset2 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    scndry_reset2_0 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    prmry_in_xored : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s_valid_reg : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\ : in STD_LOGIC;
    s2mm_fsize_mismatch_err_s : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0\ : in STD_LOGIC;
    s_axis_s2mm_tuser_d1 : in STD_LOGIC;
    s_axis_s2mm_tuser_signal : in STD_LOGIC;
    s_valid_reg_0 : in STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[11]\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_0\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[7]\ : in STD_LOGIC;
    fsize_mismatch_err_s1 : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma_s2mm_linebuf : entity is "axi_vdma_s2mm_linebuf";
end design_0_IR_vdma_0_axi_vdma_s2mm_linebuf;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma_s2mm_linebuf is
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_36\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_37\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_3_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_5_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\ : STD_LOGIC;
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_af_threshold : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data_count_af_threshold_cdc_tig : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg of data_count_af_threshold_cdc_tig : signal is "true";
  signal data_count_af_threshold_d1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg of data_count_af_threshold_d1 : signal is "true";
  signal delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s : STD_LOGIC;
  signal delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 : STD_LOGIC;
  signal delay_s2mm_fsync_core_till_mmap_done_flag : STD_LOGIC;
  signal delay_s2mm_fsync_core_till_mmap_done_flag_d1 : STD_LOGIC;
  signal dm_halt_reg : STD_LOGIC;
  signal done_vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal fsize_err_to_dm_halt_flag : STD_LOGIC;
  signal fsync_src_select_cdc_tig : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of fsync_src_select_cdc_tig : signal is "true";
  signal fsync_src_select_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of fsync_src_select_d1 : signal is "true";
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^run_stop_reg\ : STD_LOGIC;
  signal \^s_axis_fifo_ainit_nosync\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_5\ : label is "soft_lutpair62";
begin
  run_stop_reg <= \^run_stop_reg\;
  s_axis_fifo_ainit_nosync <= \^s_axis_fifo_ainit_nosync\;
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized1_23\
     port map (
      D(12 downto 0) => p_1_in(12 downto 0),
      E(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ => s2mm_fsync_out_m_i,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_3\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(12 downto 0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(12 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_2_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_2_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_36\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_2_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_3_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_37\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_2_n_0\,
      Q(12 downto 0) => done_vsize_counter(12 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_reset2 => scndry_reset2,
      scndry_reset2_0 => scndry_reset2_0
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized3_24\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_0\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\ => s_valid_reg,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\ => \sig_user_skid_reg_reg[0]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_1\ => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_2\ => \^run_stop_reg\,
      delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      delay_s2mm_fsync_core_till_mmap_done_flag => delay_s2mm_fsync_core_till_mmap_done_flag,
      delay_s2mm_fsync_core_till_mmap_done_flag_d1 => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      dm_halt_reg => dm_halt_reg,
      fsize_err_to_dm_halt_flag => fsize_err_to_dm_halt_flag,
      fsize_mismatch_err_s10 => fsize_mismatch_err_s10,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_fsize_mismatch_err_s => s2mm_fsize_mismatch_err_s,
      s2mm_fsync_core => s2mm_fsync_core,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_fsync_d1_reg => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0\,
      scndry_reset2 => scndry_reset2,
      scndry_reset2_0 => scndry_reset2_0
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized3_25\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \^run_stop_reg\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_1\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\ => s_valid_reg_0,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\ => \sig_user_skid_reg_reg[0]\,
      delay_s2mm_fsync_core_till_mmap_done_flag => delay_s2mm_fsync_core_till_mmap_done_flag,
      drop_fsync_d_pulse_gen_fsize_less_err => drop_fsync_d_pulse_gen_fsize_less_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tuser_d1 => s_axis_s2mm_tuser_d1,
      s_axis_s2mm_tuser_signal => s_axis_s2mm_tuser_signal,
      scndry_reset2 => scndry_reset2,
      scndry_reset2_0 => scndry_reset2_0
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized3_26\
     port map (
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_1\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3\,
      delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      dm_halt_reg => dm_halt_reg,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      fsize_err_to_dm_halt_flag => fsize_err_to_dm_halt_flag,
      fsize_mismatch_err_s1 => fsize_mismatch_err_s1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_fsize_mismatch_err_s => s2mm_fsize_mismatch_err_s,
      s2mm_halt => s2mm_halt,
      s_axis_fifo_ainit_nosync => \^s_axis_fifo_ainit_nosync\,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_reset2 => scndry_reset2,
      scndry_reset2_0 => scndry_reset2_0,
      \sig_user_skid_reg_reg[0]\ => \sig_user_skid_reg_reg[0]\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(0),
      Q => crnt_vsize_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(10),
      Q => crnt_vsize_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(11),
      Q => crnt_vsize_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(12),
      Q => crnt_vsize_cdc_tig(12),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(1),
      Q => crnt_vsize_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(2),
      Q => crnt_vsize_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(3),
      Q => crnt_vsize_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(4),
      Q => crnt_vsize_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(5),
      Q => crnt_vsize_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(6),
      Q => crnt_vsize_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(7),
      Q => crnt_vsize_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(8),
      Q => crnt_vsize_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(9),
      Q => crnt_vsize_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(0),
      Q => crnt_vsize_d1(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(10),
      Q => crnt_vsize_d1(10),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(11),
      Q => crnt_vsize_d1(11),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(12),
      Q => crnt_vsize_d1(12),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(1),
      Q => crnt_vsize_d1(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(2),
      Q => crnt_vsize_d1(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(3),
      Q => crnt_vsize_d1(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(4),
      Q => crnt_vsize_d1(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(5),
      Q => crnt_vsize_d1(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(6),
      Q => crnt_vsize_d1(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(7),
      Q => crnt_vsize_d1(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(8),
      Q => crnt_vsize_d1(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(9),
      Q => crnt_vsize_d1(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(0),
      Q => data_count_af_threshold_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(10),
      Q => data_count_af_threshold_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(11),
      Q => data_count_af_threshold_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(1),
      Q => data_count_af_threshold_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(2),
      Q => data_count_af_threshold_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(3),
      Q => data_count_af_threshold_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(4),
      Q => data_count_af_threshold_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(5),
      Q => data_count_af_threshold_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(6),
      Q => data_count_af_threshold_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(7),
      Q => data_count_af_threshold_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(8),
      Q => data_count_af_threshold_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(9),
      Q => data_count_af_threshold_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(0),
      Q => data_count_af_threshold_d1(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(10),
      Q => data_count_af_threshold_d1(10),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(11),
      Q => data_count_af_threshold_d1(11),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(1),
      Q => data_count_af_threshold_d1(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(2),
      Q => data_count_af_threshold_d1(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(3),
      Q => data_count_af_threshold_d1(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(4),
      Q => data_count_af_threshold_d1(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(5),
      Q => data_count_af_threshold_d1(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(6),
      Q => data_count_af_threshold_d1(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(7),
      Q => data_count_af_threshold_d1(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(8),
      Q => data_count_af_threshold_d1(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(9),
      Q => data_count_af_threshold_d1(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_dmacr(1),
      Q => fsync_src_select_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_dmacr(2),
      Q => fsync_src_select_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => fsync_src_select_cdc_tig(0),
      Q => fsync_src_select_d1(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => fsync_src_select_cdc_tig(1),
      Q => fsync_src_select_d1(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO\: entity work.design_0_IR_vdma_0_axi_vdma_afifo_builtin
     port map (
      E(0) => E(0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_2_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_2_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_2\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_2\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1\,
      din(32) => s_axis_s2mm_tlast_i,
      din(31 downto 0) => Q(31 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      \gf36e2_inst.sngfifo36e2\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_37\,
      \gf36e2_inst.sngfifo36e2_0\ => \gf36e2_inst.sngfifo36e2\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_rst_busy => rd_rst_busy,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s_axis_fifo_ainit_nosync => \^s_axis_fifo_ainit_nosync\,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid_reg => s_valid_reg,
      s_valid_reg_0 => s_valid_reg_0,
      sig_last_reg_out_reg => sig_last_reg_out_reg,
      sig_s_ready_out_reg => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_36\,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg,
      srst => srst,
      strm_not_finished_no_dwidth => strm_not_finished_no_dwidth,
      wr_en => fifo_wren
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_1\,
      Q => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      Q => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      R => scndry_reset2_0
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_1\,
      Q => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_0\,
      Q => delay_s2mm_fsync_core_till_mmap_done_flag,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => done_vsize_counter(7),
      I1 => done_vsize_counter(8),
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_2_n_0\,
      I3 => done_vsize_counter(6),
      I4 => done_vsize_counter(5),
      I5 => done_vsize_counter(9),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => done_vsize_counter(1),
      I1 => done_vsize_counter(0),
      I2 => done_vsize_counter(2),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_2_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => done_vsize_counter(2),
      I1 => done_vsize_counter(0),
      I2 => done_vsize_counter(1),
      I3 => done_vsize_counter(4),
      I4 => done_vsize_counter(3),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_2_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_2_n_0\,
      I1 => done_vsize_counter(6),
      I2 => done_vsize_counter(5),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_2_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(0),
      Q => done_vsize_counter(0),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(10),
      Q => done_vsize_counter(10),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(11),
      Q => done_vsize_counter(11),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(12),
      Q => done_vsize_counter(12),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(1),
      Q => done_vsize_counter(1),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(2),
      Q => done_vsize_counter(2),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(3),
      Q => done_vsize_counter(3),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(4),
      Q => done_vsize_counter(4),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(5),
      Q => done_vsize_counter(5),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(6),
      Q => done_vsize_counter(6),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(7),
      Q => done_vsize_counter(7),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(8),
      Q => done_vsize_counter(8),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => p_1_in(9),
      Q => done_vsize_counter(9),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3\,
      Q => fsize_err_to_dm_halt_flag,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => done_vsize_counter(9),
      I1 => done_vsize_counter(10),
      I2 => done_vsize_counter(12),
      I3 => done_vsize_counter(11),
      I4 => done_vsize_counter(8),
      I5 => done_vsize_counter(7),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_2_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => done_vsize_counter(0),
      I1 => done_vsize_counter(1),
      I2 => done_vsize_counter(2),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_5_n_0\,
      I4 => done_vsize_counter(3),
      I5 => done_vsize_counter(4),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_3_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => done_vsize_counter(5),
      I1 => done_vsize_counter(6),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_5_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_3\,
      Q => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\,
      R => SR(0)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => crnt_vsize_d1(0),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(0),
      O => D(0)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => crnt_vsize_d1(10),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(10),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(9),
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[11]\,
      O => D(10)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
        port map (
      I0 => crnt_vsize_d1(11),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(11),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(9),
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(10),
      I5 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[11]\,
      O => D(11)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => crnt_vsize_d1(12),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(12),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(11),
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_0\,
      O => D(12)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => crnt_vsize_d1(1),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(0),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(1),
      O => D(1)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => crnt_vsize_d1(2),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(0),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(1),
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(2),
      O => D(2)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => crnt_vsize_d1(3),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(3),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(0),
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(1),
      I5 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(2),
      O => D(3)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => crnt_vsize_d1(4),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(4),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]\,
      O => D(4)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => crnt_vsize_d1(5),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(5),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(4),
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]\,
      O => D(5)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B88BB8B8"
    )
        port map (
      I0 => crnt_vsize_d1(6),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(6),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(5),
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]\,
      I5 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(4),
      O => D(6)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => crnt_vsize_d1(7),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(7),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(6),
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[7]\,
      O => D(7)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => crnt_vsize_d1(8),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(8),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1\,
      O => D(8)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => crnt_vsize_d1(9),
      I1 => s2mm_fsync_out_i,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(9),
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[11]\,
      O => D(9)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(11)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(10)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(8)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(7)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(6)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(5)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(4)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(3)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0_axi_vdma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_fsync : in STD_LOGIC;
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync : in STD_LOGIC;
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_buffer_empty : out STD_LOGIC;
    mm2s_buffer_almost_empty : out STD_LOGIC;
    s2mm_buffer_full : out STD_LOGIC;
    s2mm_buffer_almost_full : out STD_LOGIC;
    mm2s_fsync_out : out STD_LOGIC;
    s2mm_fsync_out : out STD_LOGIC;
    mm2s_prmtr_update : out STD_LOGIC;
    s2mm_prmtr_update : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_vdma_tstvec : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of design_0_IR_vdma_0_axi_vdma : entity is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_0_IR_vdma_0_axi_vdma : entity is "zynquplus";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of design_0_IR_vdma_0_axi_vdma : entity is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of design_0_IR_vdma_0_axi_vdma : entity is 512;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of design_0_IR_vdma_0_axi_vdma : entity is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of design_0_IR_vdma_0_axi_vdma : entity is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of design_0_IR_vdma_0_axi_vdma : entity is 32;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of design_0_IR_vdma_0_axi_vdma : entity is 64;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of design_0_IR_vdma_0_axi_vdma : entity is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of design_0_IR_vdma_0_axi_vdma : entity is 64;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of design_0_IR_vdma_0_axi_vdma : entity is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of design_0_IR_vdma_0_axi_vdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of design_0_IR_vdma_0_axi_vdma : entity is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of design_0_IR_vdma_0_axi_vdma : entity is 6;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of design_0_IR_vdma_0_axi_vdma : entity is 4096;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of design_0_IR_vdma_0_axi_vdma : entity is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of design_0_IR_vdma_0_axi_vdma : entity is 128;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of design_0_IR_vdma_0_axi_vdma : entity is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of design_0_IR_vdma_0_axi_vdma : entity is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of design_0_IR_vdma_0_axi_vdma : entity is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of design_0_IR_vdma_0_axi_vdma : entity is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of design_0_IR_vdma_0_axi_vdma : entity is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of design_0_IR_vdma_0_axi_vdma : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_0_IR_vdma_0_axi_vdma : entity is "axi_vdma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_0_IR_vdma_0_axi_vdma : entity is "yes";
  attribute ip_group : string;
  attribute ip_group of design_0_IR_vdma_0_axi_vdma : entity is "LOGICORE";
  attribute iptype : string;
  attribute iptype of design_0_IR_vdma_0_axi_vdma : entity is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of design_0_IR_vdma_0_axi_vdma : entity is "TRUE";
end design_0_IR_vdma_0_axi_vdma;

architecture STRUCTURE of design_0_IR_vdma_0_axi_vdma is
  signal \<const0>\ : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_100 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_101 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_102 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_103 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_104 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_105 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_106 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_107 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_108 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_109 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_110 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_111 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_112 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_113 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_114 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_115 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_116 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_117 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_118 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_119 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_120 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_121 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_122 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_123 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_124 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_70 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_87 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_90 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_91 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_92 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_93 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_94 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_95 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_96 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_97 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_98 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_99 : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\ : STD_LOGIC;
  signal \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_10\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_11\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_12\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_6\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_16\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_44\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_45\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_47\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_48\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_55\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_56\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_57\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_59\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_60\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_61\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_62\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_39\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_40\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_45\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_321\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_322\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_323\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_324\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_325\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_326\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_327\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_328\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_329\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_330\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_331\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_332\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_333\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_334\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_335\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_336\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_337\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_338\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_339\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_340\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_341\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_342\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_83\ : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_13 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_22 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_23 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_4 : STD_LOGIC;
  signal \I_CMDSTS/decerr_i\ : STD_LOGIC;
  signal \I_CMDSTS/interr_i\ : STD_LOGIC;
  signal \I_CMDSTS/ovrflo_err0\ : STD_LOGIC;
  signal \I_CMDSTS/s_axis_cmd_tvalid0\ : STD_LOGIC;
  signal \I_CMDSTS/slverr_i\ : STD_LOGIC;
  signal \I_CMDSTS/uf_err1\ : STD_LOGIC;
  signal \I_CMDSTS/undrflo_err0\ : STD_LOGIC;
  signal \I_DMA_REGISTER/irqdelay_wren_i0\ : STD_LOGIC;
  signal \I_DMA_REGISTER/irqthresh_wren_i0\ : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_14 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_8 : STD_LOGIC;
  signal I_RST_MODULE_n_12 : STD_LOGIC;
  signal I_RST_MODULE_n_15 : STD_LOGIC;
  signal I_RST_MODULE_n_16 : STD_LOGIC;
  signal I_RST_MODULE_n_17 : STD_LOGIC;
  signal I_RST_MODULE_n_8 : STD_LOGIC;
  signal \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2\ : STD_LOGIC;
  signal \I_SM/cmnds_queued0\ : STD_LOGIC;
  signal \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\ : STD_LOGIC;
  signal \I_SM/fsize_mismatch_err_s1\ : STD_LOGIC;
  signal \I_SM/fsize_mismatch_err_s10\ : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle\ : STD_LOGIC;
  signal ch2_delay_cnt_en : STD_LOGIC;
  signal ch2_delay_count0 : STD_LOGIC;
  signal ch2_dly_fast_cnt0 : STD_LOGIC;
  signal ch2_irqthresh_decr_mask_sig : STD_LOGIC;
  signal cmnd_wr : STD_LOGIC;
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal d_tready_before_fsync : STD_LOGIC;
  signal d_tready_before_fsync_clr_flag1 : STD_LOGIC;
  signal d_tready_sof_late : STD_LOGIC;
  signal dm2linebuf_s2mm_tready : STD_LOGIC;
  signal dma_err : STD_LOGIC;
  signal drop_fsync_d_pulse_gen_fsize_less_err : STD_LOGIC;
  signal fifo_empty_i : STD_LOGIC;
  signal fifo_wren : STD_LOGIC;
  signal frame_sync_out0 : STD_LOGIC;
  signal initial_frame : STD_LOGIC;
  signal linebuf2dm_s2mm_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal linebuf2dm_s2mm_tlast : STD_LOGIC;
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axis_s2mm_sts_tready : STD_LOGIC;
  signal mask_fsync_out_i : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal prmtr_update_complete : STD_LOGIC;
  signal rd_rst_busy_sig : STD_LOGIC;
  signal repeat_frame : STD_LOGIC;
  signal run_stop_reg : STD_LOGIC;
  signal s2mm_axi2ip_wrce : STD_LOGIC_VECTOR ( 48 downto 10 );
  signal s2mm_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_axis_resetn : STD_LOGIC;
  signal s2mm_cdc2dmac_fsync : STD_LOGIC;
  signal s2mm_chnl_current_frame : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s2mm_crnt_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s2mm_dly_irq_set : STD_LOGIC;
  signal s2mm_dm_prmry_resetn : STD_LOGIC;
  signal s2mm_dmac2cdc_fsync_out : STD_LOGIC;
  signal s2mm_dmacr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_dmasr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal s2mm_dmasr_halted_s : STD_LOGIC;
  signal s2mm_frmstr_err_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s2mm_fsize_less_err_flag_10 : STD_LOGIC;
  signal s2mm_fsize_mismatch_err : STD_LOGIC;
  signal s2mm_fsize_mismatch_err_s : STD_LOGIC;
  signal s2mm_fsize_more_or_sof_late : STD_LOGIC;
  signal s2mm_fsize_more_or_sof_late_s : STD_LOGIC;
  signal s2mm_fsync_core : STD_LOGIC;
  signal s2mm_fsync_out_i : STD_LOGIC;
  signal s2mm_fsync_out_m_i : STD_LOGIC;
  signal s2mm_halt : STD_LOGIC;
  signal s2mm_halt_cmplt : STD_LOGIC;
  signal s2mm_ioc_irq_set : STD_LOGIC;
  signal s2mm_ip2axi_frame_ptr_ref : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s2mm_ip2axi_frame_store : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s2mm_ip2axi_introut : STD_LOGIC;
  signal s2mm_ip2axi_rddata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_lsize_mismatch_err : STD_LOGIC;
  signal s2mm_lsize_more_mismatch_err : STD_LOGIC;
  signal s2mm_m_frame_ptr_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s2mm_packet_sof : STD_LOGIC;
  signal s2mm_prmry_resetn : STD_LOGIC;
  signal s2mm_prmtr_updt_complete : STD_LOGIC;
  signal s2mm_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s2mm_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s2mm_reg_module_strt_addr_64[0]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \s2mm_reg_module_strt_addr_64[1]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \s2mm_reg_module_strt_addr_64[2]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s2mm_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s2mm_soft_reset : STD_LOGIC;
  signal s2mm_stop : STD_LOGIC;
  signal s2mm_tstvect_fsync : STD_LOGIC;
  signal s2mm_tuser_to_fsync_out : STD_LOGIC;
  signal s2mm_valid_frame_sync : STD_LOGIC;
  signal s2mm_valid_frame_sync_cmb : STD_LOGIC;
  signal s2mm_valid_video_prmtrs : STD_LOGIC;
  signal s_axi_lite_resetn : STD_LOGIC;
  signal s_axis_fifo_ainit_nosync : STD_LOGIC;
  signal s_axis_s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal s_axis_s2mm_cmd_tvalid : STD_LOGIC;
  signal s_axis_s2mm_tdata_signal : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_axis_s2mm_tlast_i : STD_LOGIC;
  signal s_axis_s2mm_tuser_d1 : STD_LOGIC;
  signal s_axis_s2mm_tuser_signal : STD_LOGIC;
  signal s_axis_s2mm_tvalid_signal : STD_LOGIC;
  signal sig_reset_reg : STD_LOGIC;
  signal stop_i : STD_LOGIC;
  signal strm_all_lines_rcvd_no_dwidth : STD_LOGIC;
  signal strm_not_finished_no_dwidth : STD_LOGIC;
  signal vsize_counter_no_dwidth : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute dont_touch : string;
  attribute dont_touch of m_axi_mm2s_aclk : signal is "true";
  attribute dont_touch of m_axi_s2mm_aclk : signal is "true";
begin
  axi_vdma_tstvec(63) <= \<const0>\;
  axi_vdma_tstvec(62) <= \<const0>\;
  axi_vdma_tstvec(61) <= \<const0>\;
  axi_vdma_tstvec(60) <= \<const0>\;
  axi_vdma_tstvec(59) <= \<const0>\;
  axi_vdma_tstvec(58) <= \<const0>\;
  axi_vdma_tstvec(57) <= \<const0>\;
  axi_vdma_tstvec(56) <= \<const0>\;
  axi_vdma_tstvec(55) <= \<const0>\;
  axi_vdma_tstvec(54) <= \<const0>\;
  axi_vdma_tstvec(53) <= \<const0>\;
  axi_vdma_tstvec(52) <= \<const0>\;
  axi_vdma_tstvec(51) <= \<const0>\;
  axi_vdma_tstvec(50) <= \<const0>\;
  axi_vdma_tstvec(49) <= \<const0>\;
  axi_vdma_tstvec(48) <= \<const0>\;
  axi_vdma_tstvec(47) <= \<const0>\;
  axi_vdma_tstvec(46) <= \<const0>\;
  axi_vdma_tstvec(45) <= \<const0>\;
  axi_vdma_tstvec(44) <= \<const0>\;
  axi_vdma_tstvec(43) <= \<const0>\;
  axi_vdma_tstvec(42) <= \<const0>\;
  axi_vdma_tstvec(41) <= \<const0>\;
  axi_vdma_tstvec(40) <= \<const0>\;
  axi_vdma_tstvec(39) <= \<const0>\;
  axi_vdma_tstvec(38) <= \<const0>\;
  axi_vdma_tstvec(37) <= \<const0>\;
  axi_vdma_tstvec(36) <= \<const0>\;
  axi_vdma_tstvec(35) <= \<const0>\;
  axi_vdma_tstvec(34) <= \<const0>\;
  axi_vdma_tstvec(33) <= \<const0>\;
  axi_vdma_tstvec(32) <= \<const0>\;
  axi_vdma_tstvec(31) <= \<const0>\;
  axi_vdma_tstvec(30) <= \<const0>\;
  axi_vdma_tstvec(29) <= \<const0>\;
  axi_vdma_tstvec(28) <= \<const0>\;
  axi_vdma_tstvec(27) <= \<const0>\;
  axi_vdma_tstvec(26) <= \<const0>\;
  axi_vdma_tstvec(25) <= \<const0>\;
  axi_vdma_tstvec(24) <= \<const0>\;
  axi_vdma_tstvec(23) <= \<const0>\;
  axi_vdma_tstvec(22) <= \<const0>\;
  axi_vdma_tstvec(21) <= \<const0>\;
  axi_vdma_tstvec(20) <= \<const0>\;
  axi_vdma_tstvec(19) <= \<const0>\;
  axi_vdma_tstvec(18) <= \<const0>\;
  axi_vdma_tstvec(17) <= \<const0>\;
  axi_vdma_tstvec(16) <= \<const0>\;
  axi_vdma_tstvec(15) <= \<const0>\;
  axi_vdma_tstvec(14) <= \<const0>\;
  axi_vdma_tstvec(13) <= \<const0>\;
  axi_vdma_tstvec(12) <= \<const0>\;
  axi_vdma_tstvec(11) <= \<const0>\;
  axi_vdma_tstvec(10) <= \<const0>\;
  axi_vdma_tstvec(9) <= \<const0>\;
  axi_vdma_tstvec(8) <= \<const0>\;
  axi_vdma_tstvec(7) <= \<const0>\;
  axi_vdma_tstvec(6) <= \<const0>\;
  axi_vdma_tstvec(5) <= \<const0>\;
  axi_vdma_tstvec(4) <= \<const0>\;
  axi_vdma_tstvec(3) <= \<const0>\;
  axi_vdma_tstvec(2) <= \<const0>\;
  axi_vdma_tstvec(1) <= \<const0>\;
  axi_vdma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_araddr(63) <= \<const0>\;
  m_axi_mm2s_araddr(62) <= \<const0>\;
  m_axi_mm2s_araddr(61) <= \<const0>\;
  m_axi_mm2s_araddr(60) <= \<const0>\;
  m_axi_mm2s_araddr(59) <= \<const0>\;
  m_axi_mm2s_araddr(58) <= \<const0>\;
  m_axi_mm2s_araddr(57) <= \<const0>\;
  m_axi_mm2s_araddr(56) <= \<const0>\;
  m_axi_mm2s_araddr(55) <= \<const0>\;
  m_axi_mm2s_araddr(54) <= \<const0>\;
  m_axi_mm2s_araddr(53) <= \<const0>\;
  m_axi_mm2s_araddr(52) <= \<const0>\;
  m_axi_mm2s_araddr(51) <= \<const0>\;
  m_axi_mm2s_araddr(50) <= \<const0>\;
  m_axi_mm2s_araddr(49) <= \<const0>\;
  m_axi_mm2s_araddr(48) <= \<const0>\;
  m_axi_mm2s_araddr(47) <= \<const0>\;
  m_axi_mm2s_araddr(46) <= \<const0>\;
  m_axi_mm2s_araddr(45) <= \<const0>\;
  m_axi_mm2s_araddr(44) <= \<const0>\;
  m_axi_mm2s_araddr(43) <= \<const0>\;
  m_axi_mm2s_araddr(42) <= \<const0>\;
  m_axi_mm2s_araddr(41) <= \<const0>\;
  m_axi_mm2s_araddr(40) <= \<const0>\;
  m_axi_mm2s_araddr(39) <= \<const0>\;
  m_axi_mm2s_araddr(38) <= \<const0>\;
  m_axi_mm2s_araddr(37) <= \<const0>\;
  m_axi_mm2s_araddr(36) <= \<const0>\;
  m_axi_mm2s_araddr(35) <= \<const0>\;
  m_axi_mm2s_araddr(34) <= \<const0>\;
  m_axi_mm2s_araddr(33) <= \<const0>\;
  m_axi_mm2s_araddr(32) <= \<const0>\;
  m_axi_mm2s_araddr(31) <= \<const0>\;
  m_axi_mm2s_araddr(30) <= \<const0>\;
  m_axi_mm2s_araddr(29) <= \<const0>\;
  m_axi_mm2s_araddr(28) <= \<const0>\;
  m_axi_mm2s_araddr(27) <= \<const0>\;
  m_axi_mm2s_araddr(26) <= \<const0>\;
  m_axi_mm2s_araddr(25) <= \<const0>\;
  m_axi_mm2s_araddr(24) <= \<const0>\;
  m_axi_mm2s_araddr(23) <= \<const0>\;
  m_axi_mm2s_araddr(22) <= \<const0>\;
  m_axi_mm2s_araddr(21) <= \<const0>\;
  m_axi_mm2s_araddr(20) <= \<const0>\;
  m_axi_mm2s_araddr(19) <= \<const0>\;
  m_axi_mm2s_araddr(18) <= \<const0>\;
  m_axi_mm2s_araddr(17) <= \<const0>\;
  m_axi_mm2s_araddr(16) <= \<const0>\;
  m_axi_mm2s_araddr(15) <= \<const0>\;
  m_axi_mm2s_araddr(14) <= \<const0>\;
  m_axi_mm2s_araddr(13) <= \<const0>\;
  m_axi_mm2s_araddr(12) <= \<const0>\;
  m_axi_mm2s_araddr(11) <= \<const0>\;
  m_axi_mm2s_araddr(10) <= \<const0>\;
  m_axi_mm2s_araddr(9) <= \<const0>\;
  m_axi_mm2s_araddr(8) <= \<const0>\;
  m_axi_mm2s_araddr(7) <= \<const0>\;
  m_axi_mm2s_araddr(6) <= \<const0>\;
  m_axi_mm2s_araddr(5) <= \<const0>\;
  m_axi_mm2s_araddr(4) <= \<const0>\;
  m_axi_mm2s_araddr(3) <= \<const0>\;
  m_axi_mm2s_araddr(2) <= \<const0>\;
  m_axi_mm2s_araddr(1) <= \<const0>\;
  m_axi_mm2s_araddr(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \<const0>\;
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const0>\;
  m_axi_mm2s_arcache(0) <= \<const0>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2) <= \<const0>\;
  m_axi_mm2s_arlen(1) <= \<const0>\;
  m_axi_mm2s_arlen(0) <= \<const0>\;
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1) <= \<const0>\;
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_mm2s_arvalid <= \<const0>\;
  m_axi_mm2s_rready <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const0>\;
  m_axi_s2mm_awcache(0) <= \<const0>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1 downto 0) <= \^m_axi_s2mm_awsize\(1 downto 0);
  m_axi_s2mm_wstrb(7) <= \<const0>\;
  m_axi_s2mm_wstrb(6) <= \<const0>\;
  m_axi_s2mm_wstrb(5) <= \<const0>\;
  m_axi_s2mm_wstrb(4) <= \<const0>\;
  m_axi_s2mm_wstrb(3) <= \<const0>\;
  m_axi_s2mm_wstrb(2) <= \<const0>\;
  m_axi_s2mm_wstrb(1) <= \<const0>\;
  m_axi_s2mm_wstrb(0) <= \<const0>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  m_axis_mm2s_tdata(31) <= \<const0>\;
  m_axis_mm2s_tdata(30) <= \<const0>\;
  m_axis_mm2s_tdata(29) <= \<const0>\;
  m_axis_mm2s_tdata(28) <= \<const0>\;
  m_axis_mm2s_tdata(27) <= \<const0>\;
  m_axis_mm2s_tdata(26) <= \<const0>\;
  m_axis_mm2s_tdata(25) <= \<const0>\;
  m_axis_mm2s_tdata(24) <= \<const0>\;
  m_axis_mm2s_tdata(23) <= \<const0>\;
  m_axis_mm2s_tdata(22) <= \<const0>\;
  m_axis_mm2s_tdata(21) <= \<const0>\;
  m_axis_mm2s_tdata(20) <= \<const0>\;
  m_axis_mm2s_tdata(19) <= \<const0>\;
  m_axis_mm2s_tdata(18) <= \<const0>\;
  m_axis_mm2s_tdata(17) <= \<const0>\;
  m_axis_mm2s_tdata(16) <= \<const0>\;
  m_axis_mm2s_tdata(15) <= \<const0>\;
  m_axis_mm2s_tdata(14) <= \<const0>\;
  m_axis_mm2s_tdata(13) <= \<const0>\;
  m_axis_mm2s_tdata(12) <= \<const0>\;
  m_axis_mm2s_tdata(11) <= \<const0>\;
  m_axis_mm2s_tdata(10) <= \<const0>\;
  m_axis_mm2s_tdata(9) <= \<const0>\;
  m_axis_mm2s_tdata(8) <= \<const0>\;
  m_axis_mm2s_tdata(7) <= \<const0>\;
  m_axis_mm2s_tdata(6) <= \<const0>\;
  m_axis_mm2s_tdata(5) <= \<const0>\;
  m_axis_mm2s_tdata(4) <= \<const0>\;
  m_axis_mm2s_tdata(3) <= \<const0>\;
  m_axis_mm2s_tdata(2) <= \<const0>\;
  m_axis_mm2s_tdata(1) <= \<const0>\;
  m_axis_mm2s_tdata(0) <= \<const0>\;
  m_axis_mm2s_tkeep(3) <= \<const0>\;
  m_axis_mm2s_tkeep(2) <= \<const0>\;
  m_axis_mm2s_tkeep(1) <= \<const0>\;
  m_axis_mm2s_tkeep(0) <= \<const0>\;
  m_axis_mm2s_tlast <= \<const0>\;
  m_axis_mm2s_tuser(0) <= \<const0>\;
  m_axis_mm2s_tvalid <= \<const0>\;
  mm2s_buffer_almost_empty <= \<const0>\;
  mm2s_buffer_empty <= \<const0>\;
  mm2s_frame_ptr_out(5) <= \<const0>\;
  mm2s_frame_ptr_out(4) <= \<const0>\;
  mm2s_frame_ptr_out(3) <= \<const0>\;
  mm2s_frame_ptr_out(2) <= \<const0>\;
  mm2s_frame_ptr_out(1) <= \<const0>\;
  mm2s_frame_ptr_out(0) <= \<const0>\;
  mm2s_fsync_out <= \<const0>\;
  mm2s_introut <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const0>\;
  mm2s_prmtr_update <= \<const0>\;
  s2mm_buffer_almost_full <= \<const0>\;
  s2mm_buffer_full <= \<const0>\;
  s2mm_fsync_out <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const0>\;
  s2mm_prmtr_update <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
AXI_LITE_REG_INTERFACE_I: entity work.design_0_IR_vdma_0_axi_vdma_reg_if
     port map (
      D(31 downto 0) => s2mm_axi2ip_wrdata(31 downto 0),
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\ => AXI_LITE_REG_INTERFACE_I_n_109,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0\ => AXI_LITE_REG_INTERFACE_I_n_110,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_1\ => AXI_LITE_REG_INTERFACE_I_n_114,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ => AXI_LITE_REG_INTERFACE_I_n_113,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\ => AXI_LITE_REG_INTERFACE_I_n_116,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\ => AXI_LITE_REG_INTERFACE_I_n_111,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0\ => AXI_LITE_REG_INTERFACE_I_n_112,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_1\ => AXI_LITE_REG_INTERFACE_I_n_117,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\ => AXI_LITE_REG_INTERFACE_I_n_108,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ => AXI_LITE_REG_INTERFACE_I_n_121,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_122,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_123,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ => AXI_LITE_REG_INTERFACE_I_n_124,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_70,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => AXI_LITE_REG_INTERFACE_I_n_118,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_119,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ => AXI_LITE_REG_INTERFACE_I_n_120,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_324\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_325\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0\(4 downto 0) => s2mm_reg_module_hsize(11 downto 7),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_1\(4 downto 0) => s2mm_reg_module_vsize(11 downto 7),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_326\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_327\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_328\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_329\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_330\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_331\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_332\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_333\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_334\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_335\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_336\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_337\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_338\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_339\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_340\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_341\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(31 downto 0) => s2mm_ip2axi_rddata(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_321\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_322\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_323\,
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(4 downto 0) => s2mm_chnl_current_frame(4 downto 0),
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(4 downto 0) => s2mm_ip2axi_frame_store(4 downto 0),
      Q(4 downto 0) => s2mm_ip2axi_frame_ptr_ref(4 downto 0),
      SR(0) => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\,
      dly_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\,
      dma_interr_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_47\,
      dma_interr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55\,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_101,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_102,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_103,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_104,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_105,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_106,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_107,
      ioc_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\,
      irqdelay_wren_i0 => \I_DMA_REGISTER/irqdelay_wren_i0\,
      irqthresh_wren_i0 => \I_DMA_REGISTER/irqthresh_wren_i0\,
      lsize_more_err_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => s2mm_prmry_resetn,
      prmry_reset2 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_resetn_i_reg => AXI_LITE_REG_INTERFACE_I_n_86,
      prmry_resetn_i_reg_0(0) => AXI_LITE_REG_INTERFACE_I_n_115,
      s2mm_axi2ip_wrce(12 downto 4) => s2mm_axi2ip_wrce(48 downto 40),
      s2mm_axi2ip_wrce(3) => s2mm_axi2ip_wrce(15),
      s2mm_axi2ip_wrce(2 downto 1) => s2mm_axi2ip_wrce(13 downto 12),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(10),
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_dmacr(16 downto 1) => s2mm_dmacr(31 downto 16),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr(1 downto 0) => s2mm_dmasr(8 downto 7),
      s2mm_fsize_mismatch_err => s2mm_fsize_mismatch_err,
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_introut => s2mm_introut,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s2mm_lsize_mismatch_err => s2mm_lsize_mismatch_err,
      s2mm_lsize_more_mismatch_err => s2mm_lsize_more_mismatch_err,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized3\
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_dmasr_halted_s => s2mm_dmasr_halted_s,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2\,
      scndry_reset2_0 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized1\
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0\,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => s2mm_axis_resetn,
      s2mm_dmasr_halted_s => s2mm_dmasr_halted_s,
      s2mm_prmtr_updt_complete => s2mm_prmtr_updt_complete,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2\,
      scndry_reset2_0 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\: entity work.\design_0_IR_vdma_0_cdc_sync__parameterized3_0\
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      scndry_reset2_0 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0\,
      Q => d_tready_before_fsync_clr_flag1,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => I_RST_MODULE_n_15,
      Q => d_tready_before_fsync,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_57\,
      Q => s2mm_fsize_less_err_flag_10,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_12\,
      Q => d_tready_sof_late,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_10\,
      Q => s2mm_tuser_to_fsync_out,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_13_in,
      Q => s_axis_s2mm_tuser_d1,
      R => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => strm_not_finished_no_dwidth,
      Q => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0\,
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_45\,
      Q => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0\,
      S => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => vsize_counter_no_dwidth(8),
      I1 => vsize_counter_no_dwidth(5),
      I2 => vsize_counter_no_dwidth(4),
      I3 => vsize_counter_no_dwidth(7),
      I4 => vsize_counter_no_dwidth(6),
      I5 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[6]_i_2_n_0\,
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[11]_i_2_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => vsize_counter_no_dwidth(11),
      I1 => vsize_counter_no_dwidth(10),
      I2 => vsize_counter_no_dwidth(12),
      I3 => vsize_counter_no_dwidth(8),
      I4 => vsize_counter_no_dwidth(9),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[6]_i_2_n_0\,
      I1 => vsize_counter_no_dwidth(6),
      I2 => vsize_counter_no_dwidth(7),
      I3 => vsize_counter_no_dwidth(4),
      I4 => vsize_counter_no_dwidth(5),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_5_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8_n_0\,
      I1 => vsize_counter_no_dwidth(11),
      I2 => vsize_counter_no_dwidth(2),
      I3 => vsize_counter_no_dwidth(0),
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9_n_0\,
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[11]_i_2_n_0\,
      I1 => vsize_counter_no_dwidth(10),
      I2 => vsize_counter_no_dwidth(9),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_7_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter_no_dwidth(4),
      I1 => vsize_counter_no_dwidth(3),
      I2 => vsize_counter_no_dwidth(6),
      I3 => vsize_counter_no_dwidth(1),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vsize_counter_no_dwidth(10),
      I1 => vsize_counter_no_dwidth(9),
      I2 => vsize_counter_no_dwidth(5),
      I3 => vsize_counter_no_dwidth(12),
      I4 => vsize_counter_no_dwidth(7),
      I5 => vsize_counter_no_dwidth(8),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => vsize_counter_no_dwidth(1),
      I1 => vsize_counter_no_dwidth(0),
      I2 => vsize_counter_no_dwidth(3),
      I3 => vsize_counter_no_dwidth(2),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[6]_i_2_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vsize_counter_no_dwidth(4),
      I1 => vsize_counter_no_dwidth(1),
      I2 => vsize_counter_no_dwidth(0),
      I3 => vsize_counter_no_dwidth(3),
      I4 => vsize_counter_no_dwidth(2),
      I5 => vsize_counter_no_dwidth(5),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[7]_i_2_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(0),
      Q => vsize_counter_no_dwidth(0),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(10),
      Q => vsize_counter_no_dwidth(10),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(11),
      Q => vsize_counter_no_dwidth(11),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(12),
      Q => vsize_counter_no_dwidth(12),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(1),
      Q => vsize_counter_no_dwidth(1),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(2),
      Q => vsize_counter_no_dwidth(2),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(3),
      Q => vsize_counter_no_dwidth(3),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(4),
      Q => vsize_counter_no_dwidth(4),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(5),
      Q => vsize_counter_no_dwidth(5),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(6),
      Q => vsize_counter_no_dwidth(6),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(7),
      Q => vsize_counter_no_dwidth(7),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(8),
      Q => vsize_counter_no_dwidth(8),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(9),
      Q => vsize_counter_no_dwidth(9),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\
    );
\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF\: entity work.design_0_IR_vdma_0_axi_vdma_skid_buf
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_11\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_6\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_10\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0\ => s2mm_axis_resetn,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_12\,
      Q(31 downto 0) => s_axis_s2mm_tdata_signal(31 downto 0),
      SR(0) => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9\,
      d_tready_before_fsync => d_tready_before_fsync,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      d_tready_sof_late => d_tready_sof_late,
      \out\ => s_axis_s2mm_tvalid_signal,
      p_13_in => p_13_in,
      run_stop_reg => run_stop_reg,
      s2mm_fsize_less_err_flag_10 => s2mm_fsize_less_err_flag_10,
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_tuser_to_fsync_out => s2mm_tuser_to_fsync_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tlast_i => s_axis_s2mm_tlast_i,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(0) => s_axis_s2mm_tuser(0),
      s_axis_s2mm_tuser_d1 => s_axis_s2mm_tuser_d1,
      s_axis_s2mm_tuser_signal => s_axis_s2mm_tuser_signal,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_s_ready_out_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_40\,
      srst => sig_reset_reg
    );
\GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR\: entity work.design_0_IR_vdma_0_axi_vdma_mngr_64
     port map (
      D(0) => s2mm_axi2ip_wrdata(4),
      E(0) => I_PRMRY_DATAMOVER_n_8,
      \FSM_sequential_dmacntrl_cs_reg[0]\ => I_RST_MODULE_n_8,
      \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\(2 downto 0) => s2mm_m_frame_ptr_out(2 downto 0),
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ => I_RST_MODULE_n_12,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_57\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_44\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_59\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_45\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_62\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\ => s2mm_axis_resetn,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\(63 downto 0) => \s2mm_reg_module_strt_addr_64[0]\(63 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\(63 downto 0) => \s2mm_reg_module_strt_addr_64[1]\(63 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\(63 downto 0) => \s2mm_reg_module_strt_addr_64[2]\(63 downto 0),
      \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) => s2mm_chnl_current_frame(4 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_83\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => s2mm_frmstr_err_addr(4 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4 downto 0) => s2mm_ip2axi_frame_ptr_ref(4 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\,
      Q(12 downto 0) => s2mm_crnt_vsize(12 downto 0),
      S(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_55\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\,
      SR(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      cmnd_wr => cmnd_wr,
      \cmnds_queued_reg[0]\(0) => \I_SM/cmnds_queued0\,
      \cmnds_queued_reg[7]\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_reg => I_PRMRY_DATAMOVER_n_14,
      decerr_i => \I_CMDSTS/decerr_i\,
      decerr_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_61\,
      dma_decerr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\,
      dma_err => dma_err,
      dma_slverr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\,
      \dmacr_i_reg[2]\ => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_16\,
      drop_fsync_d_pulse_gen_fsize_less_err => drop_fsync_d_pulse_gen_fsize_less_err,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\,
      frame_sync_out0 => frame_sync_out0,
      fsize_mismatch_err_s1 => \I_SM/fsize_mismatch_err_s1\,
      fsize_mismatch_err_s10 => \I_SM/fsize_mismatch_err_s10\,
      halt_reset => \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\,
      halted_set_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_48\,
      \hsize_vid_reg[15]\(12 downto 0) => crnt_hsize(15 downto 3),
      \hsize_vid_reg[15]_0\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      \hsize_vid_reg[1]\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_56\,
      initial_frame => initial_frame,
      interr_i => \I_CMDSTS/interr_i\,
      interr_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_47\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      mask_fsync_out_i => mask_fsync_out_i,
      \out\ => s2mm_prmry_resetn,
      ovrflo_err0 => \I_CMDSTS/ovrflo_err0\,
      prmtr_update_complete => prmtr_update_complete,
      repeat_frame => repeat_frame,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(13),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dmacr(2) => s2mm_dmacr(15),
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_fsize_less_err_flag_10 => s2mm_fsize_less_err_flag_10,
      s2mm_fsize_mismatch_err => s2mm_fsize_mismatch_err,
      s2mm_fsize_mismatch_err_s => s2mm_fsize_mismatch_err_s,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_lsize_mismatch_err => s2mm_lsize_mismatch_err,
      s2mm_lsize_more_mismatch_err => s2mm_lsize_more_mismatch_err,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s2mm_valid_frame_sync => s2mm_valid_frame_sync,
      s2mm_valid_frame_sync_cmb => s2mm_valid_frame_sync_cmb,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      \s_axis_cmd_tdata_reg[95]\(80 downto 17) => s_axis_s2mm_cmd_tdata(95 downto 32),
      \s_axis_cmd_tdata_reg[95]\(16) => s_axis_s2mm_cmd_tdata(23),
      \s_axis_cmd_tdata_reg[95]\(15 downto 0) => s_axis_s2mm_cmd_tdata(15 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      s_soft_reset_i0 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      scndry_reset2_0 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2\,
      slverr_i => \I_CMDSTS/slverr_i\,
      slverr_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_60\,
      stop_i => stop_i,
      \stride_vid_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      undrflo_err0 => \I_CMDSTS/undrflo_err0\,
      \vsize_vid_reg[12]\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0)
    );
\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I\: entity work.design_0_IR_vdma_0_axi_vdma_fsync_gen
     port map (
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0\ => I_AXI_DMA_INTRPT_n_23,
      frame_sync_out0 => frame_sync_out0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      scndry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2\
    );
\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I\: entity work.design_0_IR_vdma_0_axi_vdma_s2mm_linebuf
     port map (
      D(12 downto 0) => p_1_in(12 downto 0),
      E(0) => strm_all_lines_rcvd_no_dwidth,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]_0\(12 downto 0) => s2mm_crnt_vsize(12 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_11\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_40\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_5_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_2\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[11]\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[11]_i_2_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\(12 downto 0) => vsize_counter_no_dwidth(12 downto 0),
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_0\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_7_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[6]_i_2_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[7]\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[7]_i_2_n_0\,
      Q(31 downto 0) => s_axis_s2mm_tdata_signal(31 downto 0),
      SR(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_44\,
      dout(32) => linebuf2dm_s2mm_tlast,
      dout(31 downto 0) => linebuf2dm_s2mm_tdata(31 downto 0),
      drop_fsync_d_pulse_gen_fsize_less_err => drop_fsync_d_pulse_gen_fsize_less_err,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\,
      empty => fifo_empty_i,
      fifo_wren => fifo_wren,
      fsize_mismatch_err_s1 => \I_SM/fsize_mismatch_err_s1\,
      fsize_mismatch_err_s10 => \I_SM/fsize_mismatch_err_s10\,
      \gf36e2_inst.sngfifo36e2\ => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_39\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => dm2linebuf_s2mm_tready,
      p_in_d1_cdc_from => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored\,
      rd_rst_busy => rd_rst_busy_sig,
      run_stop_reg => run_stop_reg,
      s2mm_dmacr(2 downto 1) => s2mm_dmacr(6 downto 5),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_fsize_mismatch_err_s => s2mm_fsize_mismatch_err_s,
      s2mm_fsync_core => s2mm_fsync_core,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s2mm_halt => s2mm_halt,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tlast_i => s_axis_s2mm_tlast_i,
      s_axis_s2mm_tuser_d1 => s_axis_s2mm_tuser_d1,
      s_axis_s2mm_tuser_signal => s_axis_s2mm_tuser_signal,
      s_valid_reg => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0\,
      s_valid_reg_0 => s_axis_s2mm_tvalid_signal,
      scndry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2\,
      scndry_reset2_0 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      sig_last_reg_out_reg => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_45\,
      sig_s_ready_out_reg => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_6\,
      \sig_user_skid_reg_reg[0]\ => s2mm_axis_resetn,
      srst => sig_reset_reg,
      strm_not_finished_no_dwidth => strm_not_finished_no_dwidth
    );
\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I\: entity work.design_0_IR_vdma_0_axi_vdma_reg_module
     port map (
      CO(0) => \I_CMDSTS/uf_err1\,
      D(31 downto 0) => s2mm_axi2ip_wrdata(31 downto 0),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(1 downto 0) => p_2_in(1 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0) => AXI_LITE_REG_INTERFACE_I_n_115,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_342\,
      \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81\,
      \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\,
      \GEN_FOR_FLUSH.fsize_err_reg\ => AXI_LITE_REG_INTERFACE_I_n_119,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ => AXI_LITE_REG_INTERFACE_I_n_121,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ => I_RST_MODULE_n_12,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\ => I_AXI_DMA_INTRPT_n_13,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\ => I_AXI_DMA_INTRPT_n_4,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(6 downto 0) => s2mm_irqdelay_status(6 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\(1 downto 0) => s2mm_irqthresh_status(1 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\ => I_AXI_DMA_INTRPT_n_22,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\ => AXI_LITE_REG_INTERFACE_I_n_108,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_116,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\ => AXI_LITE_REG_INTERFACE_I_n_113,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\ => AXI_LITE_REG_INTERFACE_I_n_111,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\ => AXI_LITE_REG_INTERFACE_I_n_112,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ => AXI_LITE_REG_INTERFACE_I_n_114,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ => AXI_LITE_REG_INTERFACE_I_n_117,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\ => AXI_LITE_REG_INTERFACE_I_n_110,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\ => AXI_LITE_REG_INTERFACE_I_n_109,
      \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_83\,
      \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(63 downto 0) => \s2mm_reg_module_strt_addr_64[0]\(63 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[10]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_324\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[11]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_325\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[16]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_326\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[17]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_327\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[18]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_328\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[19]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_329\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[20]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_330\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[21]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_331\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[22]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_332\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[23]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_333\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[24]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_334\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[25]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_335\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[26]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_336\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[27]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_337\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[28]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_338\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[29]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_339\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[30]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_340\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(63 downto 0) => \s2mm_reg_module_strt_addr_64[1]\(63 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_341\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[7]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_321\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[8]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_322\,
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[9]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_323\,
      \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(63 downto 0) => \s2mm_reg_module_strt_addr_64[2]\(63 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73\,
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      Q(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_62\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => s2mm_ip2axi_frame_store(4 downto 0),
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => s2mm_frmstr_err_addr(4 downto 0),
      SR(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_count0 => ch2_delay_count0,
      ch2_dly_fast_cnt0 => ch2_dly_fast_cnt0,
      dly_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\,
      dly_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_123,
      dma_decerr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_61\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55\,
      dma_interr_reg_0 => AXI_LITE_REG_INTERFACE_I_n_118,
      dma_slverr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_60\,
      \dmacr_i_reg[0]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_16,
      \dmacr_i_reg[2]_0\ => AXI_LITE_REG_INTERFACE_I_n_70,
      halt_i0 => \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\,
      halt_reset => \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\,
      halted_reg(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\,
      halted_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\,
      halted_reg_1 => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_48\,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_101,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_102,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_103,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_104,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_105,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_106,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_107,
      initial_frame => initial_frame,
      introut_reg => s2mm_prmry_resetn,
      ioc_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\,
      ioc_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_122,
      irqdelay_wren_i0 => \I_DMA_REGISTER/irqdelay_wren_i0\,
      irqthresh_wren_i0 => \I_DMA_REGISTER/irqthresh_wren_i0\,
      lsize_err_reg => AXI_LITE_REG_INTERFACE_I_n_120,
      lsize_more_err_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\,
      lsize_more_err_reg_0 => AXI_LITE_REG_INTERFACE_I_n_124,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      \out\(31 downto 0) => s2mm_ip2axi_rddata(31 downto 0),
      prmtr_update_complete => prmtr_update_complete,
      prmtr_updt_complete_i_reg => AXI_LITE_REG_INTERFACE_I_n_86,
      \ptr_ref_i_reg[4]_0\(4 downto 0) => s2mm_ip2axi_frame_ptr_ref(4 downto 0),
      \reg_module_hsize_reg[15]\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0),
      repeat_frame => repeat_frame,
      run_stop_d1 => \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\,
      s2mm_axi2ip_wrce(12 downto 4) => s2mm_axi2ip_wrce(48 downto 40),
      s2mm_axi2ip_wrce(3) => s2mm_axi2ip_wrce(15),
      s2mm_axi2ip_wrce(2 downto 1) => s2mm_axi2ip_wrce(13 downto 12),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(10),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_dmacr(21 downto 5) => s2mm_dmacr(31 downto 15),
      s2mm_dmacr(4 downto 2) => s2mm_dmacr(6 downto 4),
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_dmasr(2 downto 1) => s2mm_dmasr(8 downto 7),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_fsize_mismatch_err => s2mm_fsize_mismatch_err,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_prmtr_updt_complete => s2mm_prmtr_updt_complete,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s2mm_valid_frame_sync => s2mm_valid_frame_sync,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      scndry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2\,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      stop_i => stop_i,
      undrflo_err0 => \I_CMDSTS/undrflo_err0\
    );
\GEN_SPRT_FOR_S2MM.S2MM_SOF_I\: entity work.design_0_IR_vdma_0_axi_vdma_sof_gen
     port map (
      fifo_wren => fifo_wren,
      \out\ => s2mm_axis_resetn,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\
    );
\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I\: entity work.design_0_IR_vdma_0_axi_vdma_vid_cdc
     port map (
      \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0\(2 downto 0) => s2mm_m_frame_ptr_out(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      p_in_d1_cdc_from_2 => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored\,
      prmry_in_xored_0 => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\,
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_frame_ptr_in(5 downto 0) => s2mm_frame_ptr_in(5 downto 0),
      s2mm_frame_ptr_out(5 downto 0) => s2mm_frame_ptr_out(5 downto 0),
      s2mm_fsync_core => s2mm_fsync_core,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_valid_frame_sync_cmb => s2mm_valid_frame_sync_cmb,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      scndry_reset2_1 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AXI_DMA_INTRPT: entity work.design_0_IR_vdma_0_axi_vdma_intrpt
     port map (
      D(1 downto 0) => p_2_in(1 downto 0),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\ => I_AXI_DMA_INTRPT_n_4,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => I_AXI_DMA_INTRPT_n_13,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_45\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_342\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0\ => I_AXI_DMA_INTRPT_n_23,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_1\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_59\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]_0\ => I_AXI_DMA_INTRPT_n_22,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81\,
      Q(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      SR(0) => ch2_dly_fast_cnt0,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_count0 => ch2_delay_count0,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      \out\ => s2mm_prmry_resetn,
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_dmacr(12 downto 11) => s2mm_dmacr(31 downto 30),
      s2mm_dmacr(10 downto 9) => s2mm_dmacr(28 downto 27),
      s2mm_dmacr(8 downto 1) => s2mm_dmacr(25 downto 18),
      s2mm_dmacr(0) => s2mm_dmacr(4),
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s2mm_valid_frame_sync_cmb => s2mm_valid_frame_sync_cmb,
      scndry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2\
    );
I_PRMRY_DATAMOVER: entity work.design_0_IR_vdma_0_axi_datamover
     port map (
      CO(0) => \I_CMDSTS/uf_err1\,
      E(0) => I_PRMRY_DATAMOVER_n_8,
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_56\,
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => crnt_hsize(15 downto 3),
      Q(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      S(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_55\,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      decerr_i => \I_CMDSTS/decerr_i\,
      dma_err => dma_err,
      dout(32) => linebuf2dm_s2mm_tlast,
      dout(31 downto 0) => linebuf2dm_s2mm_tdata(31 downto 0),
      empty => fifo_empty_i,
      \in\(80 downto 17) => s_axis_s2mm_cmd_tdata(95 downto 32),
      \in\(16) => s_axis_s2mm_cmd_tdata(23),
      \in\(15 downto 0) => s_axis_s2mm_cmd_tdata(15 downto 0),
      interr_i => \I_CMDSTS/interr_i\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(63 downto 0) => m_axi_s2mm_awaddr(63 downto 0),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => \^m_axi_s2mm_awsize\(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\ => dm2linebuf_s2mm_tready,
      ovrflo_err0 => \I_CMDSTS/ovrflo_err0\,
      rd_rst_busy => rd_rst_busy_sig,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => s2mm_dm_prmry_resetn,
      sig_halt_cmplt_reg => I_PRMRY_DATAMOVER_n_14,
      sig_m_valid_out_reg => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_39\,
      sig_rst2all_stop_request => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_17,
      slverr_i => \I_CMDSTS/slverr_i\
    );
I_RST_MODULE: entity work.design_0_IR_vdma_0_axi_vdma_rst_module
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => s2mm_axis_resetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR_n_16\,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => s2mm_dm_prmry_resetn,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ => I_RST_MODULE_n_16,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ => I_RST_MODULE_n_15,
      SR(0) => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\,
      axi_resetn => axi_resetn,
      d_tready_before_fsync => d_tready_before_fsync,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      dma_err => dma_err,
      err_i_reg(0) => \I_SM/cmnds_queued0\,
      halt_i0 => \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\,
      halt_i_reg => I_RST_MODULE_n_8,
      halt_i_reg_0 => I_RST_MODULE_n_17,
      halt_reset => \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\,
      halt_reset_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => s2mm_prmry_resetn,
      prmry_in => s_axi_lite_resetn,
      prmry_reset2 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_resetn_i_reg => I_RST_MODULE_n_12,
      run_stop_d1 => \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_dmasr_halted_s => s2mm_dmasr_halted_s,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i0 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\,
      scndry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2\,
      scndry_reset2_0 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      sig_rst2all_stop_request => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_0_IR_vdma_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s2mm_introut : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_0_IR_vdma_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_0_IR_vdma_0 : entity is "design_0_IR_vdma_0,axi_vdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_0_IR_vdma_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_0_IR_vdma_0 : entity is "axi_vdma,Vivado 2021.1";
end design_0_IR_vdma_0;

architecture STRUCTURE of design_0_IR_vdma_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_mm2s_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_vdma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_mm2s_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_mm2s_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_mm2s_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_mm2s_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_mm2s_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_s2mm_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_mm2s_frame_ptr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of U0 : label is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of U0 : label is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of U0 : label is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of U0 : label is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of U0 : label is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 0;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of U0 : label is 0;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of U0 : label is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of U0 : label is 512;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of U0 : label is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of U0 : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of U0 : label is 6;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of U0 : label is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of U0 : label is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of U0 : label is 4096;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of U0 : label is 128;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of U0 : label is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of U0 : label is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of U0 : label is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of U0 : label is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of U0 : label is 2;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute ip_group : string;
  attribute ip_group of U0 : label is "LOGICORE";
  attribute iptype : string;
  attribute iptype of U0 : label is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of U0 : label is "TRUE";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_S2MM_ACLK CLK";
  attribute x_interface_parameter of m_axi_s2mm_aclk : signal is "XIL_INTERFACENAME M_AXI_S2MM_ACLK, ASSOCIATED_BUSIF M_AXI_S2MM, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_0_zynq_ultra_ps_e_0_0_pl_clk1, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY";
  attribute x_interface_info of m_axi_s2mm_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID";
  attribute x_interface_info of m_axi_s2mm_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY";
  attribute x_interface_info of m_axi_s2mm_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID";
  attribute x_interface_info of m_axi_s2mm_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST";
  attribute x_interface_info of m_axi_s2mm_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY";
  attribute x_interface_info of m_axi_s2mm_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID";
  attribute x_interface_info of s2mm_introut : signal is "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT";
  attribute x_interface_parameter of s2mm_introut : signal is "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_0_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 200000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_0_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of s_axis_s2mm_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXIS_S2MM_ACLK CLK";
  attribute x_interface_parameter of s_axis_s2mm_aclk : signal is "XIL_INTERFACENAME S_AXIS_S2MM_ACLK, ASSOCIATED_BUSIF S_AXIS_S2MM, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_0_zynq_ultra_ps_e_0_0_pl_clk1, INSERT_VIP 0";
  attribute x_interface_info of s_axis_s2mm_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST";
  attribute x_interface_info of s_axis_s2mm_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY";
  attribute x_interface_info of s_axis_s2mm_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID";
  attribute x_interface_info of m_axi_s2mm_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR";
  attribute x_interface_parameter of m_axi_s2mm_awaddr : signal is "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 200000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 128, PHASE 0.0, CLK_DOMAIN design_0_zynq_ultra_ps_e_0_0_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST";
  attribute x_interface_info of m_axi_s2mm_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE";
  attribute x_interface_info of m_axi_s2mm_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN";
  attribute x_interface_info of m_axi_s2mm_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT";
  attribute x_interface_info of m_axi_s2mm_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE";
  attribute x_interface_info of m_axi_s2mm_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP";
  attribute x_interface_info of m_axi_s2mm_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA";
  attribute x_interface_info of m_axi_s2mm_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB";
  attribute x_interface_info of s2mm_frame_ptr_out : signal is "xilinx.com:signal:video_frame_ptr:1.0 S2MM_FRAME_PTR_OUT FRAME_PTR";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
  attribute x_interface_info of s_axis_s2mm_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA";
  attribute x_interface_parameter of s_axis_s2mm_tdata : signal is "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN design_0_zynq_ultra_ps_e_0_0_pl_clk1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_s2mm_tkeep : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP";
  attribute x_interface_info of s_axis_s2mm_tuser : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER";
begin
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const1>\;
  m_axi_s2mm_awcache(0) <= \<const1>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1 downto 0) <= \^m_axi_s2mm_awsize\(1 downto 0);
  m_axi_s2mm_wstrb(7) <= \<const1>\;
  m_axi_s2mm_wstrb(6) <= \<const1>\;
  m_axi_s2mm_wstrb(5) <= \<const1>\;
  m_axi_s2mm_wstrb(4) <= \<const1>\;
  m_axi_s2mm_wstrb(3) <= \<const1>\;
  m_axi_s2mm_wstrb(2) <= \<const1>\;
  m_axi_s2mm_wstrb(1) <= \<const1>\;
  m_axi_s2mm_wstrb(0) <= \<const1>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.design_0_IR_vdma_0_axi_vdma
     port map (
      axi_resetn => axi_resetn,
      axi_vdma_tstvec(63 downto 0) => NLW_U0_axi_vdma_tstvec_UNCONNECTED(63 downto 0),
      m_axi_mm2s_aclk => '0',
      m_axi_mm2s_araddr(63 downto 0) => NLW_U0_m_axi_mm2s_araddr_UNCONNECTED(63 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => NLW_U0_m_axi_mm2s_arburst_UNCONNECTED(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => NLW_U0_m_axi_mm2s_arcache_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => NLW_U0_m_axi_mm2s_arlen_UNCONNECTED(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => NLW_U0_m_axi_mm2s_arprot_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arready => '0',
      m_axi_mm2s_arsize(2 downto 0) => NLW_U0_m_axi_mm2s_arsize_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arvalid => NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED,
      m_axi_mm2s_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_mm2s_rlast => '0',
      m_axi_mm2s_rready => NLW_U0_m_axi_mm2s_rready_UNCONNECTED,
      m_axi_mm2s_rresp(1 downto 0) => B"00",
      m_axi_mm2s_rvalid => '0',
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(63 downto 0) => m_axi_s2mm_awaddr(63 downto 0),
      m_axi_s2mm_awburst(1) => NLW_U0_m_axi_s2mm_awburst_UNCONNECTED(1),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awcache(3 downto 0) => NLW_U0_m_axi_s2mm_awcache_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => NLW_U0_m_axi_s2mm_awprot_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(2),
      m_axi_s2mm_awsize(1 downto 0) => \^m_axi_s2mm_awsize\(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axis_mm2s_aclk => '0',
      m_axis_mm2s_tdata(31 downto 0) => NLW_U0_m_axis_mm2s_tdata_UNCONNECTED(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tlast => NLW_U0_m_axis_mm2s_tlast_UNCONNECTED,
      m_axis_mm2s_tready => '0',
      m_axis_mm2s_tuser(0) => NLW_U0_m_axis_mm2s_tuser_UNCONNECTED(0),
      m_axis_mm2s_tvalid => NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED,
      mm2s_buffer_almost_empty => NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED,
      mm2s_buffer_empty => NLW_U0_mm2s_buffer_empty_UNCONNECTED,
      mm2s_frame_ptr_in(5 downto 0) => B"000000",
      mm2s_frame_ptr_out(5 downto 0) => NLW_U0_mm2s_frame_ptr_out_UNCONNECTED(5 downto 0),
      mm2s_fsync => '0',
      mm2s_fsync_out => NLW_U0_mm2s_fsync_out_UNCONNECTED,
      mm2s_introut => NLW_U0_mm2s_introut_UNCONNECTED,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      mm2s_prmtr_update => NLW_U0_mm2s_prmtr_update_UNCONNECTED,
      s2mm_buffer_almost_full => NLW_U0_s2mm_buffer_almost_full_UNCONNECTED,
      s2mm_buffer_full => NLW_U0_s2mm_buffer_full_UNCONNECTED,
      s2mm_frame_ptr_in(5 downto 0) => B"000000",
      s2mm_frame_ptr_out(5 downto 0) => s2mm_frame_ptr_out(5 downto 0),
      s2mm_fsync => '0',
      s2mm_fsync_out => NLW_U0_s2mm_fsync_out_UNCONNECTED,
      s2mm_introut => s2mm_introut,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmtr_update => NLW_U0_s2mm_prmtr_update_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(8) => '0',
      s_axi_lite_araddr(7 downto 2) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_araddr(1 downto 0) => B"00",
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(8) => '0',
      s_axi_lite_awaddr(7 downto 2) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awaddr(1 downto 0) => B"00",
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => NLW_U0_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => NLW_U0_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tkeep(3 downto 0) => B"0000",
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(0) => s_axis_s2mm_tuser(0),
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
