# compile verilog/system verilog design source files
verilog xil_defaultlib "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/new/config.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/network_define.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/ifu.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l15.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/lsu.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l2.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/chipset_define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/uart16550_define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/jtag.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/mc_define.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/piton_system.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/dmbr_define.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/manycore/cross_module.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct.v" "../../../vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct_fifo.v" -i "../../../../../../../openpiton/piton/design/include" -i "../../../../../../../openpiton/piton/design/chipset/include" --include "../../../vc707_system.srcs/sources_1/imports/design/include" --include "../../../vc707_system.srcs/sources_1/imports/design/chipset/include" --include "../../../vc707_system.srcs/sim_1/imports/manycore" --include "../../../vc707_system.srcs/sources_1/ip/clk_mmcm_memio_unit_tests" --include "../../../vc707_system.srcs/sources_1/new" --include "../../../vc707_system.srcs/sim_1/imports/test_infrstrct" -d "NO_SCAN=" -d "FPGA_SYN=" -d "NO_USE_IBM_SRAMS=" -d "PITON_FPGA_SYNTH=" -d "PITON_PROTO=" -d "FPGA_SYN_1THREAD=" -d "PITON_FPGA_NO_DMBR=" -d "VC707_BOARD="
verilog xil_defaultlib "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/new/config.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/network_define.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/ifu.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l15.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/lsu.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l2.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/chipset_define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/uart16550_define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/jtag.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/mc_define.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/piton_system.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/dmbr_define.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/manycore/cross_module.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct.v" "../../../vc707_system.srcs/sources_1/imports/design/common/uart_pkttrace_dump/rtl/uart_serializer.v" -i "../../../../../../../openpiton/piton/design/include" -i "../../../../../../../openpiton/piton/design/chipset/include" --include "../../../vc707_system.srcs/sources_1/imports/design/include" --include "../../../vc707_system.srcs/sources_1/imports/design/chipset/include" --include "../../../vc707_system.srcs/sim_1/imports/manycore" --include "../../../vc707_system.srcs/sources_1/ip/clk_mmcm_memio_unit_tests" --include "../../../vc707_system.srcs/sources_1/new" --include "../../../vc707_system.srcs/sim_1/imports/test_infrstrct" -d "NO_SCAN=" -d "FPGA_SYN=" -d "NO_USE_IBM_SRAMS=" -d "PITON_FPGA_SYNTH=" -d "PITON_PROTO=" -d "FPGA_SYN_1THREAD=" -d "PITON_FPGA_NO_DMBR=" -d "VC707_BOARD="
verilog xil_defaultlib "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/new/config.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/network_define.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/ifu.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l15.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/lsu.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l2.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/chipset_define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/uart16550_define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/jtag.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/mc_define.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/piton_system.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/dmbr_define.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/manycore/cross_module.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct.v" "../../../vc707_system.srcs/sim_1/imports/test_infrstrct/test_source.v" -i "../../../../../../../openpiton/piton/design/include" -i "../../../../../../../openpiton/piton/design/chipset/include" --include "../../../vc707_system.srcs/sources_1/imports/design/include" --include "../../../vc707_system.srcs/sources_1/imports/design/chipset/include" --include "../../../vc707_system.srcs/sim_1/imports/manycore" --include "../../../vc707_system.srcs/sources_1/ip/clk_mmcm_memio_unit_tests" --include "../../../vc707_system.srcs/sources_1/new" --include "../../../vc707_system.srcs/sim_1/imports/test_infrstrct" -d "NO_SCAN=" -d "FPGA_SYN=" -d "NO_USE_IBM_SRAMS=" -d "PITON_FPGA_SYNTH=" -d "PITON_PROTO=" -d "FPGA_SYN_1THREAD=" -d "PITON_FPGA_NO_DMBR=" -d "VC707_BOARD="
verilog xil_defaultlib "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/new/config.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/network_define.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/ifu.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l15.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/lsu.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l2.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/chipset_define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/uart16550_define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/jtag.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/mc_define.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/piton_system.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/dmbr_define.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/manycore/cross_module.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct.v" "../../../vc707_system.srcs/sim_1/imports/test_infrstrct/test_sink.v" -i "../../../../../../../openpiton/piton/design/include" -i "../../../../../../../openpiton/piton/design/chipset/include" --include "../../../vc707_system.srcs/sources_1/imports/design/include" --include "../../../vc707_system.srcs/sources_1/imports/design/chipset/include" --include "../../../vc707_system.srcs/sim_1/imports/manycore" --include "../../../vc707_system.srcs/sources_1/ip/clk_mmcm_memio_unit_tests" --include "../../../vc707_system.srcs/sources_1/new" --include "../../../vc707_system.srcs/sim_1/imports/test_infrstrct" -d "NO_SCAN=" -d "FPGA_SYN=" -d "NO_USE_IBM_SRAMS=" -d "PITON_FPGA_SYNTH=" -d "PITON_PROTO=" -d "FPGA_SYN_1THREAD=" -d "PITON_FPGA_NO_DMBR=" -d "VC707_BOARD="
verilog xil_defaultlib "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/new/config.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/network_define.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/ifu.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l15.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/lsu.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l2.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/chipset_define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/uart16550_define.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/jtag.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/mc_define.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/piton_system.vh" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/dmbr_define.v" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/manycore/cross_module.tmp.h" "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct.v" "../../../vc707_system.srcs/sim_1/imports/uart_serializer/uart_serializer_top.v" -i "../../../../../../../openpiton/piton/design/include" -i "../../../../../../../openpiton/piton/design/chipset/include" --include "../../../vc707_system.srcs/sources_1/imports/design/include" --include "../../../vc707_system.srcs/sources_1/imports/design/chipset/include" --include "../../../vc707_system.srcs/sim_1/imports/manycore" --include "../../../vc707_system.srcs/sources_1/ip/clk_mmcm_memio_unit_tests" --include "../../../vc707_system.srcs/sources_1/new" --include "../../../vc707_system.srcs/sim_1/imports/test_infrstrct" -d "NO_SCAN=" -d "FPGA_SYN=" -d "NO_USE_IBM_SRAMS=" -d "PITON_FPGA_SYNTH=" -d "PITON_PROTO=" -d "FPGA_SYN_1THREAD=" -d "PITON_FPGA_NO_DMBR=" -d "VC707_BOARD="

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
