Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 14:27:27 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square9/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 81 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src1_reg[0]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src1_reg[0]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

src0_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   94          inf        0.000                      0                   94           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.708ns  (logic 4.502ns (51.697%)  route 4.206ns (48.303%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  src2_reg[5]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[5]/Q
                         net (fo=7, routed)           0.969     1.310    compressor/chain0_1/lut6_2_inst1/I1
    SLICE_X2Y62                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I1
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.097     1.407 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.407    compressor/chain0_1/prop[1]
    SLICE_X2Y62                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.809 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.809    compressor/chain0_1/carryout[3]
    SLICE_X2Y63                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.032 r  compressor/chain0_1/carry4_inst1/O[1]
                         net (fo=6, routed)           0.949     2.980    compressor/chain1_0/lut6_2_inst8/I0
    SLICE_X2Y60                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.216     3.196 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.196    compressor/chain1_0/prop[8]
    SLICE_X2Y60                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.499 r  compressor/chain1_0/carry4_inst2/O[1]
                         net (fo=6, routed)           0.840     4.339    compressor/chain2_0/lut6_2_inst10/I0
    SLICE_X1Y60                                                       r  compressor/chain2_0/lut6_2_inst10/LUT5/I0
    SLICE_X1Y60          LUT5 (Prop_lut5_I0_O)        0.222     4.561 r  compressor/chain2_0/lut6_2_inst10/LUT5/O
                         net (fo=1, routed)           0.000     4.561    compressor/chain2_0/gene[10]
    SLICE_X1Y60                                                       r  compressor/chain2_0/carry4_inst2/DI[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     4.852 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.449     6.301    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     8.708 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.708    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 4.371ns (50.823%)  route 4.230ns (49.177%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  src2_reg[5]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[5]/Q
                         net (fo=7, routed)           0.969     1.310    compressor/chain0_1/lut6_2_inst1/I1
    SLICE_X2Y62                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I1
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.097     1.407 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.407    compressor/chain0_1/prop[1]
    SLICE_X2Y62                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.809 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.809    compressor/chain0_1/carryout[3]
    SLICE_X2Y63                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.032 r  compressor/chain0_1/carry4_inst1/O[1]
                         net (fo=6, routed)           0.949     2.980    compressor/chain1_0/lut6_2_inst8/I0
    SLICE_X2Y60                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.216     3.196 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.196    compressor/chain1_0/prop[8]
    SLICE_X2Y60                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.499 r  compressor/chain1_0/carry4_inst2/O[1]
                         net (fo=6, routed)           0.840     4.339    compressor/chain2_0/lut6_2_inst10/I0
    SLICE_X1Y60                                                       r  compressor/chain2_0/lut6_2_inst10/LUT6/I0
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.216     4.555 r  compressor/chain2_0/lut6_2_inst10/LUT6/O
                         net (fo=1, routed)           0.000     4.555    compressor/chain2_0/prop[10]
    SLICE_X1Y60                                                       r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.856 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           1.472     6.329    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.272     8.601 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.601    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.528ns  (logic 4.654ns (54.569%)  route 3.874ns (45.431%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  src2_reg[5]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[5]/Q
                         net (fo=7, routed)           0.969     1.310    compressor/chain0_1/lut6_2_inst1/I1
    SLICE_X2Y62                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I1
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.097     1.407 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.407    compressor/chain0_1/prop[1]
    SLICE_X2Y62                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.809 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.809    compressor/chain0_1/carryout[3]
    SLICE_X2Y63                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.032 r  compressor/chain0_1/carry4_inst1/O[1]
                         net (fo=6, routed)           0.949     2.980    compressor/chain1_0/lut6_2_inst8/I0
    SLICE_X2Y60                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.216     3.196 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.196    compressor/chain1_0/prop[8]
    SLICE_X2Y60                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.499 r  compressor/chain1_0/carry4_inst2/O[1]
                         net (fo=6, routed)           0.599     4.098    compressor/chain2_0/lut6_2_inst9/I0
    SLICE_X1Y60                                                       r  compressor/chain2_0/lut6_2_inst9/LUT6/I0
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.216     4.314 r  compressor/chain2_0/lut6_2_inst9/LUT6/O
                         net (fo=1, routed)           0.000     4.314    compressor/chain2_0/prop[9]
    SLICE_X1Y60                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.746 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.358     6.104    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     8.528 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.528    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 4.612ns (54.766%)  route 3.809ns (45.234%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  src2_reg[5]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[5]/Q
                         net (fo=7, routed)           0.969     1.310    compressor/chain0_1/lut6_2_inst1/I1
    SLICE_X2Y62                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I1
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.097     1.407 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.407    compressor/chain0_1/prop[1]
    SLICE_X2Y62                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.809 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.809    compressor/chain0_1/carryout[3]
    SLICE_X2Y63                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.032 r  compressor/chain0_1/carry4_inst1/O[1]
                         net (fo=6, routed)           0.949     2.980    compressor/chain1_0/lut6_2_inst8/I0
    SLICE_X2Y60                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.216     3.196 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.196    compressor/chain1_0/prop[8]
    SLICE_X2Y60                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     3.386 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.593     3.980    compressor/chain2_0/lut2_prop11_0[5]
    SLICE_X1Y59                                                       r  compressor/chain2_0/lut4_prop7/I3
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.209     4.189 r  compressor/chain2_0/lut4_prop7/O
                         net (fo=1, routed)           0.000     4.189    compressor/chain2_0/prop[7]
    SLICE_X1Y59                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.488 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.488    compressor/chain2_0/carryout[7]
    SLICE_X1Y60                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.718 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.299     6.016    dst9_OBUF[0]
    T11                                                               r  dst9_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.405     8.422 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.422    dst9[0]
    T11                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.271ns  (logic 4.544ns (54.940%)  route 3.727ns (45.060%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  src2_reg[5]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[5]/Q
                         net (fo=7, routed)           0.969     1.310    compressor/chain0_1/lut6_2_inst1/I1
    SLICE_X2Y62                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I1
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.097     1.407 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.407    compressor/chain0_1/prop[1]
    SLICE_X2Y62                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.809 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.809    compressor/chain0_1/carryout[3]
    SLICE_X2Y63                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.032 r  compressor/chain0_1/carry4_inst1/O[1]
                         net (fo=6, routed)           0.949     2.980    compressor/chain1_0/lut6_2_inst8/I0
    SLICE_X2Y60                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.216     3.196 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.196    compressor/chain1_0/prop[8]
    SLICE_X2Y60                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     3.386 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.593     3.980    compressor/chain2_0/lut2_prop11_0[5]
    SLICE_X1Y59                                                       r  compressor/chain2_0/lut4_prop7/I3
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.209     4.189 r  compressor/chain2_0/lut4_prop7/O
                         net (fo=1, routed)           0.000     4.189    compressor/chain2_0/prop[7]
    SLICE_X1Y59                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.488 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.488    compressor/chain2_0/carryout[7]
    SLICE_X1Y60                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.647 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.216     5.863    dst8_OBUF[0]
    U11                                                               r  dst8_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.408     8.271 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.271    dst8[0]
    U11                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 4.297ns (53.697%)  route 3.705ns (46.303%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  src2_reg[5]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[5]/Q
                         net (fo=7, routed)           0.969     1.310    compressor/chain0_1/lut6_2_inst1/I1
    SLICE_X2Y62                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I1
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.097     1.407 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.407    compressor/chain0_1/prop[1]
    SLICE_X2Y62                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.809 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.809    compressor/chain0_1/carryout[3]
    SLICE_X2Y63                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.032 r  compressor/chain0_1/carry4_inst1/O[1]
                         net (fo=6, routed)           0.949     2.980    compressor/chain1_0/lut6_2_inst8/I0
    SLICE_X2Y60                                                       r  compressor/chain1_0/lut6_2_inst8/LUT6/I0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.216     3.196 r  compressor/chain1_0/lut6_2_inst8/LUT6/O
                         net (fo=1, routed)           0.000     3.196    compressor/chain1_0/prop[8]
    SLICE_X2Y60                                                       r  compressor/chain1_0/carry4_inst2/S[0]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     3.386 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.593     3.980    compressor/chain2_0/lut2_prop11_0[5]
    SLICE_X1Y59                                                       r  compressor/chain2_0/lut4_prop7/I3
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.209     4.189 r  compressor/chain2_0/lut4_prop7/O
                         net (fo=1, routed)           0.000     4.189    compressor/chain2_0/prop[7]
    SLICE_X1Y59                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     4.376 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.194     5.570    dst7_OBUF[0]
    U12                                                               r  dst7_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.432     8.002 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.002    dst7[0]
    U12                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.734ns  (logic 4.265ns (55.141%)  route 3.469ns (44.859%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  src2_reg[5]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[5]/Q
                         net (fo=7, routed)           0.969     1.310    compressor/chain0_1/lut6_2_inst1/I1
    SLICE_X2Y62                                                       r  compressor/chain0_1/lut6_2_inst1/LUT6/I1
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.097     1.407 r  compressor/chain0_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.407    compressor/chain0_1/prop[1]
    SLICE_X2Y62                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.888 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.814     2.702    compressor/chain1_0/lut6_2_inst6/I0
    SLICE_X2Y59                                                       r  compressor/chain1_0/lut6_2_inst6/LUT5/I0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.226     2.928 r  compressor/chain1_0/lut6_2_inst6/LUT5/O
                         net (fo=1, routed)           0.000     2.928    compressor/chain1_0/gene[6]
    SLICE_X2Y59                                                       r  compressor/chain1_0/carry4_inst1/DI[2]
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     3.217 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.594     3.810    compressor/chain2_0/lut2_prop11_0[4]
    SLICE_X1Y59                                                       r  compressor/chain2_0/lut4_prop6/I0
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.222     4.032 r  compressor/chain2_0/lut4_prop6/O
                         net (fo=1, routed)           0.000     4.032    compressor/chain2_0/prop[6]
    SLICE_X1Y59                                                       r  compressor/chain2_0/carry4_inst1/S[2]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.221 r  compressor/chain2_0/carry4_inst1/O[2]
                         net (fo=1, routed)           1.093     5.314    dst6_OBUF[0]
    V12                                                               r  dst6_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.420     7.734 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.734    dst6[0]
    V12                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.644ns  (logic 4.281ns (56.008%)  route 3.363ns (43.992%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[3]/Q
                         net (fo=7, routed)           0.837     1.178    compressor/chain0_0/lut6_2_inst1/I2
    SLICE_X1Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I2
    SLICE_X1Y63          LUT6 (Prop_lut6_I2_O)        0.097     1.275 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.275    compressor/chain0_0/prop[1]
    SLICE_X1Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     1.444 r  compressor/chain0_0/carry4_inst0/O[1]
                         net (fo=2, routed)           0.643     2.087    compressor/chain1_0/dst[0]
    SLICE_X2Y58                                                       r  compressor/chain1_0/lut2_prop3/I0
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.225     2.312 r  compressor/chain1_0/lut2_prop3/O
                         net (fo=1, routed)           0.000     2.312    compressor/chain1_0/prop[3]
    SLICE_X2Y58                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     2.596 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.596    compressor/chain1_0/carryout[3]
    SLICE_X2Y59                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.819 r  compressor/chain1_0/carry4_inst1/O[1]
                         net (fo=4, routed)           0.593     3.412    compressor/chain2_0/lut2_prop11_0[2]
    SLICE_X1Y59                                                       r  compressor/chain2_0/lut4_prop4/I0
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.216     3.628 r  compressor/chain2_0/lut4_prop4/O
                         net (fo=1, routed)           0.000     3.628    compressor/chain2_0/prop[4]
    SLICE_X1Y59                                                       r  compressor/chain2_0/carry4_inst1/S[0]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.931 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=1, routed)           1.290     5.221    dst5_OBUF[0]
    V10                                                               r  dst5_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.423     7.644 r  dst5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.644    dst5[0]
    V10                                                               r  dst5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.526ns  (logic 4.154ns (55.199%)  route 3.372ns (44.801%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[3]/Q
                         net (fo=7, routed)           0.837     1.178    compressor/chain0_0/lut6_2_inst1/I2
    SLICE_X1Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I2
    SLICE_X1Y63          LUT6 (Prop_lut6_I2_O)        0.097     1.275 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.275    compressor/chain0_0/prop[1]
    SLICE_X1Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     1.444 r  compressor/chain0_0/carry4_inst0/O[1]
                         net (fo=2, routed)           0.643     2.087    compressor/chain1_0/dst[0]
    SLICE_X2Y58                                                       r  compressor/chain1_0/lut2_prop3/I0
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.225     2.312 r  compressor/chain1_0/lut2_prop3/O
                         net (fo=1, routed)           0.000     2.312    compressor/chain1_0/prop[3]
    SLICE_X2Y58                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     2.596 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.596    compressor/chain1_0/carryout[3]
    SLICE_X2Y59                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.819 r  compressor/chain1_0/carry4_inst1/O[1]
                         net (fo=4, routed)           0.593     3.412    compressor/chain2_0/lut2_prop11_0[2]
    SLICE_X1Y59                                                       r  compressor/chain2_0/lut4_prop4/I0
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.216     3.628 r  compressor/chain2_0/lut4_prop4/O
                         net (fo=1, routed)           0.000     3.628    compressor/chain2_0/prop[4]
    SLICE_X1Y59                                                       r  compressor/chain2_0/carry4_inst1/S[0]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.815 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=1, routed)           1.299     5.114    dst4_OBUF[0]
    V11                                                               r  dst4_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.412     7.526 r  dst4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.526    dst4[0]
    V11                                                               r  dst4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.042ns  (logic 4.075ns (57.865%)  route 2.967ns (42.135%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[3]/Q
                         net (fo=7, routed)           0.837     1.178    compressor/chain0_0/lut6_2_inst1/I2
    SLICE_X1Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I2
    SLICE_X1Y63          LUT6 (Prop_lut6_I2_O)        0.097     1.275 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.275    compressor/chain0_0/prop[1]
    SLICE_X1Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     1.444 r  compressor/chain0_0/carry4_inst0/O[1]
                         net (fo=2, routed)           0.643     2.087    compressor/chain1_0/dst[0]
    SLICE_X2Y58                                                       r  compressor/chain1_0/lut2_prop3/I0
    SLICE_X2Y58          LUT2 (Prop_lut2_I0_O)        0.225     2.312 r  compressor/chain1_0/lut2_prop3/O
                         net (fo=1, routed)           0.000     2.312    compressor/chain1_0/prop[3]
    SLICE_X2Y58                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     2.596 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.596    compressor/chain1_0/carryout[3]
    SLICE_X2Y59                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.753 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=1, routed)           0.289     3.042    compressor/chain2_0/lut6_2_inst3/I5
    SLICE_X1Y58                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I5
    SLICE_X1Y58          LUT6 (Prop_lut6_I5_O)        0.209     3.251 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     3.251    compressor/chain2_0/prop[3]
    SLICE_X1Y58                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     3.438 r  compressor/chain2_0/carry4_inst0/O[3]
                         net (fo=1, routed)           1.198     4.636    dst3_OBUF[0]
    U14                                                               r  dst3_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.406     7.042 r  dst3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.042    dst3[0]
    U14                                                               r  dst3[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.796%)  route 0.103ns (42.204%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[1]/Q
                         net (fo=2, routed)           0.103     0.244    src6[1]
    SLICE_X3Y63          FDRE                                         r  src6_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.436%)  route 0.104ns (42.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[0]/Q
                         net (fo=2, routed)           0.104     0.245    src2[0]
    SLICE_X1Y63          FDRE                                         r  src2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.212%)  route 0.122ns (48.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[2]/Q
                         net (fo=2, routed)           0.122     0.250    src4[2]
    SLICE_X3Y62          FDRE                                         r  src4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.593%)  route 0.125ns (49.407%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.125     0.253    src7[4]
    SLICE_X0Y64          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.567%)  route 0.113ns (44.433%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  src5_reg[2]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[2]/Q
                         net (fo=5, routed)           0.113     0.254    src5[2]
    SLICE_X0Y64          FDRE                                         r  src5_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.793%)  route 0.121ns (46.207%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE                         0.000     0.000 r  src2_reg[1]/C
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[1]/Q
                         net (fo=5, routed)           0.121     0.262    src2[1]
    SLICE_X0Y63          FDRE                                         r  src2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.615%)  route 0.122ns (46.385%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src4_reg[6]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[6]/Q
                         net (fo=5, routed)           0.122     0.263    src4[6]
    SLICE_X4Y60          FDRE                                         r  src4_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.612%)  route 0.135ns (51.388%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  src7_reg[2]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[2]/Q
                         net (fo=5, routed)           0.135     0.263    src7[2]
    SLICE_X0Y64          FDRE                                         r  src7_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.304%)  route 0.124ns (46.696%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  src6_reg[7]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[7]/Q
                         net (fo=3, routed)           0.124     0.265    src6[7]
    SLICE_X4Y60          FDRE                                         r  src6_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.068%)  route 0.125ns (46.932%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src3_reg[4]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[4]/Q
                         net (fo=3, routed)           0.125     0.266    src3[4]
    SLICE_X2Y59          FDRE                                         r  src3_reg[5]/D
  -------------------------------------------------------------------    -------------------





