// Seed: 418776159
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    output tri1 id_2,
    output tri1 id_3
);
  assign id_2 = 1;
  rpmos (id_2, id_1);
endmodule
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri id_4,
    input wire id_5,
    input tri id_6,
    input tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input wire module_1,
    output wand id_11,
    input wire id_12,
    input tri0 id_13,
    input tri0 id_14,
    output supply0 id_15,
    input uwire id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_4,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire  id_19;
  uwire id_20 = 1;
endmodule
