{
  "creator": "Yosys 0.8+319 (git sha1 db1a5ec6, gcc 7.3.0-27ubuntu1~18.04 -fPIC -Os)",
  "modules": {
    "uart": {
      "attributes": {
        "cells_not_processed": 1,
        "src": "verilog/uart_synth.gl.v:1"
      },
      "ports": {
        "gnd": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "vdd": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "uart_rxd": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "rx_ack": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "tx_data": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "tx_wr": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "uart_txd": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "rx_data": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25 ]
        },
        "rx_avail": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "rx_error": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "tx_busy": {
          "direction": "output",
          "bits": [ 28 ]
        }
      },
      "cells": {
        "AND2X2_1": {
          "hide_name": 0,
          "type": "AND2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:88"
          },
          "connections": {
            "A": [ 29 ],
            "B": [ 30 ],
            "Y": [ 31 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AND2X2_2": {
          "hide_name": 0,
          "type": "AND2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:92"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 33 ],
            "Y": [ 34 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AND2X2_3": {
          "hide_name": 0,
          "type": "AND2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:157"
          },
          "connections": {
            "A": [ 35 ],
            "B": [ 36 ],
            "Y": [ 37 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AND2X2_4": {
          "hide_name": 0,
          "type": "AND2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:206"
          },
          "connections": {
            "A": [ 38 ],
            "B": [ 39 ],
            "Y": [ 40 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AND2X2_5": {
          "hide_name": 0,
          "type": "AND2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:223"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 42 ],
            "Y": [ 43 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AND2X2_6": {
          "hide_name": 0,
          "type": "AND2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:226"
          },
          "connections": {
            "A": [ 44 ],
            "B": [ 45 ],
            "Y": [ 46 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AND2X2_7": {
          "hide_name": 0,
          "type": "AND2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:235"
          },
          "connections": {
            "A": [ 47 ],
            "B": [ 48 ],
            "Y": [ 49 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AND2X2_8": {
          "hide_name": 0,
          "type": "AND2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:301"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 51 ],
            "Y": [ 52 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_1": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:55"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 54 ],
            "C": [ 55 ],
            "Y": [ 56 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_10": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:209"
          },
          "connections": {
            "A": [ 47 ],
            "B": [ 57 ],
            "C": [ 58 ],
            "Y": [ 59 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_11": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:214"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "C": [ 62 ],
            "Y": [ 63 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_12": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:219"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 65 ],
            "C": [ 66 ],
            "Y": [ 67 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_13": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:231"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 69 ],
            "C": [ 70 ],
            "Y": [ 71 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_14": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:237"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 73 ],
            "C": [ 74 ],
            "Y": [ 75 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_15": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:238"
          },
          "connections": {
            "A": [ 48 ],
            "B": [ 76 ],
            "C": [ 77 ],
            "Y": [ 78 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_16": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:241"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 80 ],
            "C": [ 4 ],
            "Y": [ 81 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_17": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:254"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 83 ],
            "C": [ 4 ],
            "Y": [ 84 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_18": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:259"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 86 ],
            "C": [ 87 ],
            "Y": [ 88 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_19": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:262"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 90 ],
            "C": [ 4 ],
            "Y": [ 91 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_2": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:75"
          },
          "connections": {
            "A": [ 92 ],
            "B": [ 93 ],
            "C": [ 94 ],
            "Y": [ 95 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_20": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:267"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 97 ],
            "C": [ 87 ],
            "Y": [ 98 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_21": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:270"
          },
          "connections": {
            "A": [ 99 ],
            "B": [ 100 ],
            "C": [ 87 ],
            "Y": [ 101 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_22": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:273"
          },
          "connections": {
            "A": [ 102 ],
            "B": [ 103 ],
            "C": [ 87 ],
            "Y": [ 104 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_23": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:277"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 106 ],
            "C": [ 87 ],
            "Y": [ 107 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_24": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:280"
          },
          "connections": {
            "A": [ 108 ],
            "B": [ 109 ],
            "C": [ 87 ],
            "Y": [ 110 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_25": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:283"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 112 ],
            "C": [ 87 ],
            "Y": [ 113 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_26": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:286"
          },
          "connections": {
            "A": [ 114 ],
            "B": [ 115 ],
            "C": [ 87 ],
            "Y": [ 116 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_27": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:290"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 118 ],
            "C": [ 87 ],
            "Y": [ 119 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_28": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:294"
          },
          "connections": {
            "A": [ 120 ],
            "B": [ 121 ],
            "C": [ 87 ],
            "Y": [ 122 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_29": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:297"
          },
          "connections": {
            "A": [ 123 ],
            "B": [ 124 ],
            "C": [ 87 ],
            "Y": [ 125 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_3": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:76"
          },
          "connections": {
            "A": [ 126 ],
            "B": [ 94 ],
            "C": [ 95 ],
            "Y": [ 127 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_4": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:89"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 33 ],
            "C": [ 31 ],
            "Y": [ 129 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_5": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:96"
          },
          "connections": {
            "A": [ 130 ],
            "B": [ 34 ],
            "C": [ 131 ],
            "Y": [ 132 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_6": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:197"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 134 ],
            "C": [ 135 ],
            "Y": [ 136 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_7": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:201"
          },
          "connections": {
            "A": [ 137 ],
            "B": [ 136 ],
            "C": [ 138 ],
            "Y": [ 139 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_8": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:203"
          },
          "connections": {
            "A": [ 140 ],
            "B": [ 77 ],
            "C": [ 141 ],
            "Y": [ 64 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI21X1_9": {
          "hide_name": 0,
          "type": "AOI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:205"
          },
          "connections": {
            "A": [ 39 ],
            "B": [ 47 ],
            "C": [ 142 ],
            "Y": [ 143 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI22X1_1": {
          "hide_name": 0,
          "type": "AOI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:98"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 131 ],
            "C": [ 144 ],
            "D": [ 145 ],
            "Y": [ 146 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI22X1_2": {
          "hide_name": 0,
          "type": "AOI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:110"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 147 ],
            "C": [ 8 ],
            "D": [ 31 ],
            "Y": [ 148 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI22X1_3": {
          "hide_name": 0,
          "type": "AOI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:115"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 149 ],
            "C": [ 9 ],
            "D": [ 31 ],
            "Y": [ 150 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI22X1_4": {
          "hide_name": 0,
          "type": "AOI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:120"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 151 ],
            "C": [ 10 ],
            "D": [ 31 ],
            "Y": [ 152 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI22X1_5": {
          "hide_name": 0,
          "type": "AOI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:125"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 153 ],
            "C": [ 11 ],
            "D": [ 31 ],
            "Y": [ 154 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI22X1_6": {
          "hide_name": 0,
          "type": "AOI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:130"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 155 ],
            "C": [ 12 ],
            "D": [ 31 ],
            "Y": [ 156 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI22X1_7": {
          "hide_name": 0,
          "type": "AOI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:135"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 157 ],
            "C": [ 13 ],
            "D": [ 31 ],
            "Y": [ 158 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI22X1_8": {
          "hide_name": 0,
          "type": "AOI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:140"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 159 ],
            "C": [ 14 ],
            "D": [ 31 ],
            "Y": [ 160 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "AOI22X1_9": {
          "hide_name": 0,
          "type": "AOI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:145"
          },
          "connections": {
            "A": [ 161 ],
            "B": [ 31 ],
            "C": [ 162 ],
            "D": [ 163 ],
            "Y": [ 164 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_1": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:19"
          },
          "connections": {
            "A": [ 165 ],
            "Y": [ 30 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_10": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:313"
          },
          "connections": {
            "A": [ 166 ],
            "Y": [ 25 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_11": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:314"
          },
          "connections": {
            "A": [ 167 ],
            "Y": [ 27 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_12": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:315"
          },
          "connections": {
            "A": [ 168 ],
            "Y": [ 28 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_13": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:316"
          },
          "connections": {
            "A": [ 169 ],
            "Y": [ 17 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_2": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:305"
          },
          "connections": {
            "A": [ 170 ],
            "Y": [ 26 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_3": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:306"
          },
          "connections": {
            "A": [ 171 ],
            "Y": [ 18 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_4": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:307"
          },
          "connections": {
            "A": [ 172 ],
            "Y": [ 19 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_5": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:308"
          },
          "connections": {
            "A": [ 173 ],
            "Y": [ 20 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_6": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:309"
          },
          "connections": {
            "A": [ 174 ],
            "Y": [ 21 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_7": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:310"
          },
          "connections": {
            "A": [ 175 ],
            "Y": [ 22 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_8": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:311"
          },
          "connections": {
            "A": [ 176 ],
            "Y": [ 23 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX2_9": {
          "hide_name": 0,
          "type": "BUFX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:312"
          },
          "connections": {
            "A": [ 177 ],
            "Y": [ 24 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX4_1": {
          "hide_name": 0,
          "type": "BUFX4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:16"
          },
          "connections": {
            "A": [ 165 ],
            "Y": [ 178 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX4_10": {
          "hide_name": 0,
          "type": "BUFX4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:26"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 179 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX4_2": {
          "hide_name": 0,
          "type": "BUFX4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:17"
          },
          "connections": {
            "A": [ 165 ],
            "Y": [ 180 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX4_3": {
          "hide_name": 0,
          "type": "BUFX4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:18"
          },
          "connections": {
            "A": [ 165 ],
            "Y": [ 181 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX4_4": {
          "hide_name": 0,
          "type": "BUFX4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:20"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 182 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX4_5": {
          "hide_name": 0,
          "type": "BUFX4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:21"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 183 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX4_6": {
          "hide_name": 0,
          "type": "BUFX4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:22"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 184 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX4_7": {
          "hide_name": 0,
          "type": "BUFX4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:23"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 185 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX4_8": {
          "hide_name": 0,
          "type": "BUFX4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:24"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 186 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "BUFX4_9": {
          "hide_name": 0,
          "type": "BUFX4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:25"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 187 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_1": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:317"
          },
          "connections": {
            "CLK": [ 182 ],
            "D": [ 188 ],
            "Q": [ 169 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_10": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:326"
          },
          "connections": {
            "CLK": [ 184 ],
            "D": [ 189 ],
            "Q": [ 190 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_11": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:327"
          },
          "connections": {
            "CLK": [ 185 ],
            "D": [ 191 ],
            "Q": [ 147 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_12": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:328"
          },
          "connections": {
            "CLK": [ 186 ],
            "D": [ 192 ],
            "Q": [ 149 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_13": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:329"
          },
          "connections": {
            "CLK": [ 187 ],
            "D": [ 193 ],
            "Q": [ 151 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_14": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:330"
          },
          "connections": {
            "CLK": [ 179 ],
            "D": [ 194 ],
            "Q": [ 153 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_15": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:331"
          },
          "connections": {
            "CLK": [ 182 ],
            "D": [ 195 ],
            "Q": [ 155 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_16": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:332"
          },
          "connections": {
            "CLK": [ 183 ],
            "D": [ 196 ],
            "Q": [ 157 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_17": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:333"
          },
          "connections": {
            "CLK": [ 184 ],
            "D": [ 197 ],
            "Q": [ 159 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_18": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:334"
          },
          "connections": {
            "CLK": [ 185 ],
            "D": [ 164 ],
            "Q": [ 198 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_19": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:335"
          },
          "connections": {
            "CLK": [ 186 ],
            "D": [ 199 ],
            "Q": [ 171 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_2": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:318"
          },
          "connections": {
            "CLK": [ 183 ],
            "D": [ 56 ],
            "Q": [ 168 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_20": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:336"
          },
          "connections": {
            "CLK": [ 187 ],
            "D": [ 200 ],
            "Q": [ 172 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_21": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:337"
          },
          "connections": {
            "CLK": [ 179 ],
            "D": [ 201 ],
            "Q": [ 173 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_22": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:338"
          },
          "connections": {
            "CLK": [ 182 ],
            "D": [ 202 ],
            "Q": [ 174 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_23": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:339"
          },
          "connections": {
            "CLK": [ 183 ],
            "D": [ 203 ],
            "Q": [ 175 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_24": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:340"
          },
          "connections": {
            "CLK": [ 184 ],
            "D": [ 204 ],
            "Q": [ 176 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_25": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:341"
          },
          "connections": {
            "CLK": [ 185 ],
            "D": [ 205 ],
            "Q": [ 177 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_26": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:342"
          },
          "connections": {
            "CLK": [ 186 ],
            "D": [ 206 ],
            "Q": [ 166 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_27": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:343"
          },
          "connections": {
            "CLK": [ 187 ],
            "D": [ 207 ],
            "Q": [ 170 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_28": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:344"
          },
          "connections": {
            "CLK": [ 179 ],
            "D": [ 208 ],
            "Q": [ 167 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_29": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:345"
          },
          "connections": {
            "CLK": [ 182 ],
            "D": [ 139 ],
            "Q": [ 209 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_3": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:319"
          },
          "connections": {
            "CLK": [ 184 ],
            "D": [ 210 ],
            "Q": [ 211 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_30": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:346"
          },
          "connections": {
            "CLK": [ 183 ],
            "D": [ 143 ],
            "Q": [ 39 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_31": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:347"
          },
          "connections": {
            "CLK": [ 184 ],
            "D": [ 59 ],
            "Q": [ 38 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_32": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:348"
          },
          "connections": {
            "CLK": [ 185 ],
            "D": [ 63 ],
            "Q": [ 212 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_33": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:349"
          },
          "connections": {
            "CLK": [ 186 ],
            "D": [ 67 ],
            "Q": [ 213 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_34": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:350"
          },
          "connections": {
            "CLK": [ 187 ],
            "D": [ 46 ],
            "Q": [ 214 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_35": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:351"
          },
          "connections": {
            "CLK": [ 179 ],
            "D": [ 71 ],
            "Q": [ 215 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_36": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:352"
          },
          "connections": {
            "CLK": [ 182 ],
            "D": [ 75 ],
            "Q": [ 76 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_37": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:353"
          },
          "connections": {
            "CLK": [ 183 ],
            "D": [ 81 ],
            "Q": [ 216 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_38": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:354"
          },
          "connections": {
            "CLK": [ 184 ],
            "D": [ 217 ],
            "Q": [ 218 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_39": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:355"
          },
          "connections": {
            "CLK": [ 185 ],
            "D": [ 219 ],
            "Q": [ 220 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_4": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:320"
          },
          "connections": {
            "CLK": [ 185 ],
            "D": [ 221 ],
            "Q": [ 222 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_40": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:356"
          },
          "connections": {
            "CLK": [ 186 ],
            "D": [ 223 ],
            "Q": [ 224 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_41": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:357"
          },
          "connections": {
            "CLK": [ 187 ],
            "D": [ 225 ],
            "Q": [ 226 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_42": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:358"
          },
          "connections": {
            "CLK": [ 179 ],
            "D": [ 227 ],
            "Q": [ 228 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_43": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:359"
          },
          "connections": {
            "CLK": [ 182 ],
            "D": [ 229 ],
            "Q": [ 230 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_44": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:360"
          },
          "connections": {
            "CLK": [ 183 ],
            "D": [ 231 ],
            "Q": [ 232 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_45": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:361"
          },
          "connections": {
            "CLK": [ 184 ],
            "D": [ 233 ],
            "Q": [ 234 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_46": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:362"
          },
          "connections": {
            "CLK": [ 185 ],
            "D": [ 6 ],
            "Q": [ 235 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_47": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:363"
          },
          "connections": {
            "CLK": [ 186 ],
            "D": [ 235 ],
            "Q": [ 140 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_48": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:364"
          },
          "connections": {
            "CLK": [ 187 ],
            "D": [ 236 ],
            "Q": [ 83 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_49": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:365"
          },
          "connections": {
            "CLK": [ 179 ],
            "D": [ 237 ],
            "Q": [ 82 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_5": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:321"
          },
          "connections": {
            "CLK": [ 186 ],
            "D": [ 238 ],
            "Q": [ 239 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_50": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:366"
          },
          "connections": {
            "CLK": [ 182 ],
            "D": [ 88 ],
            "Q": [ 240 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_51": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:367"
          },
          "connections": {
            "CLK": [ 183 ],
            "D": [ 241 ],
            "Q": [ 242 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_52": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:368"
          },
          "connections": {
            "CLK": [ 184 ],
            "D": [ 243 ],
            "Q": [ 90 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_53": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:369"
          },
          "connections": {
            "CLK": [ 185 ],
            "D": [ 98 ],
            "Q": [ 244 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_54": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:370"
          },
          "connections": {
            "CLK": [ 186 ],
            "D": [ 101 ],
            "Q": [ 245 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_55": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:371"
          },
          "connections": {
            "CLK": [ 187 ],
            "D": [ 104 ],
            "Q": [ 246 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_56": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:372"
          },
          "connections": {
            "CLK": [ 179 ],
            "D": [ 107 ],
            "Q": [ 247 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_57": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:373"
          },
          "connections": {
            "CLK": [ 182 ],
            "D": [ 110 ],
            "Q": [ 248 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_58": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:374"
          },
          "connections": {
            "CLK": [ 183 ],
            "D": [ 113 ],
            "Q": [ 249 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_59": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:375"
          },
          "connections": {
            "CLK": [ 184 ],
            "D": [ 116 ],
            "Q": [ 250 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_6": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:322"
          },
          "connections": {
            "CLK": [ 187 ],
            "D": [ 251 ],
            "Q": [ 252 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_60": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:376"
          },
          "connections": {
            "CLK": [ 185 ],
            "D": [ 119 ],
            "Q": [ 253 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_61": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:377"
          },
          "connections": {
            "CLK": [ 186 ],
            "D": [ 122 ],
            "Q": [ 254 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_62": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:378"
          },
          "connections": {
            "CLK": [ 187 ],
            "D": [ 125 ],
            "Q": [ 255 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_63": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:379"
          },
          "connections": {
            "CLK": [ 179 ],
            "D": [ 256 ],
            "Q": [ 257 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_7": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:323"
          },
          "connections": {
            "CLK": [ 179 ],
            "D": [ 258 ],
            "Q": [ 33 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_8": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:324"
          },
          "connections": {
            "CLK": [ 182 ],
            "D": [ 259 ],
            "Q": [ 32 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "DFFPOSX1_9": {
          "hide_name": 0,
          "type": "DFFPOSX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:325"
          },
          "connections": {
            "CLK": [ 183 ],
            "D": [ 260 ],
            "Q": [ 131 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_1": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:33"
          },
          "connections": {
            "A": [ 261 ],
            "Y": [ 54 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_10": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:132"
          },
          "connections": {
            "A": [ 159 ],
            "Y": [ 262 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_11": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:137"
          },
          "connections": {
            "A": [ 198 ],
            "Y": [ 263 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_12": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:142"
          },
          "connections": {
            "A": [ 15 ],
            "Y": [ 161 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_13": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:146"
          },
          "connections": {
            "A": [ 171 ],
            "Y": [ 264 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_14": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:147"
          },
          "connections": {
            "A": [ 218 ],
            "Y": [ 265 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_15": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:148"
          },
          "connections": {
            "A": [ 140 ],
            "Y": [ 133 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_16": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:150"
          },
          "connections": {
            "A": [ 76 ],
            "Y": [ 266 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_17": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:162"
          },
          "connections": {
            "A": [ 172 ],
            "Y": [ 267 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_18": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:163"
          },
          "connections": {
            "A": [ 220 ],
            "Y": [ 268 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_19": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:165"
          },
          "connections": {
            "A": [ 173 ],
            "Y": [ 269 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_2": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:56"
          },
          "connections": {
            "A": [ 16 ],
            "Y": [ 270 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_20": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:166"
          },
          "connections": {
            "A": [ 224 ],
            "Y": [ 271 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_21": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:168"
          },
          "connections": {
            "A": [ 174 ],
            "Y": [ 272 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_22": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:169"
          },
          "connections": {
            "A": [ 226 ],
            "Y": [ 273 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_23": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:171"
          },
          "connections": {
            "A": [ 175 ],
            "Y": [ 274 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_24": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:172"
          },
          "connections": {
            "A": [ 228 ],
            "Y": [ 275 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_25": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:174"
          },
          "connections": {
            "A": [ 176 ],
            "Y": [ 276 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_26": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:175"
          },
          "connections": {
            "A": [ 230 ],
            "Y": [ 277 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_27": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:177"
          },
          "connections": {
            "A": [ 177 ],
            "Y": [ 278 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_28": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:178"
          },
          "connections": {
            "A": [ 232 ],
            "Y": [ 279 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_29": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:180"
          },
          "connections": {
            "A": [ 166 ],
            "Y": [ 280 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_3": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:66"
          },
          "connections": {
            "A": [ 281 ],
            "Y": [ 144 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_30": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:181"
          },
          "connections": {
            "A": [ 234 ],
            "Y": [ 282 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_31": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:183"
          },
          "connections": {
            "A": [ 7 ],
            "Y": [ 283 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_32": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:190"
          },
          "connections": {
            "A": [ 37 ],
            "Y": [ 284 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_33": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:192"
          },
          "connections": {
            "A": [ 216 ],
            "Y": [ 285 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_34": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:193"
          },
          "connections": {
            "A": [ 214 ],
            "Y": [ 286 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_35": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:202"
          },
          "connections": {
            "A": [ 287 ],
            "Y": [ 47 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_36": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:210"
          },
          "connections": {
            "A": [ 212 ],
            "Y": [ 61 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_37": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:215"
          },
          "connections": {
            "A": [ 213 ],
            "Y": [ 288 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_38": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:221"
          },
          "connections": {
            "A": [ 289 ],
            "Y": [ 290 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_39": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:232"
          },
          "connections": {
            "A": [ 64 ],
            "Y": [ 291 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_4": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:100"
          },
          "connections": {
            "A": [ 190 ],
            "Y": [ 292 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_40": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:256"
          },
          "connections": {
            "A": [ 240 ],
            "Y": [ 293 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_41": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:271"
          },
          "connections": {
            "A": [ 41 ],
            "Y": [ 103 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_42": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:275"
          },
          "connections": {
            "A": [ 247 ],
            "Y": [ 294 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_43": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:288"
          },
          "connections": {
            "A": [ 295 ],
            "Y": [ 117 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_44": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:292"
          },
          "connections": {
            "A": [ 254 ],
            "Y": [ 296 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_45": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:300"
          },
          "connections": {
            "A": [ 147 ],
            "Y": [ 51 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_46": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:302"
          },
          "connections": {
            "A": [ 29 ],
            "Y": [ 297 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_5": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:107"
          },
          "connections": {
            "A": [ 149 ],
            "Y": [ 298 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_6": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:112"
          },
          "connections": {
            "A": [ 151 ],
            "Y": [ 299 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_7": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:117"
          },
          "connections": {
            "A": [ 153 ],
            "Y": [ 300 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_8": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:122"
          },
          "connections": {
            "A": [ 155 ],
            "Y": [ 301 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX1_9": {
          "hide_name": 0,
          "type": "INVX1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:127"
          },
          "connections": {
            "A": [ 157 ],
            "Y": [ 302 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX2_1": {
          "hide_name": 0,
          "type": "INVX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:29"
          },
          "connections": {
            "A": [ 222 ],
            "Y": [ 303 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX2_2": {
          "hide_name": 0,
          "type": "INVX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:30"
          },
          "connections": {
            "A": [ 252 ],
            "Y": [ 304 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX2_3": {
          "hide_name": 0,
          "type": "INVX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:34"
          },
          "connections": {
            "A": [ 211 ],
            "Y": [ 305 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX2_4": {
          "hide_name": 0,
          "type": "INVX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:59"
          },
          "connections": {
            "A": [ 168 ],
            "Y": [ 306 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX2_5": {
          "hide_name": 0,
          "type": "INVX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:72"
          },
          "connections": {
            "A": [ 239 ],
            "Y": [ 126 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX2_6": {
          "hide_name": 0,
          "type": "INVX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:85"
          },
          "connections": {
            "A": [ 307 ],
            "Y": [ 130 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX2_7": {
          "hide_name": 0,
          "type": "INVX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:151"
          },
          "connections": {
            "A": [ 215 ],
            "Y": [ 68 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX2_8": {
          "hide_name": 0,
          "type": "INVX2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:198"
          },
          "connections": {
            "A": [ 209 ],
            "Y": [ 77 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "INVX8_1": {
          "hide_name": 0,
          "type": "INVX8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:27"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 165 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_1": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:81"
          },
          "connections": {
            "A": [ 304 ],
            "B": [ 308 ],
            "S": [ 94 ],
            "Y": [ 309 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_10": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:244"
          },
          "connections": {
            "A": [ 268 ],
            "B": [ 265 ],
            "S": [ 310 ],
            "Y": [ 217 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_11": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:245"
          },
          "connections": {
            "A": [ 271 ],
            "B": [ 268 ],
            "S": [ 310 ],
            "Y": [ 219 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_12": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:246"
          },
          "connections": {
            "A": [ 273 ],
            "B": [ 271 ],
            "S": [ 310 ],
            "Y": [ 223 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_13": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:247"
          },
          "connections": {
            "A": [ 275 ],
            "B": [ 273 ],
            "S": [ 310 ],
            "Y": [ 225 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_14": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:248"
          },
          "connections": {
            "A": [ 277 ],
            "B": [ 275 ],
            "S": [ 310 ],
            "Y": [ 227 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_15": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:249"
          },
          "connections": {
            "A": [ 279 ],
            "B": [ 277 ],
            "S": [ 310 ],
            "Y": [ 229 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_16": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:250"
          },
          "connections": {
            "A": [ 282 ],
            "B": [ 279 ],
            "S": [ 310 ],
            "Y": [ 231 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_17": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:251"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 282 ],
            "S": [ 310 ],
            "Y": [ 233 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_2": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:161"
          },
          "connections": {
            "A": [ 264 ],
            "B": [ 265 ],
            "S": [ 311 ],
            "Y": [ 199 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_3": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:164"
          },
          "connections": {
            "A": [ 267 ],
            "B": [ 268 ],
            "S": [ 311 ],
            "Y": [ 200 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_4": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:167"
          },
          "connections": {
            "A": [ 269 ],
            "B": [ 271 ],
            "S": [ 311 ],
            "Y": [ 201 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_5": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:170"
          },
          "connections": {
            "A": [ 272 ],
            "B": [ 273 ],
            "S": [ 311 ],
            "Y": [ 202 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_6": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:173"
          },
          "connections": {
            "A": [ 274 ],
            "B": [ 275 ],
            "S": [ 311 ],
            "Y": [ 203 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_7": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:176"
          },
          "connections": {
            "A": [ 276 ],
            "B": [ 277 ],
            "S": [ 311 ],
            "Y": [ 204 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_8": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:179"
          },
          "connections": {
            "A": [ 278 ],
            "B": [ 279 ],
            "S": [ 311 ],
            "Y": [ 205 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "MUX2X1_9": {
          "hide_name": 0,
          "type": "MUX2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:182"
          },
          "connections": {
            "A": [ 280 ],
            "B": [ 282 ],
            "S": [ 311 ],
            "Y": [ 206 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_1": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:32"
          },
          "connections": {
            "A": [ 303 ],
            "B": [ 312 ],
            "Y": [ 261 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_10": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:91"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 32 ],
            "Y": [ 313 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_11": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:101"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 34 ],
            "Y": [ 314 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_12": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:152"
          },
          "connections": {
            "A": [ 266 ],
            "B": [ 68 ],
            "Y": [ 315 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_13": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:153"
          },
          "connections": {
            "A": [ 216 ],
            "B": [ 214 ],
            "Y": [ 316 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_14": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:158"
          },
          "connections": {
            "A": [ 37 ],
            "B": [ 317 ],
            "Y": [ 318 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_15": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:160"
          },
          "connections": {
            "A": [ 181 ],
            "B": [ 319 ],
            "Y": [ 311 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_16": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:184"
          },
          "connections": {
            "A": [ 170 ],
            "B": [ 283 ],
            "Y": [ 320 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_17": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:186"
          },
          "connections": {
            "A": [ 167 ],
            "B": [ 283 ],
            "Y": [ 321 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_18": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:188"
          },
          "connections": {
            "A": [ 30 ],
            "B": [ 322 ],
            "Y": [ 323 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_19": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:194"
          },
          "connections": {
            "A": [ 285 ],
            "B": [ 286 ],
            "Y": [ 324 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_2": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:37"
          },
          "connections": {
            "A": [ 325 ],
            "B": [ 326 ],
            "Y": [ 89 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_20": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:200"
          },
          "connections": {
            "A": [ 178 ],
            "B": [ 327 ],
            "Y": [ 138 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_21": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:212"
          },
          "connections": {
            "A": [ 212 ],
            "B": [ 40 ],
            "Y": [ 328 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_22": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:218"
          },
          "connections": {
            "A": [ 178 ],
            "B": [ 329 ],
            "Y": [ 66 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_23": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:220"
          },
          "connections": {
            "A": [ 214 ],
            "B": [ 37 ],
            "Y": [ 289 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_24": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:227"
          },
          "connections": {
            "A": [ 290 ],
            "B": [ 43 ],
            "Y": [ 69 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_25": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:230"
          },
          "connections": {
            "A": [ 181 ],
            "B": [ 330 ],
            "Y": [ 70 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_26": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:242"
          },
          "connections": {
            "A": [ 209 ],
            "B": [ 135 ],
            "Y": [ 331 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_27": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:252"
          },
          "connections": {
            "A": [ 178 ],
            "B": [ 141 ],
            "Y": [ 87 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_28": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:257"
          },
          "connections": {
            "A": [ 293 ],
            "B": [ 326 ],
            "Y": [ 85 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_29": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:260"
          },
          "connections": {
            "A": [ 242 ],
            "B": [ 85 ],
            "Y": [ 332 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_3": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:40"
          },
          "connections": {
            "A": [ 333 ],
            "B": [ 334 ],
            "Y": [ 335 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_30": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:276"
          },
          "connections": {
            "A": [ 294 ],
            "B": [ 41 ],
            "Y": [ 106 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_31": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:293"
          },
          "connections": {
            "A": [ 296 ],
            "B": [ 295 ],
            "Y": [ 120 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_32": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:296"
          },
          "connections": {
            "A": [ 336 ],
            "B": [ 295 ],
            "Y": [ 124 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_4": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:44"
          },
          "connections": {
            "A": [ 337 ],
            "B": [ 338 ],
            "Y": [ 339 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_5": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:47"
          },
          "connections": {
            "A": [ 340 ],
            "B": [ 336 ],
            "Y": [ 341 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_6": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:52"
          },
          "connections": {
            "A": [ 342 ],
            "B": [ 343 ],
            "Y": [ 94 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_7": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:60"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 42 ],
            "Y": [ 141 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_8": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:74"
          },
          "connections": {
            "A": [ 239 ],
            "B": [ 344 ],
            "Y": [ 92 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND2X1_9": {
          "hide_name": 0,
          "type": "NAND2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:86"
          },
          "connections": {
            "A": [ 181 ],
            "B": [ 130 ],
            "Y": [ 128 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_1": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:49"
          },
          "connections": {
            "A": [ 168 ],
            "B": [ 41 ],
            "C": [ 42 ],
            "Y": [ 307 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_10": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:149"
          },
          "connections": {
            "A": [ 209 ],
            "B": [ 41 ],
            "C": [ 42 ],
            "Y": [ 287 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_11": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:224"
          },
          "connections": {
            "A": [ 180 ],
            "B": [ 37 ],
            "C": [ 43 ],
            "Y": [ 345 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_12": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:240"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 285 ],
            "C": [ 49 ],
            "Y": [ 79 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_13": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:261"
          },
          "connections": {
            "A": [ 180 ],
            "B": [ 89 ],
            "C": [ 332 ],
            "Y": [ 241 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_14": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:285"
          },
          "connections": {
            "A": [ 337 ],
            "B": [ 338 ],
            "C": [ 41 ],
            "Y": [ 115 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_2": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:97"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 34 ],
            "C": [ 130 ],
            "Y": [ 145 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_3": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:108"
          },
          "connections": {
            "A": [ 298 ],
            "B": [ 261 ],
            "C": [ 346 ],
            "Y": [ 347 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_4": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:113"
          },
          "connections": {
            "A": [ 299 ],
            "B": [ 261 ],
            "C": [ 346 ],
            "Y": [ 348 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_5": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:118"
          },
          "connections": {
            "A": [ 300 ],
            "B": [ 261 ],
            "C": [ 346 ],
            "Y": [ 349 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_6": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:123"
          },
          "connections": {
            "A": [ 301 ],
            "B": [ 261 ],
            "C": [ 346 ],
            "Y": [ 350 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_7": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:128"
          },
          "connections": {
            "A": [ 302 ],
            "B": [ 261 ],
            "C": [ 346 ],
            "Y": [ 351 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_8": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:133"
          },
          "connections": {
            "A": [ 262 ],
            "B": [ 261 ],
            "C": [ 346 ],
            "Y": [ 352 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NAND3X1_9": {
          "hide_name": 0,
          "type": "NAND3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:138"
          },
          "connections": {
            "A": [ 263 ],
            "B": [ 261 ],
            "C": [ 346 ],
            "Y": [ 353 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_1": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:31"
          },
          "connections": {
            "A": [ 239 ],
            "B": [ 304 ],
            "Y": [ 312 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_10": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:46"
          },
          "connections": {
            "A": [ 255 ],
            "B": [ 254 ],
            "Y": [ 336 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_11": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:48"
          },
          "connections": {
            "A": [ 339 ],
            "B": [ 341 ],
            "Y": [ 42 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_12": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:50"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 33 ],
            "Y": [ 342 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_13": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:51"
          },
          "connections": {
            "A": [ 190 ],
            "B": [ 131 ],
            "Y": [ 343 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_14": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:54"
          },
          "connections": {
            "A": [ 305 ],
            "B": [ 354 ],
            "Y": [ 53 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_15": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:64"
          },
          "connections": {
            "A": [ 94 ],
            "B": [ 307 ],
            "Y": [ 346 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_16": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:65"
          },
          "connections": {
            "A": [ 222 ],
            "B": [ 346 ],
            "Y": [ 355 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_17": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:67"
          },
          "connections": {
            "A": [ 222 ],
            "B": [ 211 ],
            "Y": [ 356 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_18": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:68"
          },
          "connections": {
            "A": [ 303 ],
            "B": [ 305 ],
            "Y": [ 344 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_19": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:69"
          },
          "connections": {
            "A": [ 356 ],
            "B": [ 344 ],
            "Y": [ 357 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_2": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:35"
          },
          "connections": {
            "A": [ 242 ],
            "B": [ 240 ],
            "Y": [ 325 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_20": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:87"
          },
          "connections": {
            "A": [ 168 ],
            "B": [ 270 ],
            "Y": [ 29 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_21": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:99"
          },
          "connections": {
            "A": [ 132 ],
            "B": [ 146 ],
            "Y": [ 260 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_22": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:154"
          },
          "connections": {
            "A": [ 316 ],
            "B": [ 315 ],
            "Y": [ 317 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_23": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:155"
          },
          "connections": {
            "A": [ 38 ],
            "B": [ 39 ],
            "Y": [ 35 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_24": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:156"
          },
          "connections": {
            "A": [ 213 ],
            "B": [ 212 ],
            "Y": [ 36 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_25": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:189"
          },
          "connections": {
            "A": [ 319 ],
            "B": [ 323 ],
            "Y": [ 208 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_26": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:191"
          },
          "connections": {
            "A": [ 284 ],
            "B": [ 287 ],
            "Y": [ 137 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_27": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:195"
          },
          "connections": {
            "A": [ 315 ],
            "B": [ 324 ],
            "Y": [ 134 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_28": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:196"
          },
          "connections": {
            "A": [ 317 ],
            "B": [ 134 ],
            "Y": [ 135 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_29": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:233"
          },
          "connections": {
            "A": [ 266 ],
            "B": [ 291 ],
            "Y": [ 73 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_3": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:36"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 83 ],
            "Y": [ 326 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_30": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:234"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 289 ],
            "Y": [ 48 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_31": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:243"
          },
          "connections": {
            "A": [ 331 ],
            "B": [ 345 ],
            "Y": [ 310 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_32": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:253"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 87 ],
            "Y": [ 236 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_33": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:287"
          },
          "connections": {
            "A": [ 253 ],
            "B": [ 115 ],
            "Y": [ 295 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_34": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:299"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 358 ],
            "Y": [ 256 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_4": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:38"
          },
          "connections": {
            "A": [ 90 ],
            "B": [ 246 ],
            "Y": [ 333 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_5": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:39"
          },
          "connections": {
            "A": [ 244 ],
            "B": [ 245 ],
            "Y": [ 334 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_6": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:41"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 335 ],
            "Y": [ 41 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_7": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:42"
          },
          "connections": {
            "A": [ 247 ],
            "B": [ 250 ],
            "Y": [ 337 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_8": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:43"
          },
          "connections": {
            "A": [ 248 ],
            "B": [ 249 ],
            "Y": [ 338 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR2X1_9": {
          "hide_name": 0,
          "type": "NOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:45"
          },
          "connections": {
            "A": [ 257 ],
            "B": [ 253 ],
            "Y": [ 340 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR3X1_1": {
          "hide_name": 0,
          "type": "NOR3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:106"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 94 ],
            "C": [ 307 ],
            "Y": [ 50 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "NOR3X1_2": {
          "hide_name": 0,
          "type": "NOR3X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:159"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 318 ],
            "C": [ 287 ],
            "Y": [ 319 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_1": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:28"
          },
          "connections": {
            "A": [ 168 ],
            "B": [ 16 ],
            "C": [ 178 ],
            "Y": [ 55 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_10": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:83"
          },
          "connections": {
            "A": [ 307 ],
            "B": [ 309 ],
            "C": [ 359 ],
            "Y": [ 360 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_11": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:90"
          },
          "connections": {
            "A": [ 33 ],
            "B": [ 128 ],
            "C": [ 129 ],
            "Y": [ 258 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_12": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:93"
          },
          "connections": {
            "A": [ 342 ],
            "B": [ 34 ],
            "C": [ 130 ],
            "Y": [ 361 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_13": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:94"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 130 ],
            "C": [ 361 ],
            "Y": [ 362 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_14": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:95"
          },
          "connections": {
            "A": [ 281 ],
            "B": [ 362 ],
            "C": [ 313 ],
            "Y": [ 259 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_15": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:103"
          },
          "connections": {
            "A": [ 306 ],
            "B": [ 141 ],
            "C": [ 292 ],
            "Y": [ 363 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_16": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:104"
          },
          "connections": {
            "A": [ 307 ],
            "B": [ 364 ],
            "C": [ 363 ],
            "Y": [ 365 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_17": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:109"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 50 ],
            "C": [ 347 ],
            "Y": [ 366 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_18": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:111"
          },
          "connections": {
            "A": [ 281 ],
            "B": [ 366 ],
            "C": [ 148 ],
            "Y": [ 191 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_19": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:114"
          },
          "connections": {
            "A": [ 149 ],
            "B": [ 50 ],
            "C": [ 348 ],
            "Y": [ 367 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_2": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:57"
          },
          "connections": {
            "A": [ 168 ],
            "B": [ 270 ],
            "C": [ 180 ],
            "Y": [ 281 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_20": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:116"
          },
          "connections": {
            "A": [ 281 ],
            "B": [ 367 ],
            "C": [ 150 ],
            "Y": [ 192 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_21": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:119"
          },
          "connections": {
            "A": [ 151 ],
            "B": [ 50 ],
            "C": [ 349 ],
            "Y": [ 368 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_22": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:121"
          },
          "connections": {
            "A": [ 281 ],
            "B": [ 368 ],
            "C": [ 152 ],
            "Y": [ 193 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_23": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:124"
          },
          "connections": {
            "A": [ 153 ],
            "B": [ 50 ],
            "C": [ 350 ],
            "Y": [ 369 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_24": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:126"
          },
          "connections": {
            "A": [ 281 ],
            "B": [ 369 ],
            "C": [ 154 ],
            "Y": [ 194 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_25": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:129"
          },
          "connections": {
            "A": [ 155 ],
            "B": [ 50 ],
            "C": [ 351 ],
            "Y": [ 370 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_26": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:131"
          },
          "connections": {
            "A": [ 281 ],
            "B": [ 370 ],
            "C": [ 156 ],
            "Y": [ 195 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_27": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:134"
          },
          "connections": {
            "A": [ 157 ],
            "B": [ 50 ],
            "C": [ 352 ],
            "Y": [ 371 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_28": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:136"
          },
          "connections": {
            "A": [ 281 ],
            "B": [ 371 ],
            "C": [ 158 ],
            "Y": [ 196 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_29": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:139"
          },
          "connections": {
            "A": [ 159 ],
            "B": [ 50 ],
            "C": [ 353 ],
            "Y": [ 372 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_3": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:61"
          },
          "connections": {
            "A": [ 306 ],
            "B": [ 141 ],
            "C": [ 305 ],
            "Y": [ 373 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_30": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:141"
          },
          "connections": {
            "A": [ 281 ],
            "B": [ 372 ],
            "C": [ 160 ],
            "Y": [ 197 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_31": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:143"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 354 ],
            "C": [ 198 ],
            "Y": [ 163 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_32": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:144"
          },
          "connections": {
            "A": [ 180 ],
            "B": [ 198 ],
            "C": [ 281 ],
            "Y": [ 162 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_33": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:185"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 320 ],
            "C": [ 311 ],
            "Y": [ 207 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_34": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:187"
          },
          "connections": {
            "A": [ 318 ],
            "B": [ 287 ],
            "C": [ 321 ],
            "Y": [ 322 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_35": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:199"
          },
          "connections": {
            "A": [ 140 ],
            "B": [ 141 ],
            "C": [ 77 ],
            "Y": [ 327 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_36": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:204"
          },
          "connections": {
            "A": [ 39 ],
            "B": [ 64 ],
            "C": [ 180 ],
            "Y": [ 142 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_37": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:208"
          },
          "connections": {
            "A": [ 38 ],
            "B": [ 64 ],
            "C": [ 181 ],
            "Y": [ 58 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_38": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:211"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 40 ],
            "C": [ 64 ],
            "Y": [ 60 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_39": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:213"
          },
          "connections": {
            "A": [ 328 ],
            "B": [ 287 ],
            "C": [ 30 ],
            "Y": [ 62 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_4": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:62"
          },
          "connections": {
            "A": [ 307 ],
            "B": [ 374 ],
            "C": [ 373 ],
            "Y": [ 375 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_40": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:216"
          },
          "connections": {
            "A": [ 288 ],
            "B": [ 328 ],
            "C": [ 209 ],
            "Y": [ 65 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_41": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:217"
          },
          "connections": {
            "A": [ 328 ],
            "B": [ 287 ],
            "C": [ 288 ],
            "Y": [ 329 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_42": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:225"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 286 ],
            "C": [ 345 ],
            "Y": [ 45 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_43": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:228"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 289 ],
            "C": [ 209 ],
            "Y": [ 72 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_44": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:229"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 64 ],
            "C": [ 72 ],
            "Y": [ 330 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_45": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:236"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 49 ],
            "C": [ 30 ],
            "Y": [ 74 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_46": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:239"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ 291 ],
            "C": [ 216 ],
            "Y": [ 80 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_47": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:255"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 83 ],
            "C": [ 84 ],
            "Y": [ 237 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_48": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:258"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 83 ],
            "C": [ 240 ],
            "Y": [ 86 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_49": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:263"
          },
          "connections": {
            "A": [ 90 ],
            "B": [ 89 ],
            "C": [ 91 ],
            "Y": [ 243 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_5": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:70"
          },
          "connections": {
            "A": [ 357 ],
            "B": [ 354 ],
            "C": [ 144 ],
            "Y": [ 376 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_50": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:266"
          },
          "connections": {
            "A": [ 90 ],
            "B": [ 89 ],
            "C": [ 244 ],
            "Y": [ 97 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_51": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:269"
          },
          "connections": {
            "A": [ 244 ],
            "B": [ 377 ],
            "C": [ 245 ],
            "Y": [ 100 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_52": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:272"
          },
          "connections": {
            "A": [ 245 ],
            "B": [ 96 ],
            "C": [ 246 ],
            "Y": [ 102 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_53": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:274"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 335 ],
            "C": [ 247 ],
            "Y": [ 105 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_54": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:278"
          },
          "connections": {
            "A": [ 247 ],
            "B": [ 103 ],
            "C": [ 248 ],
            "Y": [ 109 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_55": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:281"
          },
          "connections": {
            "A": [ 248 ],
            "B": [ 106 ],
            "C": [ 249 ],
            "Y": [ 112 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_56": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:284"
          },
          "connections": {
            "A": [ 249 ],
            "B": [ 108 ],
            "C": [ 250 ],
            "Y": [ 114 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_57": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:289"
          },
          "connections": {
            "A": [ 339 ],
            "B": [ 103 ],
            "C": [ 253 ],
            "Y": [ 118 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_58": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:291"
          },
          "connections": {
            "A": [ 253 ],
            "B": [ 115 ],
            "C": [ 254 ],
            "Y": [ 121 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_59": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:295"
          },
          "connections": {
            "A": [ 254 ],
            "B": [ 117 ],
            "C": [ 255 ],
            "Y": [ 123 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_6": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:73"
          },
          "connections": {
            "A": [ 303 ],
            "B": [ 305 ],
            "C": [ 126 ],
            "Y": [ 93 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_60": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:298"
          },
          "connections": {
            "A": [ 255 ],
            "B": [ 120 ],
            "C": [ 257 ],
            "Y": [ 358 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_61": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:303"
          },
          "connections": {
            "A": [ 169 ],
            "B": [ 346 ],
            "C": [ 297 ],
            "Y": [ 378 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_62": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:304"
          },
          "connections": {
            "A": [ 378 ],
            "B": [ 52 ],
            "C": [ 181 ],
            "Y": [ 188 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_7": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:77"
          },
          "connections": {
            "A": [ 306 ],
            "B": [ 141 ],
            "C": [ 126 ],
            "Y": [ 379 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_8": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:78"
          },
          "connections": {
            "A": [ 307 ],
            "B": [ 127 ],
            "C": [ 379 ],
            "Y": [ 380 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI21X1_9": {
          "hide_name": 0,
          "type": "OAI21X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:82"
          },
          "connections": {
            "A": [ 306 ],
            "B": [ 141 ],
            "C": [ 304 ],
            "Y": [ 359 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI22X1_1": {
          "hide_name": 0,
          "type": "OAI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:63"
          },
          "connections": {
            "A": [ 181 ],
            "B": [ 305 ],
            "C": [ 281 ],
            "D": [ 375 ],
            "Y": [ 210 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI22X1_2": {
          "hide_name": 0,
          "type": "OAI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:71"
          },
          "connections": {
            "A": [ 30 ],
            "B": [ 303 ],
            "C": [ 355 ],
            "D": [ 376 ],
            "Y": [ 221 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI22X1_3": {
          "hide_name": 0,
          "type": "OAI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:79"
          },
          "connections": {
            "A": [ 178 ],
            "B": [ 126 ],
            "C": [ 281 ],
            "D": [ 380 ],
            "Y": [ 238 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI22X1_4": {
          "hide_name": 0,
          "type": "OAI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:84"
          },
          "connections": {
            "A": [ 180 ],
            "B": [ 304 ],
            "C": [ 281 ],
            "D": [ 360 ],
            "Y": [ 251 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI22X1_5": {
          "hide_name": 0,
          "type": "OAI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:105"
          },
          "connections": {
            "A": [ 178 ],
            "B": [ 292 ],
            "C": [ 281 ],
            "D": [ 365 ],
            "Y": [ 189 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OAI22X1_6": {
          "hide_name": 0,
          "type": "OAI22X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:222"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 290 ],
            "C": [ 286 ],
            "D": [ 64 ],
            "Y": [ 44 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OR2X2_1": {
          "hide_name": 0,
          "type": "OR2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:53"
          },
          "connections": {
            "A": [ 307 ],
            "B": [ 94 ],
            "Y": [ 354 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OR2X2_2": {
          "hide_name": 0,
          "type": "OR2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:207"
          },
          "connections": {
            "A": [ 40 ],
            "B": [ 35 ],
            "Y": [ 57 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OR2X2_3": {
          "hide_name": 0,
          "type": "OR2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:264"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 90 ],
            "Y": [ 377 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OR2X2_4": {
          "hide_name": 0,
          "type": "OR2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:265"
          },
          "connections": {
            "A": [ 377 ],
            "B": [ 244 ],
            "Y": [ 96 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OR2X2_5": {
          "hide_name": 0,
          "type": "OR2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:268"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 245 ],
            "Y": [ 99 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OR2X2_6": {
          "hide_name": 0,
          "type": "OR2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:279"
          },
          "connections": {
            "A": [ 106 ],
            "B": [ 248 ],
            "Y": [ 108 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "OR2X2_7": {
          "hide_name": 0,
          "type": "OR2X2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:282"
          },
          "connections": {
            "A": [ 108 ],
            "B": [ 249 ],
            "Y": [ 111 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "XNOR2X1_1": {
          "hide_name": 0,
          "type": "XNOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:58"
          },
          "connections": {
            "A": [ 94 ],
            "B": [ 211 ],
            "Y": [ 374 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "XNOR2X1_2": {
          "hide_name": 0,
          "type": "XNOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:80"
          },
          "connections": {
            "A": [ 92 ],
            "B": [ 304 ],
            "Y": [ 308 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        },
        "XNOR2X1_3": {
          "hide_name": 0,
          "type": "XNOR2X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "verilog/uart_synth.gl.v:102"
          },
          "connections": {
            "A": [ 314 ],
            "B": [ 190 ],
            "Y": [ 364 ],
            "gnd": [ 2 ],
            "vdd": [ 3 ]
          }
        }
      },
      "netnames": {
        "_0__0_": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:253"
          }
        },
        "_0__10_": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:283"
          }
        },
        "_0__11_": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:286"
          }
        },
        "_0__12_": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:290"
          }
        },
        "_0__13_": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:294"
          }
        },
        "_0__14_": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:297"
          }
        },
        "_0__15_": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:299"
          }
        },
        "_0__1_": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:255"
          }
        },
        "_0__2_": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:259"
          }
        },
        "_0__3_": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:261"
          }
        },
        "_0__4_": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:263"
          }
        },
        "_0__5_": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:267"
          }
        },
        "_0__6_": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:270"
          }
        },
        "_0__7_": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:273"
          }
        },
        "_0__8_": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:277"
          }
        },
        "_0__9_": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:280"
          }
        },
        "_100_": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:127"
          }
        },
        "_101_": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:128"
          }
        },
        "_102_": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:129"
          }
        },
        "_103_": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:130"
          }
        },
        "_104_": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:132"
          }
        },
        "_105_": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:133"
          }
        },
        "_106_": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:134"
          }
        },
        "_107_": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:135"
          }
        },
        "_108_": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:137"
          }
        },
        "_109_": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:138"
          }
        },
        "_10__0_": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:90"
          }
        },
        "_10__1_": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:95"
          }
        },
        "_10__2_": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:99"
          }
        },
        "_10__3_": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:105"
          }
        },
        "_110_": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:139"
          }
        },
        "_111_": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:140"
          }
        },
        "_112_": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:142"
          }
        },
        "_113_": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:143"
          }
        },
        "_114_": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:144"
          }
        },
        "_115_": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:146"
          }
        },
        "_116_": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:147"
          }
        },
        "_117_": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:148"
          }
        },
        "_118_": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:149"
          }
        },
        "_119_": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:150"
          }
        },
        "_11__0_": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:111"
          }
        },
        "_11__1_": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:116"
          }
        },
        "_11__2_": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:121"
          }
        },
        "_11__3_": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:126"
          }
        },
        "_11__4_": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:131"
          }
        },
        "_11__5_": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:136"
          }
        },
        "_11__6_": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:141"
          }
        },
        "_11__7_": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:145"
          }
        },
        "_120_": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:151"
          }
        },
        "_121_": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:152"
          }
        },
        "_122_": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:153"
          }
        },
        "_123_": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:154"
          }
        },
        "_124_": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:155"
          }
        },
        "_125_": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:156"
          }
        },
        "_126_": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:157"
          }
        },
        "_127_": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:158"
          }
        },
        "_128_": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:159"
          }
        },
        "_129_": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:160"
          }
        },
        "_12_": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:304"
          }
        },
        "_130_": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:162"
          }
        },
        "_131_": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:163"
          }
        },
        "_132_": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:165"
          }
        },
        "_133_": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:166"
          }
        },
        "_134_": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:168"
          }
        },
        "_135_": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:169"
          }
        },
        "_136_": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:171"
          }
        },
        "_137_": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:172"
          }
        },
        "_138_": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:174"
          }
        },
        "_139_": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:175"
          }
        },
        "_13_": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:16"
          }
        },
        "_13__bF_buf0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:19"
          }
        },
        "_13__bF_buf1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:18"
          }
        },
        "_13__bF_buf2": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:17"
          }
        },
        "_13__bF_buf3": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:16"
          }
        },
        "_140_": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:177"
          }
        },
        "_141_": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:178"
          }
        },
        "_142_": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:180"
          }
        },
        "_143_": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:181"
          }
        },
        "_144_": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:183"
          }
        },
        "_145_": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:184"
          }
        },
        "_146_": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:186"
          }
        },
        "_147_": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:187"
          }
        },
        "_148_": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:188"
          }
        },
        "_149_": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:190"
          }
        },
        "_14_": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:28"
          }
        },
        "_150_": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:191"
          }
        },
        "_151_": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:192"
          }
        },
        "_152_": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:193"
          }
        },
        "_153_": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:194"
          }
        },
        "_154_": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:195"
          }
        },
        "_155_": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:196"
          }
        },
        "_156_": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:197"
          }
        },
        "_157_": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:198"
          }
        },
        "_158_": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:199"
          }
        },
        "_159_": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:200"
          }
        },
        "_15_": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:29"
          }
        },
        "_160_": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:202"
          }
        },
        "_161_": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:203"
          }
        },
        "_162_": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:204"
          }
        },
        "_163_": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:206"
          }
        },
        "_164_": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:207"
          }
        },
        "_165_": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:208"
          }
        },
        "_166_": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:210"
          }
        },
        "_167_": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:211"
          }
        },
        "_168_": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:212"
          }
        },
        "_169_": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:213"
          }
        },
        "_16_": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:30"
          }
        },
        "_170_": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:215"
          }
        },
        "_171_": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:216"
          }
        },
        "_172_": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:217"
          }
        },
        "_173_": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:218"
          }
        },
        "_174_": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:220"
          }
        },
        "_175_": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:221"
          }
        },
        "_176_": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:222"
          }
        },
        "_177_": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:223"
          }
        },
        "_178_": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:224"
          }
        },
        "_179_": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:225"
          }
        },
        "_17_": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:31"
          }
        },
        "_180_": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:227"
          }
        },
        "_181_": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:228"
          }
        },
        "_182_": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:229"
          }
        },
        "_183_": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:230"
          }
        },
        "_184_": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:232"
          }
        },
        "_185_": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:233"
          }
        },
        "_186_": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:234"
          }
        },
        "_187_": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:235"
          }
        },
        "_188_": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:236"
          }
        },
        "_189_": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:238"
          }
        },
        "_18_": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:32"
          }
        },
        "_190_": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:239"
          }
        },
        "_191_": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:240"
          }
        },
        "_192_": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:242"
          }
        },
        "_193_": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:243"
          }
        },
        "_194_": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:252"
          }
        },
        "_195_": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:254"
          }
        },
        "_196_": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:256"
          }
        },
        "_197_": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:257"
          }
        },
        "_198_": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:258"
          }
        },
        "_199_": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:260"
          }
        },
        "_19_": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:33"
          }
        },
        "_1_": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:185"
          }
        },
        "_200_": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:262"
          }
        },
        "_201_": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:264"
          }
        },
        "_202_": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:265"
          }
        },
        "_203_": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:266"
          }
        },
        "_204_": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:268"
          }
        },
        "_205_": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:269"
          }
        },
        "_206_": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:271"
          }
        },
        "_207_": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:272"
          }
        },
        "_208_": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:274"
          }
        },
        "_209_": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:275"
          }
        },
        "_20_": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:34"
          }
        },
        "_210_": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:276"
          }
        },
        "_211_": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:278"
          }
        },
        "_212_": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:279"
          }
        },
        "_213_": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:281"
          }
        },
        "_214_": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:282"
          }
        },
        "_215_": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:284"
          }
        },
        "_216_": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:285"
          }
        },
        "_217_": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:287"
          }
        },
        "_218_": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:288"
          }
        },
        "_219_": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:289"
          }
        },
        "_21_": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:35"
          }
        },
        "_220_": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:291"
          }
        },
        "_221_": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:292"
          }
        },
        "_222_": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:293"
          }
        },
        "_223_": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:295"
          }
        },
        "_224_": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:296"
          }
        },
        "_225_": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:298"
          }
        },
        "_226_": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:300"
          }
        },
        "_227_": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:301"
          }
        },
        "_228_": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:302"
          }
        },
        "_229_": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:303"
          }
        },
        "_22_": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:36"
          }
        },
        "_230_": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:184"
          }
        },
        "_231__0_": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:146"
          }
        },
        "_231__1_": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:162"
          }
        },
        "_231__2_": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:165"
          }
        },
        "_231__3_": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:168"
          }
        },
        "_231__4_": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:171"
          }
        },
        "_231__5_": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:174"
          }
        },
        "_231__6_": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:177"
          }
        },
        "_231__7_": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:180"
          }
        },
        "_232_": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:186"
          }
        },
        "_233_": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:28"
          }
        },
        "_234_": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:303"
          }
        },
        "_23_": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:37"
          }
        },
        "_24_": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:38"
          }
        },
        "_25_": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:39"
          }
        },
        "_26_": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:40"
          }
        },
        "_27_": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:41"
          }
        },
        "_28_": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:42"
          }
        },
        "_29_": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:43"
          }
        },
        "_2__0_": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:226"
          }
        },
        "_2__1_": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:231"
          }
        },
        "_2__2_": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:237"
          }
        },
        "_2__3_": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:241"
          }
        },
        "_30_": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:44"
          }
        },
        "_31_": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:45"
          }
        },
        "_32_": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:46"
          }
        },
        "_33_": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:47"
          }
        },
        "_34_": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:48"
          }
        },
        "_35_": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:49"
          }
        },
        "_36_": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:50"
          }
        },
        "_37_": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:51"
          }
        },
        "_38_": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:52"
          }
        },
        "_39_": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:53"
          }
        },
        "_3_": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:201"
          }
        },
        "_40_": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:54"
          }
        },
        "_41_": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:56"
          }
        },
        "_42_": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:57"
          }
        },
        "_43_": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:58"
          }
        },
        "_44_": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:59"
          }
        },
        "_45_": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:60"
          }
        },
        "_46_": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:61"
          }
        },
        "_47_": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:62"
          }
        },
        "_48_": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:64"
          }
        },
        "_49_": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:65"
          }
        },
        "_4__0_": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:205"
          }
        },
        "_4__1_": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:209"
          }
        },
        "_4__2_": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:214"
          }
        },
        "_4__3_": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:219"
          }
        },
        "_50_": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:66"
          }
        },
        "_51_": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:67"
          }
        },
        "_52_": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:68"
          }
        },
        "_53_": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:69"
          }
        },
        "_54_": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:70"
          }
        },
        "_55_": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:72"
          }
        },
        "_56_": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:73"
          }
        },
        "_57_": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:74"
          }
        },
        "_58_": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:75"
          }
        },
        "_59_": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:76"
          }
        },
        "_5__0_": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:161"
          }
        },
        "_5__1_": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:164"
          }
        },
        "_5__2_": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:167"
          }
        },
        "_5__3_": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:170"
          }
        },
        "_5__4_": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:173"
          }
        },
        "_5__5_": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:176"
          }
        },
        "_5__6_": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:179"
          }
        },
        "_5__7_": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:182"
          }
        },
        "_60_": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:77"
          }
        },
        "_61_": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:78"
          }
        },
        "_62_": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:80"
          }
        },
        "_63_": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:81"
          }
        },
        "_64_": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:82"
          }
        },
        "_65_": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:83"
          }
        },
        "_66_": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:85"
          }
        },
        "_67_": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:86"
          }
        },
        "_68_": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:87"
          }
        },
        "_69_": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:88"
          }
        },
        "_6_": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:189"
          }
        },
        "_70_": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:89"
          }
        },
        "_71_": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:91"
          }
        },
        "_72_": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:92"
          }
        },
        "_73_": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:93"
          }
        },
        "_74_": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:94"
          }
        },
        "_75_": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:96"
          }
        },
        "_76_": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:97"
          }
        },
        "_77_": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:98"
          }
        },
        "_78_": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:100"
          }
        },
        "_79_": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:101"
          }
        },
        "_7__0_": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:244"
          }
        },
        "_7__1_": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:245"
          }
        },
        "_7__2_": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:246"
          }
        },
        "_7__3_": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:247"
          }
        },
        "_7__4_": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:248"
          }
        },
        "_7__5_": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:249"
          }
        },
        "_7__6_": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:250"
          }
        },
        "_7__7_": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:251"
          }
        },
        "_80_": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:102"
          }
        },
        "_81_": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:103"
          }
        },
        "_82_": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:104"
          }
        },
        "_83_": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:106"
          }
        },
        "_84_": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:107"
          }
        },
        "_85_": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:108"
          }
        },
        "_86_": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:109"
          }
        },
        "_87_": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:110"
          }
        },
        "_88_": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:112"
          }
        },
        "_89_": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:113"
          }
        },
        "_8__0_": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:63"
          }
        },
        "_8__1_": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:71"
          }
        },
        "_8__2_": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:79"
          }
        },
        "_8__3_": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:84"
          }
        },
        "_90_": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:114"
          }
        },
        "_91_": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:115"
          }
        },
        "_92_": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:117"
          }
        },
        "_93_": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:118"
          }
        },
        "_94_": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:119"
          }
        },
        "_95_": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:120"
          }
        },
        "_96_": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:122"
          }
        },
        "_97_": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:123"
          }
        },
        "_98_": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:124"
          }
        },
        "_99_": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:125"
          }
        },
        "_9_": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:55"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:5"
          }
        },
        "clk_bF_buf0": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:26"
          }
        },
        "clk_bF_buf1": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:25"
          }
        },
        "clk_bF_buf2": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:24"
          }
        },
        "clk_bF_buf3": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:23"
          }
        },
        "clk_bF_buf4": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:22"
          }
        },
        "clk_bF_buf5": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:21"
          }
        },
        "clk_bF_buf6": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:20"
          }
        },
        "enable16_counter_0_": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:36"
          }
        },
        "enable16_counter_10_": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:43"
          }
        },
        "enable16_counter_11_": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:42"
          }
        },
        "enable16_counter_12_": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:45"
          }
        },
        "enable16_counter_13_": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:46"
          }
        },
        "enable16_counter_14_": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:46"
          }
        },
        "enable16_counter_15_": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:45"
          }
        },
        "enable16_counter_1_": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:36"
          }
        },
        "enable16_counter_2_": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:35"
          }
        },
        "enable16_counter_3_": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:35"
          }
        },
        "enable16_counter_4_": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:38"
          }
        },
        "enable16_counter_5_": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:39"
          }
        },
        "enable16_counter_6_": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:39"
          }
        },
        "enable16_counter_7_": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:38"
          }
        },
        "enable16_counter_8_": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:42"
          }
        },
        "enable16_counter_9_": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:43"
          }
        },
        "gnd": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:3"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:4"
          }
        },
        "rx_ack": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:7"
          }
        },
        "rx_avail": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:10"
          }
        },
        "rx_bitcount_0_": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:153"
          }
        },
        "rx_bitcount_1_": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:151"
          }
        },
        "rx_bitcount_2_": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:150"
          }
        },
        "rx_bitcount_3_": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:153"
          }
        },
        "rx_busy": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:149"
          }
        },
        "rx_count16_0_": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:155"
          }
        },
        "rx_count16_1_": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:155"
          }
        },
        "rx_count16_2_": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:156"
          }
        },
        "rx_count16_3_": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:156"
          }
        },
        "rx_data": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:14"
          }
        },
        "rx_error": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:11"
          }
        },
        "rxd_reg_0_": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:147"
          }
        },
        "rxd_reg_1_": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:163"
          }
        },
        "rxd_reg_2_": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:166"
          }
        },
        "rxd_reg_3_": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:169"
          }
        },
        "rxd_reg_4_": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:172"
          }
        },
        "rxd_reg_5_": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:175"
          }
        },
        "rxd_reg_6_": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:178"
          }
        },
        "rxd_reg_7_": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:181"
          }
        },
        "tx_bitcount_0_": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:34"
          }
        },
        "tx_bitcount_1_": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:29"
          }
        },
        "tx_bitcount_2_": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:31"
          }
        },
        "tx_bitcount_3_": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:30"
          }
        },
        "tx_busy": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:12"
          }
        },
        "tx_count16_0_": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:50"
          }
        },
        "tx_count16_1_": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:50"
          }
        },
        "tx_count16_2_": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:51"
          }
        },
        "tx_count16_3_": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:51"
          }
        },
        "tx_data": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:13"
          }
        },
        "tx_wr": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:8"
          }
        },
        "txd_reg_0_": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:109"
          }
        },
        "txd_reg_1_": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:107"
          }
        },
        "txd_reg_2_": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:112"
          }
        },
        "txd_reg_3_": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:117"
          }
        },
        "txd_reg_4_": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:122"
          }
        },
        "txd_reg_5_": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:127"
          }
        },
        "txd_reg_6_": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:132"
          }
        },
        "txd_reg_7_": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:137"
          }
        },
        "uart_rxd": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:6"
          }
        },
        "uart_rxd1": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:362"
          }
        },
        "uart_rxd2": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:148"
          }
        },
        "uart_txd": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:9"
          }
        },
        "vdd": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "verilog/uart_synth.gl.v:3"
          }
        }
      }
    }
  }
}
