Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 15 13:20:27 2019
| Host         : vr-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpt -pb xilinx_pcie_2_1_ep_7x_timing_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : 7k410t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.519        0.000                      0                11007        0.032        0.000                      0                11007        0.000        0.000                       0                  4575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
startupEosClk_x0y0  {0.000 500.000}      1000.000        1.000           
sys_clk             {0.000 5.000}        10.000          100.000         
txoutclk_x0y0       {0.000 5.000}        10.000          100.000         
  clk_125mhz        {0.000 4.000}        8.000           125.000         
  clk_250mhz        {0.000 2.000}        4.000           250.000         
  mmcm_fb           {0.000 5.000}        10.000          100.000         
  userclk1          {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
startupEosClk_x0y0      499.564        0.000                      0                    1        0.535        0.000                      0                    1      499.650        0.000                       0                     2  
sys_clk                   9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    84  
txoutclk_x0y0                                                                                                                                                         3.000        0.000                       0                     3  
  clk_125mhz              2.123        0.000                      0                 8362        0.032        0.000                      0                 8362        2.286        0.000                       0                  3767  
  clk_250mhz                                                                                                                                                          2.592        0.000                       0                     2  
  mmcm_fb                                                                                                                                                             8.929        0.000                       0                     2  
  userclk1                0.519        0.000                      0                 2586        0.054        0.000                      0                 2586        0.000        0.000                       0                   715  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  userclk1           userclk1                 2.912        0.000                      0                    2        0.447        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  startupEosClk_x0y0
  To Clock:  startupEosClk_x0y0

Setup :            0  Failing Endpoints,  Worst Slack      499.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             499.564ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
                            (falling edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
                            (rising edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             startupEosClk_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (startupEosClk_x0y0 rise@1000.000ns - startupEosClk_x0y0 fall@500.000ns)
  Data Path Delay:        0.368ns  (logic 0.218ns (59.312%)  route 0.150ns (40.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 1003.013 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 503.518 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock startupEosClk_x0y0 fall edge)
                                                    500.000   500.000 f  
    STARTUP_X0Y0         STARTUPE2                    0.000   500.000 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           3.518   503.518    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X156Y150       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y150       FDRE (Prop_fdre_C_Q)         0.175   503.693 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/Q
                         net (fo=1, routed)           0.150   503.842    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start
    SLICE_X157Y150       LUT2 (Prop_lut2_I0_O)        0.043   503.885 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1/O
                         net (fo=1, routed)           0.000   503.885    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1_n_0
    SLICE_X157Y150       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock startupEosClk_x0y0 rise edge)
                                                   1000.000  1000.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000  1000.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           3.013  1003.013    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X157Y150       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
                         clock pessimism              0.484  1003.497    
                         clock uncertainty           -0.035  1003.461    
    SLICE_X157Y150       FDRE (Setup_fdre_C_D)       -0.012  1003.449    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg
  -------------------------------------------------------------------
                         required time                       1003.449    
                         arrival time                        -503.885    
  -------------------------------------------------------------------
                         slack                                499.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
                            (rising edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
                            (rising edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             startupEosClk_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (startupEosClk_x0y0 rise@0.000ns - startupEosClk_x0y0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.107ns (18.801%)  route 0.462ns (81.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock startupEosClk_x0y0 rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           2.045     2.045    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X157Y150       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y150       FDRE (Prop_fdre_C_Q)         0.079     2.124 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/Q
                         net (fo=2, routed)           0.462     2.586    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end
    SLICE_X157Y150       LUT2 (Prop_lut2_I1_O)        0.028     2.614 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1/O
                         net (fo=1, routed)           0.000     2.614    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1_n_0
    SLICE_X157Y150       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock startupEosClk_x0y0 rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           2.379     2.379    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X157Y150       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
                         clock pessimism             -0.334     2.045    
    SLICE_X157Y150       FDRE (Hold_fdre_C_D)         0.034     2.079    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.535    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         startupEosClk_x0y0
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.700         1000.000    999.300    SLICE_X157Y150  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         1000.000    999.300    SLICE_X156Y150  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X157Y150  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X157Y150  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X156Y150  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X156Y150  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X156Y150  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X157Y150  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X157Y150  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X156Y150  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 13.585 - 10.000 ) 
    Source Clock Delay      (SCD):    4.728ns
    Clock Pessimism Removal (CPR):    1.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.937     3.292    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.343     4.728    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y242       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y242       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.728 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.728    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X178Y242       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.884    12.302    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.200    13.585    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y242       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.143    14.728    
                         clock uncertainty           -0.035    14.693    
    SLICE_X178Y242       FDRE (Setup_fdre_C_D)        0.064    14.757    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 13.576 - 10.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    1.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.937     3.292    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.331     4.716    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y229       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y229       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.716 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.716    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X178Y229       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.884    12.302    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.191    13.576    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y229       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.140    14.716    
                         clock uncertainty           -0.035    14.681    
    SLICE_X178Y229       FDRE (Setup_fdre_C_D)        0.064    14.745    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 13.577 - 10.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    1.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.937     3.292    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.333     4.718    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y231       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y231       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.718 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.718    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X178Y231       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.884    12.302    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.192    13.577    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y231       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.141    14.718    
                         clock uncertainty           -0.035    14.683    
    SLICE_X178Y231       FDRE (Setup_fdre_C_D)        0.064    14.747    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 13.579 - 10.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    1.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.937     3.292    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.335     4.720    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X174Y216       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y216       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.720 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.720    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X174Y216       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.884    12.302    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.194    13.579    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X174Y216       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.141    14.720    
                         clock uncertainty           -0.035    14.685    
    SLICE_X174Y216       FDRE (Setup_fdre_C_D)        0.064    14.749    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns = ( 13.586 - 10.000 ) 
    Source Clock Delay      (SCD):    4.729ns
    Clock Pessimism Removal (CPR):    1.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.937     3.292    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.344     4.729    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y204       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y204       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.729 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.729    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X178Y204       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.884    12.302    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.201    13.586    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y204       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.143    14.729    
                         clock uncertainty           -0.035    14.694    
    SLICE_X178Y204       FDRE (Setup_fdre_C_D)        0.064    14.758    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns = ( 13.586 - 10.000 ) 
    Source Clock Delay      (SCD):    4.729ns
    Clock Pessimism Removal (CPR):    1.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.937     3.292    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.344     4.729    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y203       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y203       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.729 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.729    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X178Y203       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.884    12.302    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.201    13.586    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y203       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.143    14.729    
                         clock uncertainty           -0.035    14.694    
    SLICE_X178Y203       FDRE (Setup_fdre_C_D)        0.064    14.758    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns = ( 13.601 - 10.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    1.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.937     3.292    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.352     4.737    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y193       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y193       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.737 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.737    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X178Y193       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.884    12.302    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.216    13.601    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y193       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.136    14.737    
                         clock uncertainty           -0.035    14.702    
    SLICE_X178Y193       FDRE (Setup_fdre_C_D)        0.064    14.766    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 13.602 - 10.000 ) 
    Source Clock Delay      (SCD):    4.738ns
    Clock Pessimism Removal (CPR):    1.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.937     3.292    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.353     4.738    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y194       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y194       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.738 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.738    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X178Y194       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.884    12.302    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.217    13.602    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y194       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.136    14.738    
                         clock uncertainty           -0.035    14.703    
    SLICE_X178Y194       FDRE (Setup_fdre_C_D)        0.064    14.767    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 13.596 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    1.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.937     3.292    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.345     4.730    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X174Y184       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y184       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.730 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.730    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X174Y184       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.884    12.302    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.211    13.596    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X174Y184       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.134    14.730    
                         clock uncertainty           -0.035    14.695    
    SLICE_X174Y184       FDRE (Setup_fdre_C_D)        0.064    14.759    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 13.596 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    1.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.937     3.292    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.345     4.730    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y184       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y184       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.730 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.730    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X178Y184       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.884    12.302    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.385 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.211    13.596    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y184       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.134    14.730    
                         clock uncertainty           -0.035    14.695    
    SLICE_X178Y184       FDRE (Setup_fdre_C_D)        0.064    14.759    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.377     0.818    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.844 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.602     1.446    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X174Y216       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y216       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.717 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.717    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X174Y216       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.413     1.145    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.175 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.807     1.982    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X174Y216       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.536     1.446    
    SLICE_X174Y216       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.545    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.377     0.818    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.844 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.617     1.461    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X174Y184       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y184       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.732 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.732    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X174Y184       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.413     1.145    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.175 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.817     1.992    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X174Y184       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.531     1.461    
    SLICE_X174Y184       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.560    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.377     0.818    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.844 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.618     1.462    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y184       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y184       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.733 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.733    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X178Y184       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.413     1.145    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.175 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.817     1.992    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y184       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.530     1.462    
    SLICE_X178Y184       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.561    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.377     0.818    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.844 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.613     1.457    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y170       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y170       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.728 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.728    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X178Y170       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.413     1.145    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.175 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.812     1.987    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y170       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.530     1.457    
    SLICE_X178Y170       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.556    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.377     0.818    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.844 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.605     1.449    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y237       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y237       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.720 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.720    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X178Y237       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.413     1.145    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.175 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.810     1.985    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y237       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.536     1.449    
    SLICE_X178Y237       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.548    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.377     0.818    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.844 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.604     1.448    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y214       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y214       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.719 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.719    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X178Y214       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.413     1.145    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.175 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.809     1.984    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y214       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.536     1.448    
    SLICE_X178Y214       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.547    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.377     0.818    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.844 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.608     1.452    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y204       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y204       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.723 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.723    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X178Y204       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.413     1.145    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.175 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.814     1.989    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y204       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.537     1.452    
    SLICE_X178Y204       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.551    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.377     0.818    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.844 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.608     1.452    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y203       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y203       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.723 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.723    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X178Y203       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.413     1.145    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.175 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.814     1.989    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y203       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.537     1.452    
    SLICE_X178Y203       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.551    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.377     0.818    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.844 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.621     1.465    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y157       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y157       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.736 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.736    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X178Y157       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.413     1.145    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.175 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.822     1.997    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y157       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.532     1.465    
    SLICE_X178Y157       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.564    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.377     0.818    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.844 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.607     1.451    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y242       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y242       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.722 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.722    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X178Y242       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.413     1.145    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.175 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.813     1.988    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X178Y242       SRLC32E                                      r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.537     1.451    
    SLICE_X178Y242       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.550    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y2  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y4  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y5  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y6  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y7  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y0  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y1  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y0   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y194      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y194      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y194      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y194      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X174Y184      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X174Y184      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X174Y184      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y184      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y184      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y184      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y193      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y193      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y193      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y194      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y194      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y194      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X178Y194      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X174Y184      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X174Y184      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X174Y184      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X0Y7  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16      pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxpmaresetdone_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.223ns (4.146%)  route 5.155ns (95.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 13.099 - 8.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.342     5.570    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X173Y208       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y208       FDRE (Prop_fdre_C_Q)         0.223     5.793 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1811, routed)        5.155    10.948    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X181Y155       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxpmaresetdone_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     8.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335    10.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.424    11.798    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.881 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.218    13.099    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X181Y155       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxpmaresetdone_reg1_reg/C
                         clock pessimism              0.347    13.446    
                         clock uncertainty           -0.071    13.375    
    SLICE_X181Y155       FDRE (Setup_fdre_C_R)       -0.304    13.071    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxpmaresetdone_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxpmaresetdone_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.223ns (4.146%)  route 5.155ns (95.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 13.099 - 8.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.342     5.570    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X173Y208       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y208       FDRE (Prop_fdre_C_Q)         0.223     5.793 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1811, routed)        5.155    10.948    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X181Y155       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxpmaresetdone_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     8.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335    10.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.424    11.798    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.881 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.218    13.099    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X181Y155       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxpmaresetdone_reg2_reg/C
                         clock pessimism              0.347    13.446    
                         clock uncertainty           -0.071    13.375    
    SLICE_X181Y155       FDRE (Setup_fdre_C_R)       -0.304    13.071    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxpmaresetdone_reg2_reg
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/sysclksel_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.223ns (4.146%)  route 5.155ns (95.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 13.099 - 8.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.342     5.570    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X173Y208       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y208       FDRE (Prop_fdre_C_Q)         0.223     5.793 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1811, routed)        5.155    10.948    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X181Y155       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/sysclksel_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     8.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335    10.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.424    11.798    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.881 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.218    13.099    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X181Y155       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/sysclksel_reg[0]/C
                         clock pessimism              0.347    13.446    
                         clock uncertainty           -0.071    13.375    
    SLICE_X181Y155       FDRE (Setup_fdre_C_R)       -0.304    13.071    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/sysclksel_reg[0]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.223ns (4.149%)  route 5.151ns (95.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.342     5.570    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X173Y208       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y208       FDRE (Prop_fdre_C_Q)         0.223     5.793 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1811, routed)        5.151    10.944    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     8.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335    10.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.424    11.798    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.881 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.217    13.098    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
                         clock pessimism              0.347    13.445    
                         clock uncertainty           -0.071    13.374    
    SLICE_X179Y154       FDRE (Setup_fdre_C_R)       -0.304    13.070    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.223ns (4.149%)  route 5.151ns (95.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.342     5.570    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X173Y208       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y208       FDRE (Prop_fdre_C_Q)         0.223     5.793 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1811, routed)        5.151    10.944    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     8.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335    10.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.424    11.798    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.881 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.217    13.098    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                         clock pessimism              0.347    13.445    
                         clock uncertainty           -0.071    13.374    
    SLICE_X179Y154       FDRE (Setup_fdre_C_R)       -0.304    13.070    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.223ns (4.149%)  route 5.151ns (95.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.342     5.570    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X173Y208       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y208       FDRE (Prop_fdre_C_Q)         0.223     5.793 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1811, routed)        5.151    10.944    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_CPLLRESET
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     8.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335    10.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.424    11.798    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.881 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.217    13.098    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pipe_oobclk_in
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism              0.347    13.445    
                         clock uncertainty           -0.071    13.374    
    SLICE_X179Y154       FDRE (Setup_fdre_C_R)       -0.304    13.070    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.223ns (4.149%)  route 5.151ns (95.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.342     5.570    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X173Y208       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y208       FDRE (Prop_fdre_C_Q)         0.223     5.793 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1811, routed)        5.151    10.944    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_CPLLRESET
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     8.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335    10.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.424    11.798    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.881 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.217    13.098    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pipe_oobclk_in
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism              0.347    13.445    
                         clock uncertainty           -0.071    13.374    
    SLICE_X179Y154       FDRE (Setup_fdre_C_R)       -0.304    13.070    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.223ns (4.149%)  route 5.151ns (95.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.342     5.570    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X173Y208       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y208       FDRE (Prop_fdre_C_Q)         0.223     5.793 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1811, routed)        5.151    10.944    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_CPLLRESET
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     8.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335    10.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.424    11.798    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.881 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.217    13.098    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pipe_oobclk_in
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism              0.347    13.445    
                         clock uncertainty           -0.071    13.374    
    SLICE_X179Y154       FDRE (Setup_fdre_C_R)       -0.304    13.070    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pclk_sel_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.223ns (4.149%)  route 5.151ns (95.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.342     5.570    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X173Y208       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y208       FDRE (Prop_fdre_C_Q)         0.223     5.793 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1811, routed)        5.151    10.944    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_CPLLRESET
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pclk_sel_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     8.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335    10.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.424    11.798    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.881 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.217    13.098    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pipe_pclk_in
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pclk_sel_reg1_reg/C
                         clock pessimism              0.347    13.445    
                         clock uncertainty           -0.071    13.374    
    SLICE_X179Y154       FDRE (Setup_fdre_C_R)       -0.304    13.070    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pclk_sel_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pclk_sel_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.223ns (4.149%)  route 5.151ns (95.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.342     5.570    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X173Y208       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y208       FDRE (Prop_fdre_C_Q)         0.223     5.793 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1811, routed)        5.151    10.944    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/RST_CPLLRESET
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pclk_sel_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     8.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335    10.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.424    11.798    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.881 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        1.217    13.098    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pipe_pclk_in
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pclk_sel_reg2_reg/C
                         clock pessimism              0.347    13.445    
                         clock uncertainty           -0.071    13.374    
    SLICE_X179Y154       FDRE (Setup_fdre_C_R)       -0.304    13.070    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pclk_sel_reg2_reg
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  2.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.205ns (64.754%)  route 0.112ns (35.246%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.609     2.350    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X179Y200       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y200       FDRE (Prop_fdre_C_Q)         0.091     2.441 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[1]/Q
                         net (fo=2, routed)           0.112     2.553    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2[1]
    SLICE_X179Y199       LUT6 (Prop_lut6_I4_O)        0.064     2.617 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[1]_i_2__2/O
                         net (fo=1, routed)           0.000     2.617    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[1]_i_2__2_n_0
    SLICE_X179Y199       MUXF7 (Prop_muxf7_I0_O)      0.050     2.667 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.667    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[1]
    SLICE_X179Y199       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.824     2.889    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X179Y199       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[1]/C
                         clock pessimism             -0.324     2.565    
    SLICE_X179Y199       FDRE (Hold_fdre_C_D)         0.070     2.635    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.100ns (16.680%)  route 0.500ns (83.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.620     2.361    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_pclk_in
    SLICE_X169Y156       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y156       FDRE (Prop_fdre_C_Q)         0.100     2.461 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.500     2.961    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx7_valid
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.820     2.885    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.492     2.393    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX7VALID)
                                                      0.504     2.897    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7DATA[10]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.653%)  route 0.501ns (83.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.620     2.361    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_pclk_in
    SLICE_X169Y155       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y155       FDRE (Prop_fdre_C_Q)         0.100     2.461 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[10]/Q
                         net (fo=1, routed)           0.501     2.962    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/cfg_aer_ecrc_check_en_7[10]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.820     2.885    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.492     2.393    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX7DATA[10])
                                                      0.490     2.883    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.253ns (71.781%)  route 0.099ns (28.219%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.622     2.363    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_pclk_in
    SLICE_X173Y199       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y199       FDRE (Prop_fdre_C_Q)         0.100     2.463 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[19]/Q
                         net (fo=2, routed)           0.099     2.562    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[19]
    SLICE_X173Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.674 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.674    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[16]_i_1__0_n_0
    SLICE_X173Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.715 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.715    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[20]_i_1__0_n_7
    SLICE_X173Y200       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.815     2.880    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_pclk_in
    SLICE_X173Y200       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[20]/C
                         clock pessimism             -0.324     2.556    
    SLICE_X173Y200       FDRE (Hold_fdre_C_D)         0.071     2.627    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7STATUS[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.111%)  route 0.521ns (83.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.620     2.361    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_pclk_in
    SLICE_X169Y155       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y155       FDRE (Prop_fdre_C_Q)         0.100     2.461 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.521     2.982    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/cfg_aer_ecrc_check_en_23[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7STATUS[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.820     2.885    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.492     2.393    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX7STATUS[0])
                                                      0.499     2.892    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.607     2.348    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X179Y207       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y207       FDRE (Prop_fdre_C_Q)         0.100     2.448 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/Q
                         net (fo=5, routed)           0.062     2.510    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg_n_0_[9]
    SLICE_X178Y207       LUT6 (Prop_lut6_I0_O)        0.028     2.538 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff[10]_i_1__2/O
                         net (fo=1, routed)           0.000     2.538    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff[10]_i_1__2_n_0
    SLICE_X178Y207       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.813     2.878    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X178Y207       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                         clock pessimism             -0.519     2.359    
    SLICE_X178Y207       FDRE (Hold_fdre_C_D)         0.087     2.446    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.200ns (52.894%)  route 0.178ns (47.106%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.623     2.364    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X177Y199       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y199       FDRE (Prop_fdre_C_Q)         0.091     2.455 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[1]/Q
                         net (fo=43, routed)          0.178     2.633    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[1]
    SLICE_X178Y200       LUT5 (Prop_lut5_I2_O)        0.066     2.699 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[12]_i_3__2/O
                         net (fo=1, routed)           0.000     2.699    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[12]_i_3__2_n_0
    SLICE_X178Y200       MUXF7 (Prop_muxf7_I1_O)      0.043     2.742 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]_i_1__2/O
                         net (fo=1, routed)           0.000     2.742    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[12]
    SLICE_X178Y200       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.815     2.880    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X178Y200       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]/C
                         clock pessimism             -0.324     2.556    
    SLICE_X178Y200       FDRE (Hold_fdre_C_D)         0.092     2.648    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX4DATA[14]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.118ns (18.299%)  route 0.527ns (81.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.606     2.347    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_pclk_in
    SLICE_X166Y176       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y176       FDRE (Prop_fdre_C_Q)         0.118     2.465 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.527     2.992    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/cfg_aer_ecrc_check_en_4[14]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX4DATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.820     2.885    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.492     2.393    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX4DATA[14])
                                                      0.504     2.897    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX6STATUS[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.100ns (16.229%)  route 0.516ns (83.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.614     2.355    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_pclk_in
    SLICE_X169Y167       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y167       FDRE (Prop_fdre_C_Q)         0.100     2.455 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.516     2.971    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/cfg_aer_ecrc_check_en_22[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX6STATUS[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.820     2.885    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.492     2.393    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX6STATUS[0])
                                                      0.483     2.876    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.100ns (25.124%)  route 0.298ns (74.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2972, routed)        0.622     2.363    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X179Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y154       FDRE (Prop_fdre_C_Q)         0.100     2.463 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.298     2.761    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X177Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.823     2.888    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X177Y154       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.255     2.633    
    SLICE_X177Y154       FDRE (Hold_fdre_C_D)         0.032     2.665    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y1   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y2  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y4  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y5  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y6  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y7  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y0  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y0   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X176Y193      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X176Y193      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/pclk_sel_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X170Y197      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X179Y208      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxresetdone_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X170Y198      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxstatus_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X171Y198      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[9]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X171Y199      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X177Y206      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txelecidle_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X177Y206      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txresetdone_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X179Y192      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/txcompliance_reg2_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X175Y196      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X178Y223      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X178Y222      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X178Y221      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X178Y222      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[4]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X178Y222      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[5]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X179Y233      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X179Y233      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X178Y233      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X178Y233      pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592      BUFGCTRL_X0Y0    pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X0Y3  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.001ns (29.803%)  route 2.358ns (70.197%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 9.092 - 4.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.347     5.575    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X168Y163       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y163       FDRE (Prop_fdre_C_Q)         0.236     5.811 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/Q
                         net (fo=6, routed)           0.721     6.532    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Q[5]
    SLICE_X155Y159       LUT2 (Prop_lut2_I0_O)        0.123     6.655 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[7]_i_5/O
                         net (fo=1, routed)           0.000     6.655    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[7]_i_5_n_0
    SLICE_X155Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.922 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.922    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2_n_0
    SLICE_X155Y160       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.088 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.545     7.632    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len[9]
    SLICE_X154Y157       LUT5 (Prop_lut5_I2_O)        0.123     7.755 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/trn_rdst_rdy_i_9/O
                         net (fo=2, routed)           0.553     8.308    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/trn_rdst_rdy_i_9_n_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     8.351 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/trn_rdst_rdy_i_3/O
                         net (fo=3, routed)           0.335     8.687    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg_0
    SLICE_X158Y158       LUT5 (Prop_lut5_I0_O)        0.043     8.730 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_i_1/O
                         net (fo=1, routed)           0.204     8.934    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_i_1_n_0
    SLICE_X160Y158       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.211     9.092    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X160Y158       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg/C
                         clock pessimism              0.433     9.525    
                         clock uncertainty           -0.065     9.460    
    SLICE_X160Y158       FDRE (Setup_fdre_C_D)       -0.008     9.452    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.001ns (30.910%)  route 2.237ns (69.090%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 9.093 - 4.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.347     5.575    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X168Y163       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y163       FDRE (Prop_fdre_C_Q)         0.236     5.811 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/Q
                         net (fo=6, routed)           0.721     6.532    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Q[5]
    SLICE_X155Y159       LUT2 (Prop_lut2_I0_O)        0.123     6.655 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[7]_i_5/O
                         net (fo=1, routed)           0.000     6.655    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[7]_i_5_n_0
    SLICE_X155Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.922 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.922    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2_n_0
    SLICE_X155Y160       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.088 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.545     7.632    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len[9]
    SLICE_X154Y157       LUT5 (Prop_lut5_I2_O)        0.123     7.755 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/trn_rdst_rdy_i_9/O
                         net (fo=2, routed)           0.553     8.308    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/trn_rdst_rdy_i_9_n_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     8.351 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/trn_rdst_rdy_i_3/O
                         net (fo=3, routed)           0.419     8.770    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg_0
    SLICE_X160Y157       LUT5 (Prop_lut5_I2_O)        0.043     8.813 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_i_1/O
                         net (fo=1, routed)           0.000     8.813    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_i_1_n_0
    SLICE_X160Y157       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.212     9.093    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X160Y157       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg/C
                         clock pessimism              0.433     9.526    
                         clock uncertainty           -0.065     9.461    
    SLICE_X160Y157       FDRE (Setup_fdre_C_D)        0.033     9.494    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg
  -------------------------------------------------------------------
                         required time                          9.494    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.001ns (32.063%)  route 2.121ns (67.937%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 9.046 - 4.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.347     5.575    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X168Y163       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y163       FDRE (Prop_fdre_C_Q)         0.236     5.811 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/Q
                         net (fo=6, routed)           0.721     6.532    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Q[5]
    SLICE_X155Y159       LUT2 (Prop_lut2_I0_O)        0.123     6.655 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[7]_i_5/O
                         net (fo=1, routed)           0.000     6.655    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[7]_i_5_n_0
    SLICE_X155Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.922 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.922    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2_n_0
    SLICE_X155Y160       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.088 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.545     7.632    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len[9]
    SLICE_X154Y157       LUT5 (Prop_lut5_I2_O)        0.123     7.755 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/trn_rdst_rdy_i_9/O
                         net (fo=2, routed)           0.553     8.308    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/trn_rdst_rdy_i_9_n_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I4_O)        0.043     8.351 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/trn_rdst_rdy_i_3/O
                         net (fo=3, routed)           0.303     8.654    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg_0
    SLICE_X157Y157       LUT6 (Prop_lut6_I0_O)        0.043     8.697 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_i_1/O
                         net (fo=1, routed)           0.000     8.697    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_i_1_n_0
    SLICE_X157Y157       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.165     9.046    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X157Y157       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg/C
                         clock pessimism              0.433     9.479    
                         clock uncertainty           -0.065     9.414    
    SLICE_X157Y157       FDRE (Setup_fdre_C_D)        0.034     9.448    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg
  -------------------------------------------------------------------
                         required time                          9.448    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_be_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.593ns (20.725%)  route 2.268ns (79.274%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.043 - 4.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.347     5.575    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X168Y163       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y163       FDRE (Prop_fdre_C_Q)         0.236     5.811 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/Q
                         net (fo=6, routed)           0.766     6.577    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[63][5]
    SLICE_X154Y160       LUT2 (Prop_lut2_I1_O)        0.133     6.710 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[5]_INST_0/O
                         net (fo=5, routed)           0.499     7.209    pcie_7x_0_support_i/m_axis_rx_tdata[5]
    SLICE_X150Y160       LUT4 (Prop_lut4_I0_O)        0.138     7.347 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5/O
                         net (fo=1, routed)           0.363     7.710    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5_n_0
    SLICE_X150Y160       LUT4 (Prop_lut4_I1_O)        0.043     7.753 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2/O
                         net (fo=5, routed)           0.343     8.096    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2_n_0
    SLICE_X147Y159       LUT6 (Prop_lut6_I0_O)        0.043     8.139 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_1/O
                         net (fo=4, routed)           0.297     8.436    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_be_reg[0]_0[0]
    SLICE_X147Y158       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_be_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.162     9.043    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X147Y158       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_be_reg[0]/C
                         clock pessimism              0.433     9.476    
                         clock uncertainty           -0.065     9.411    
    SLICE_X147Y158       FDRE (Setup_fdre_C_CE)      -0.201     9.210    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_be_reg[0]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_be_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.593ns (20.725%)  route 2.268ns (79.274%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.043 - 4.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.347     5.575    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X168Y163       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y163       FDRE (Prop_fdre_C_Q)         0.236     5.811 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/Q
                         net (fo=6, routed)           0.766     6.577    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[63][5]
    SLICE_X154Y160       LUT2 (Prop_lut2_I1_O)        0.133     6.710 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[5]_INST_0/O
                         net (fo=5, routed)           0.499     7.209    pcie_7x_0_support_i/m_axis_rx_tdata[5]
    SLICE_X150Y160       LUT4 (Prop_lut4_I0_O)        0.138     7.347 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5/O
                         net (fo=1, routed)           0.363     7.710    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5_n_0
    SLICE_X150Y160       LUT4 (Prop_lut4_I1_O)        0.043     7.753 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2/O
                         net (fo=5, routed)           0.343     8.096    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2_n_0
    SLICE_X147Y159       LUT6 (Prop_lut6_I0_O)        0.043     8.139 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_1/O
                         net (fo=4, routed)           0.297     8.436    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_be_reg[0]_0[0]
    SLICE_X147Y158       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_be_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.162     9.043    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X147Y158       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_be_reg[2]/C
                         clock pessimism              0.433     9.476    
                         clock uncertainty           -0.065     9.411    
    SLICE_X147Y158       FDRE (Setup_fdre_C_CE)      -0.201     9.210    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.wr_be_reg[2]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.593ns (21.082%)  route 2.220ns (78.918%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.043 - 4.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.347     5.575    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X168Y163       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y163       FDRE (Prop_fdre_C_Q)         0.236     5.811 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/Q
                         net (fo=6, routed)           0.766     6.577    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[63][5]
    SLICE_X154Y160       LUT2 (Prop_lut2_I1_O)        0.133     6.710 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[5]_INST_0/O
                         net (fo=5, routed)           0.499     7.209    pcie_7x_0_support_i/m_axis_rx_tdata[5]
    SLICE_X150Y160       LUT4 (Prop_lut4_I0_O)        0.138     7.347 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5/O
                         net (fo=1, routed)           0.363     7.710    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5_n_0
    SLICE_X150Y160       LUT4 (Prop_lut4_I1_O)        0.043     7.753 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2/O
                         net (fo=5, routed)           0.202     7.954    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2_n_0
    SLICE_X150Y159       LUT6 (Prop_lut6_I5_O)        0.043     7.997 r  pcie_7x_0_support_i/pio_rx_sm_64.req_be[3]_i_1/O
                         net (fo=35, routed)          0.391     8.388    app/PIO/PIO_EP_inst/EP_RX_inst/E[0]
    SLICE_X152Y162       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.162     9.043    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X152Y162       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[0]/C
                         clock pessimism              0.433     9.476    
                         clock uncertainty           -0.065     9.411    
    SLICE_X152Y162       FDRE (Setup_fdre_C_CE)      -0.178     9.233    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[0]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.593ns (21.082%)  route 2.220ns (78.918%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.043 - 4.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.347     5.575    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X168Y163       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y163       FDRE (Prop_fdre_C_Q)         0.236     5.811 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/Q
                         net (fo=6, routed)           0.766     6.577    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[63][5]
    SLICE_X154Y160       LUT2 (Prop_lut2_I1_O)        0.133     6.710 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[5]_INST_0/O
                         net (fo=5, routed)           0.499     7.209    pcie_7x_0_support_i/m_axis_rx_tdata[5]
    SLICE_X150Y160       LUT4 (Prop_lut4_I0_O)        0.138     7.347 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5/O
                         net (fo=1, routed)           0.363     7.710    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5_n_0
    SLICE_X150Y160       LUT4 (Prop_lut4_I1_O)        0.043     7.753 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2/O
                         net (fo=5, routed)           0.202     7.954    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2_n_0
    SLICE_X150Y159       LUT6 (Prop_lut6_I5_O)        0.043     7.997 r  pcie_7x_0_support_i/pio_rx_sm_64.req_be[3]_i_1/O
                         net (fo=35, routed)          0.391     8.388    app/PIO/PIO_EP_inst/EP_RX_inst/E[0]
    SLICE_X152Y162       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.162     9.043    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X152Y162       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[12]/C
                         clock pessimism              0.433     9.476    
                         clock uncertainty           -0.065     9.411    
    SLICE_X152Y162       FDRE (Setup_fdre_C_CE)      -0.178     9.233    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[12]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.593ns (21.082%)  route 2.220ns (78.918%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.043 - 4.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.347     5.575    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X168Y163       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y163       FDRE (Prop_fdre_C_Q)         0.236     5.811 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/Q
                         net (fo=6, routed)           0.766     6.577    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[63][5]
    SLICE_X154Y160       LUT2 (Prop_lut2_I1_O)        0.133     6.710 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[5]_INST_0/O
                         net (fo=5, routed)           0.499     7.209    pcie_7x_0_support_i/m_axis_rx_tdata[5]
    SLICE_X150Y160       LUT4 (Prop_lut4_I0_O)        0.138     7.347 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5/O
                         net (fo=1, routed)           0.363     7.710    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5_n_0
    SLICE_X150Y160       LUT4 (Prop_lut4_I1_O)        0.043     7.753 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2/O
                         net (fo=5, routed)           0.202     7.954    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2_n_0
    SLICE_X150Y159       LUT6 (Prop_lut6_I5_O)        0.043     7.997 r  pcie_7x_0_support_i/pio_rx_sm_64.req_be[3]_i_1/O
                         net (fo=35, routed)          0.391     8.388    app/PIO/PIO_EP_inst/EP_RX_inst/E[0]
    SLICE_X152Y162       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.162     9.043    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X152Y162       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[13]/C
                         clock pessimism              0.433     9.476    
                         clock uncertainty           -0.065     9.411    
    SLICE_X152Y162       FDRE (Setup_fdre_C_CE)      -0.178     9.233    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[13]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.593ns (21.082%)  route 2.220ns (78.918%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.043 - 4.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.347     5.575    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X168Y163       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y163       FDRE (Prop_fdre_C_Q)         0.236     5.811 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/Q
                         net (fo=6, routed)           0.766     6.577    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[63][5]
    SLICE_X154Y160       LUT2 (Prop_lut2_I1_O)        0.133     6.710 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[5]_INST_0/O
                         net (fo=5, routed)           0.499     7.209    pcie_7x_0_support_i/m_axis_rx_tdata[5]
    SLICE_X150Y160       LUT4 (Prop_lut4_I0_O)        0.138     7.347 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5/O
                         net (fo=1, routed)           0.363     7.710    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5_n_0
    SLICE_X150Y160       LUT4 (Prop_lut4_I1_O)        0.043     7.753 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2/O
                         net (fo=5, routed)           0.202     7.954    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2_n_0
    SLICE_X150Y159       LUT6 (Prop_lut6_I5_O)        0.043     7.997 r  pcie_7x_0_support_i/pio_rx_sm_64.req_be[3]_i_1/O
                         net (fo=35, routed)          0.391     8.388    app/PIO/PIO_EP_inst/EP_RX_inst/E[0]
    SLICE_X152Y162       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.162     9.043    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X152Y162       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[14]/C
                         clock pessimism              0.433     9.476    
                         clock uncertainty           -0.065     9.411    
    SLICE_X152Y162       FDRE (Setup_fdre_C_CE)      -0.178     9.233    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[14]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.593ns (21.082%)  route 2.220ns (78.918%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.043 - 4.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.347     5.575    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X168Y163       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y163       FDRE (Prop_fdre_C_Q)         0.236     5.811 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[5]/Q
                         net (fo=6, routed)           0.766     6.577    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[63][5]
    SLICE_X154Y160       LUT2 (Prop_lut2_I1_O)        0.133     6.710 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/m_axis_rx_tdata[5]_INST_0/O
                         net (fo=5, routed)           0.499     7.209    pcie_7x_0_support_i/m_axis_rx_tdata[5]
    SLICE_X150Y160       LUT4 (Prop_lut4_I0_O)        0.138     7.347 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5/O
                         net (fo=1, routed)           0.363     7.710    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_5_n_0
    SLICE_X150Y160       LUT4 (Prop_lut4_I1_O)        0.043     7.753 r  pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2/O
                         net (fo=5, routed)           0.202     7.954    pcie_7x_0_support_i/pio_rx_sm_64.wr_be[3]_i_2_n_0
    SLICE_X150Y159       LUT6 (Prop_lut6_I5_O)        0.043     7.997 r  pcie_7x_0_support_i/pio_rx_sm_64.req_be[3]_i_1/O
                         net (fo=35, routed)          0.391     8.388    app/PIO/PIO_EP_inst/EP_RX_inst/E[0]
    SLICE_X152Y162       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.162     9.043    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X152Y162       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[15]/C
                         clock pessimism              0.433     9.476    
                         clock uncertainty           -0.065     9.411    
    SLICE_X152Y162       FDRE (Setup_fdre_C_CE)      -0.178     9.233    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64.req_rid_reg[15]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.042ns (14.015%)  route 0.258ns (85.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.617     2.358    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[8])
                                                      0.042     2.400 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[8]
                         net (fo=4, routed)           0.258     2.657    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[8]
    RAMB36_X9Y30         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.848     2.913    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X9Y30         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.492     2.421    
    RAMB36_X9Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.604    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[54]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.100ns (17.427%)  route 0.474ns (82.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.612     2.353    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X159Y165       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y165       FDRE (Prop_fdre_C_Q)         0.100     2.453 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[22]/Q
                         net (fo=1, routed)           0.474     2.927    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[54]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[54]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.818     2.883    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.492     2.391    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[54])
                                                      0.475     2.866    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[52]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.118ns (19.857%)  route 0.476ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.612     2.353    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X158Y165       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y165       FDRE (Prop_fdre_C_Q)         0.118     2.471 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[20]/Q
                         net (fo=1, routed)           0.476     2.947    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[52]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[52]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.818     2.883    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.492     2.391    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[52])
                                                      0.490     2.881    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.022ns (5.217%)  route 0.400ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.617     2.358    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[29])
                                                      0.022     2.380 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[29]
                         net (fo=1, routed)           0.400     2.779    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/wdata[11]
    RAMB36_X9Y32         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.843     2.908    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X9Y32         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.492     2.416    
    RAMB36_X9Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.712    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.036ns (8.553%)  route 0.385ns (91.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.617     2.358    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[65])
                                                      0.036     2.394 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[65]
                         net (fo=1, routed)           0.385     2.779    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[11]
    RAMB36_X10Y35        RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.840     2.905    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y35        RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.492     2.413    
    RAMB36_X10Y35        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.709    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.040ns (9.336%)  route 0.388ns (90.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.617     2.358    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[43])
                                                      0.040     2.398 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[43]
                         net (fo=1, routed)           0.388     2.786    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/wdata[7]
    RAMB36_X9Y31         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.847     2.912    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X9Y31         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.492     2.420    
    RAMB36_X9Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.716    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.041ns (9.545%)  route 0.389ns (90.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.617     2.358    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[61])
                                                      0.041     2.399 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[61]
                         net (fo=1, routed)           0.389     2.787    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/wdata[7]
    RAMB36_X9Y30         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.848     2.913    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X9Y30         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.492     2.421    
    RAMB36_X9Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.717    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.036ns (8.373%)  route 0.394ns (91.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.617     2.358    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[51])
                                                      0.036     2.394 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[51]
                         net (fo=1, routed)           0.394     2.788    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/wdata[15]
    RAMB36_X9Y31         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.847     2.912    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X9Y31         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.492     2.420    
    RAMB36_X9Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     2.716    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.034ns (8.010%)  route 0.390ns (91.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.617     2.358    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[45])
                                                      0.034     2.392 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[45]
                         net (fo=1, routed)           0.390     2.782    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[9]
    RAMB36_X9Y36         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.841     2.906    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X9Y36         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.492     2.414    
    RAMB36_X9Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     2.710    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.047ns (15.334%)  route 0.259ns (84.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.617     2.358    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[4])
                                                      0.047     2.405 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[4]
                         net (fo=4, routed)           0.259     2.664    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/MIMRXRADDR[4]
    RAMB36_X9Y34         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.836     2.901    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X9Y34         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.492     2.409    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.592    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000         4.000       0.000      PCIE_X0Y0        pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     PCIE_2_1/USERCLK    n/a                2.000         4.000       2.000      PCIE_X0Y0        pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X8Y32     app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X8Y32     app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X8Y31     app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X8Y31     app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X9Y35     pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X9Y35     pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X9Y33     pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X9Y33     pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       4.000       209.360    MMCME2_ADV_X0Y3  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X154Y158   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X157Y159   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X169Y158   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[33]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X169Y158   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[36]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X168Y159   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[43]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X154Y158   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[45]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X168Y159   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[50]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X168Y159   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[55]/C
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X157Y162   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_EP_TX_i/gen_cpl_64.s_axis_tx_tdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X143Y158   app/PIO/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X154Y158   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X157Y159   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X154Y158   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X157Y159   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X154Y158   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X154Y158   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[45]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X157Y156   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X157Y157   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X156Y159   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_EP_TX_i/gen_cpl_64.s_axis_tx_tdata_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X156Y159   pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/tandem_cpler_inst/tandem_EP_TX_i/gen_cpl_64.s_axis_tx_tdata_reg[6]/C
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.460       0.100      PCIE_X0Y0        pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.449       0.191      PCIE_X0Y0        pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.011       0.549      PCIE_X0Y0        pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.021       0.619      PCIE_X0Y0        pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        2.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.266ns (32.382%)  route 0.555ns (67.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 9.093 - 4.000 ) 
    Source Clock Delay      (SCD):    5.574ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.346     5.574    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pipe_userclk2_in
    SLICE_X161Y159       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y159       FDRE (Prop_fdre_C_Q)         0.223     5.797 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.263     6.060    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q
    SLICE_X161Y159       LUT2 (Prop_lut2_I0_O)        0.043     6.103 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.293     6.395    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/sys_or_hot_rst
    SLICE_X161Y157       FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.212     9.093    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pipe_userclk2_in
    SLICE_X161Y157       FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.457     9.550    
                         clock uncertainty           -0.065     9.485    
    SLICE_X161Y157       FDPE (Recov_fdpe_C_PRE)     -0.178     9.307    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.266ns (32.382%)  route 0.555ns (67.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 9.093 - 4.000 ) 
    Source Clock Delay      (SCD):    5.574ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.936     0.936    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.029 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.492     2.521    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.598 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.537     4.135    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.228 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.346     5.574    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pipe_userclk2_in
    SLICE_X161Y159       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y159       FDRE (Prop_fdre_C_Q)         0.223     5.797 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.263     6.060    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q
    SLICE_X161Y159       LUT2 (Prop_lut2_I0_O)        0.043     6.103 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.293     6.395    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/sys_or_hot_rst
    SLICE_X161Y157       FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.883     4.883    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.966 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.335     6.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.374 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.424     7.798    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.881 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         1.212     9.093    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pipe_userclk2_in
    SLICE_X161Y157       FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.457     9.550    
                         clock uncertainty           -0.065     9.485    
    SLICE_X161Y157       FDPE (Recov_fdpe_C_PRE)     -0.178     9.307    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  2.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.867%)  route 0.261ns (67.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.616     2.357    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pipe_userclk2_in
    SLICE_X161Y159       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y159       FDRE (Prop_fdre_C_Q)         0.100     2.457 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.129     2.586    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q
    SLICE_X161Y159       LUT2 (Prop_lut2_I0_O)        0.028     2.614 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.133     2.746    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/sys_or_hot_rst
    SLICE_X161Y157       FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.818     2.883    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pipe_userclk2_in
    SLICE_X161Y157       FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.512     2.371    
    SLICE_X161Y157       FDPE (Remov_fdpe_C_PRE)     -0.072     2.299    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.867%)  route 0.261ns (67.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.376     0.376    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.402 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.647     1.049    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.099 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.616     1.715    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.741 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.616     2.357    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pipe_userclk2_in
    SLICE_X161Y159       FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y159       FDRE (Prop_fdre_C_Q)         0.100     2.457 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.129     2.586    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_q
    SLICE_X161Y159       LUT2 (Prop_lut2_I0_O)        0.028     2.614 f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.133     2.746    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/sys_or_hot_rst
    SLICE_X161Y157       FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.412     0.412    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.442 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.859     1.301    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.354 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.681     2.035    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.065 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=713, routed)         0.818     2.883    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pipe_userclk2_in
    SLICE_X161Y157       FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.512     2.371    
    SLICE_X161Y157       FDPE (Remov_fdpe_C_PRE)     -0.072     2.299    pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.447    





