Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 22 12:21:24 2024
| Host         : FOR-DIO-AND-HARUNO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      7 |            4 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            5 |
| Yes          | No                    | No                     |             144 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------+-------------------------------+------------------+----------------+
| Clock Signal |             Enable Signal             |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------+-------------------------------+------------------+----------------+
|  CLK_i_BUFG  |                                       |                               |                1 |              2 |
|  clk_BUFG    |                                       | DISPLAY/P2S_LED/s_clk_i_1_n_0 |                2 |              7 |
|  clk_BUFG    |                                       | DISPLAY/P2S_SEG/s_clk_i_1_n_0 |                3 |              7 |
|  clk_BUFG    | DISPLAY/P2S_LED/data_count[6]_i_1_n_0 |                               |                4 |              7 |
|  clk_BUFG    | DISPLAY/P2S_SEG/data_count[6]_i_1_n_0 |                               |                3 |              7 |
|  clk_BUFG    |                                       |                               |                9 |             28 |
|  clk_BUFG    | DISPLAY/P2S_LED/buff                  |                               |               18 |             65 |
|  clk_BUFG    | DISPLAY/P2S_SEG/buff                  |                               |               22 |             65 |
+--------------+---------------------------------------+-------------------------------+------------------+----------------+


