/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
pkrvmpptgkbjq6m
+ date
Tue Jul 29 04:22:16 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1753762936
+ CACTUS_STARTTIME=1753762936
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Jul 29 2025 (04:14:30)
Run date:          Jul 29 2025 (04:22:17+0000)
Run host:          pkrvmpptgkbjq6m.ufa45szwqiyexmymkpqo3cogfg.gx.internal.cloudapp.net (pid=131572)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: pkrvmpptgkbjq6m
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=c5bd1515-5d25-c142-a183-090226746574, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=pkrvmpptgkbjq6m, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00126249 sec
      iterations=10000000... time=0.0124726 sec
      iterations=100000000... time=0.124421 sec
      iterations=900000000... time=1.11982 sec
      iterations=900000000... time=0.840174 sec
      result: 6.43679 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197994 sec
      iterations=10000000... time=0.0198155 sec
      iterations=100000000... time=0.19828 sec
      iterations=600000000... time=1.18955 sec
      result: 16.1405 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157233 sec
      iterations=10000000... time=0.0155546 sec
      iterations=100000000... time=0.155385 sec
      iterations=700000000... time=1.0883 sec
      result: 10.2913 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125465 sec
      iterations=10000... time=0.00124994 sec
      iterations=100000... time=0.0124289 sec
      iterations=1000000... time=0.124282 sec
      iterations=9000000... time=1.11876 sec
      result: 1.24306 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000661837 sec
      iterations=10000... time=0.00594038 sec
      iterations=100000... time=0.057252 sec
      iterations=1000000... time=0.572702 sec
      iterations=2000000... time=1.14606 sec
      result: 5.73032 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.11e-07 sec
      iterations=10... time=4.609e-06 sec
      iterations=100... time=3.2471e-05 sec
      iterations=1000... time=0.000268011 sec
      iterations=10000... time=0.00249566 sec
      iterations=100000... time=0.0245005 sec
      iterations=1000000... time=0.245013 sec
      iterations=4000000... time=0.981036 sec
      iterations=8000000... time=1.96227 sec
      result: 100.194 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.317e-06 sec
      iterations=10... time=6.6535e-05 sec
      iterations=100... time=0.000562851 sec
      iterations=1000... time=0.00540287 sec
      iterations=10000... time=0.0546347 sec
      iterations=100000... time=0.538037 sec
      iterations=200000... time=1.07512 sec
      result: 73.1484 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.016e-06 sec
      iterations=10000... time=3.222e-05 sec
      iterations=100000... time=0.000253434 sec
      iterations=1000000... time=0.00249571 sec
      iterations=10000000... time=0.0248636 sec
      iterations=100000000... time=0.248637 sec
      iterations=400000000... time=0.996395 sec
      iterations=800000000... time=1.98993 sec
      result: 0.310927 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.1372e-05 sec
      iterations=10000... time=0.000100999 sec
      iterations=100000... time=0.000961517 sec
      iterations=1000000... time=0.00981531 sec
      iterations=10000000... time=0.095085 sec
      iterations=100000000... time=0.948465 sec
      iterations=200000000... time=1.89656 sec
      result: 1.18535 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.20999e-07 sec
      iterations=10... time=3.536e-06 sec
      iterations=100... time=3.74e-05 sec
      iterations=1000... time=0.000284993 sec
      iterations=10000... time=0.00279436 sec
      iterations=100000... time=0.0278158 sec
      iterations=1000000... time=0.278722 sec
      iterations=4000000... time=1.11271 sec
      result: 88.3466 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.338e-06 sec
      iterations=10... time=7.461e-05 sec
      iterations=100... time=0.000511286 sec
      iterations=1000... time=0.0050213 sec
      iterations=10000... time=0.049719 sec
      iterations=100000... time=0.491196 sec
      iterations=200000... time=0.982002 sec
      iterations=400000... time=1.96431 sec
      result: 80.0721 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.724e-05 sec
      iterations=10... time=0.000298447 sec
      iterations=100... time=0.00293016 sec
      iterations=1000... time=0.0299666 sec
      iterations=10000... time=0.304809 sec
      iterations=40000... time=1.17314 sec
      result: 0.0589189 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000151223 sec
      iterations=10... time=0.00153238 sec
      iterations=100... time=0.0154132 sec
      iterations=1000... time=0.156395 sec
      iterations=7000... time=1.09896 sec
      result: 0.155349 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00404462 sec
      iterations=10... time=0.0403426 sec
      iterations=100... time=0.398072 sec
      iterations=300... time=1.19962 sec
      result: 0.390348 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00137549 sec
      iterations=10000000... time=0.012469 sec
      iterations=100000000... time=0.124565 sec
      iterations=900000000... time=1.12354 sec
      iterations=900000000... time=0.840381 sec
      result: 6.35686 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0019939 sec
      iterations=10000000... time=0.0198224 sec
      iterations=100000000... time=0.198253 sec
      iterations=600000000... time=1.18961 sec
      result: 16.1398 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00156545 sec
      iterations=10000000... time=0.0155375 sec
      iterations=100000000... time=0.155401 sec
      iterations=700000000... time=1.08831 sec
      result: 10.2912 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124408 sec
      iterations=10000... time=0.00124336 sec
      iterations=100000... time=0.0124271 sec
      iterations=1000000... time=0.124272 sec
      iterations=9000000... time=1.1187 sec
      result: 1.243 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000507243 sec
      iterations=10000... time=0.0047144 sec
      iterations=100000... time=0.0473999 sec
      iterations=1000000... time=0.475882 sec
      iterations=2000000... time=0.95051 sec
      iterations=4000000... time=1.89896 sec
      result: 4.74739 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.01e-07 sec
      iterations=10... time=3.0005e-06 sec
      iterations=100... time=3.1449e-05 sec
      iterations=1000... time=0.0002781 sec
      iterations=10000... time=0.00252518 sec
      iterations=100000... time=0.0244816 sec
      iterations=1000000... time=0.245057 sec
      iterations=4000000... time=0.980352 sec
      iterations=8000000... time=1.96286 sec
      result: 100.164 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.25835e-05 sec
      iterations=10... time=7.04065e-05 sec
      iterations=100... time=0.000620545 sec
      iterations=1000... time=0.00636731 sec
      iterations=10000... time=0.0552194 sec
      iterations=100000... time=0.528689 sec
      iterations=200000... time=1.05745 sec
      result: 74.3704 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.3315e-06 sec
      iterations=10000... time=3.14035e-05 sec
      iterations=100000... time=0.000280855 sec
      iterations=1000000... time=0.00250307 sec
      iterations=10000000... time=0.0249014 sec
      iterations=100000000... time=0.248759 sec
      iterations=400000000... time=0.995048 sec
      iterations=800000000... time=1.9916 sec
      result: 0.311188 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.20225e-05 sec
      iterations=10000... time=0.000101751 sec
      iterations=100000... time=0.000932452 sec
      iterations=1000000... time=0.00909118 sec
      iterations=10000000... time=0.0903782 sec
      iterations=100000000... time=0.901468 sec
      iterations=200000000... time=1.80097 sec
      result: 1.1256 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.005e-07 sec
      iterations=10... time=3.677e-06 sec
      iterations=100... time=3.58975e-05 sec
      iterations=1000... time=0.000314969 sec
      iterations=10000... time=0.00284965 sec
      iterations=100000... time=0.0279002 sec
      iterations=1000000... time=0.281276 sec
      iterations=4000000... time=1.11363 sec
      result: 88.2736 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.2875e-06 sec
      iterations=10... time=6.84325e-05 sec
      iterations=100... time=0.000629686 sec
      iterations=1000... time=0.00627343 sec
      iterations=10000... time=0.0512721 sec
      iterations=100000... time=0.497238 sec
      iterations=200000... time=0.992818 sec
      iterations=400000... time=1.99192 sec
      result: 78.9624 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.05195e-05 sec
      iterations=10... time=8.31905e-05 sec
      iterations=100... time=0.00080564 sec
      iterations=1000... time=0.00765979 sec
      iterations=10000... time=0.0791004 sec
      iterations=100000... time=0.792217 sec
      iterations=200000... time=1.58828 sec
      result: 0.217594 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.4478e-05 sec
      iterations=10... time=0.000412416 sec
      iterations=100... time=0.00413487 sec
      iterations=1000... time=0.041599 sec
      iterations=10000... time=0.411851 sec
      iterations=30000... time=1.24339 sec
      result: 0.588446 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00147381 sec
      iterations=10... time=0.0108692 sec
      iterations=100... time=0.108817 sec
      iterations=1000... time=1.09239 sec
      result: 1.42888 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Jul 29 04:23:21 UTC 2025
+ echo Done.
Done.
  Elapsed time: 65.3 s
