Info: Generated by version: 21.1 build 169
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\L\Desktop\Reasearch_Lab\Dr_Ye_pt_2\datao_lily_PAM4\testcyclone10GX1280M\src\source_sel\source_sel.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\L\Desktop\Reasearch_Lab\Dr_Ye_pt_2\datao_lily_PAM4\testcyclone10GX1280M\src\source_sel\source_sel --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: source_sel: "Transforming system: source_sel"
Info: source_sel: "Naming system components in system: source_sel"
Info: source_sel: "Processing generation queue"
Info: source_sel: "Generating: source_sel"
Info: source_sel: "Generating: source_sel_avst_credit_multiplexer_110_hhaxdpa"
Info: mux_inst_name: "Generating: mux_inst_name"
Info: my_altera_reset_controller: "Generating: my_altera_reset_controller"
Info: source_sel: "Generating: source_sel_avst_credit_multiplexer_altera_merlin_multiplexer_110_enhq6oy"
Info: source_sel: "Generating: source_sel_avst_credit_multiplexer_altera_reset_controller_110_mpjuyrq"
Info: source_sel: "Generating: source_sel_altera_merlin_multiplexer_1921_ah7fzdi"
Info: source_sel: "Generating: altera_reset_controller"
Info: source_sel: Done "source_sel" with 6 modules, 25 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/source_sel/source_sel/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/source_sel/source_sel/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/source_sel/source_sel/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=C:\Users\L\Desktop\Reasearch_Lab\Dr_Ye_pt_2\datao_lily_PAM4\testcyclone10GX1280M\src\source_sel\source_sel.ip --output-directory=C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/source_sel/source_sel/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/source_sel/source_sel/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/source_sel/source_sel/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/source_sel/source_sel/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\L\Desktop\Reasearch_Lab\Dr_Ye_pt_2\datao_lily_PAM4\testcyclone10GX1280M\src\source_sel\source_sel.ip --synthesis=VERILOG --output-directory=C:\Users\L\Desktop\Reasearch_Lab\Dr_Ye_pt_2\datao_lily_PAM4\testcyclone10GX1280M\src\source_sel\source_sel --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: source_sel: "Transforming system: source_sel"
Info: source_sel: "Naming system components in system: source_sel"
Info: source_sel: "Processing generation queue"
Info: source_sel: "Generating: source_sel"
Info: source_sel: "Generating: source_sel_avst_credit_multiplexer_110_hhaxdpa"
Info: mux_inst_name: "Generating: mux_inst_name"
Info: my_altera_reset_controller: "Generating: my_altera_reset_controller"
Info: source_sel: "Generating: source_sel_avst_credit_multiplexer_altera_merlin_multiplexer_110_enhq6oy"
Info: source_sel: "Generating: source_sel_avst_credit_multiplexer_altera_reset_controller_110_mpjuyrq"
Info: source_sel: "Generating: source_sel_altera_merlin_multiplexer_1921_ah7fzdi"
Info: source_sel: "Generating: altera_reset_controller"
Info: source_sel: Done "source_sel" with 6 modules, 25 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in source_sel. No files generated.
Info: Finished: Generate IP Core Documentation
