{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422392516842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422392516842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 27 14:01:56 2015 " "Processing started: Tue Jan 27 14:01:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422392516842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422392516842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422392516842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1422392517263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/bit8_to_3xbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/bit8_to_3xbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit8_to_3xBCD-bit8_to_3xBCD_arch " "Found design unit 1: bit8_to_3xBCD-bit8_to_3xBCD_arch" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517685 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit8_to_3xBCD " "Found entity 1: bit8_to_3xBCD" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392517685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/onepulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/onepulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onepulse-a " "Found design unit 1: onepulse-a" {  } { { "vhdl source/ONEPULSE.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/ONEPULSE.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517700 ""} { "Info" "ISGN_ENTITY_NAME" "1 onepulse " "Found entity 1: onepulse" {  } { { "vhdl source/ONEPULSE.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/ONEPULSE.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392517700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517700 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392517700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "vhdl source/DEBOUNCE.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DEBOUNCE.VHD" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517700 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "vhdl source/DEBOUNCE.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DEBOUNCE.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392517700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/de2_hex_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/de2_hex_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_HEX_DECODER-DE2_HEX_DECODER_arch " "Found design unit 1: DE2_HEX_DECODER-DE2_HEX_DECODER_arch" {  } { { "vhdl source/DE2_HEX_decoder.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_HEX_decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517716 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_HEX_DECODER " "Found entity 1: DE2_HEX_DECODER" {  } { { "vhdl source/DE2_HEX_decoder.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_HEX_decoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392517716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/de2_board_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/de2_board_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_Board_top_level-behavioral " "Found design unit 1: DE2_Board_top_level-behavioral" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 232 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517716 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_Board_top_level " "Found entity 1: DE2_Board_top_level" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392517716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "vhdl source/CLK_DIV.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517731 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "vhdl source/CLK_DIV.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392517731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/lcd_sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/lcd_sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_sram-SYN " "Found design unit 1: lcd_sram-SYN" {  } { { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517731 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_SRAM " "Found entity 1: LCD_SRAM" {  } { { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392517731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Board_top_level " "Elaborating entity \"DE2_Board_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1422392517794 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_Board_top_level.vhd(89) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(89): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE2_Board_top_level.vhd(192) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(192): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE2_Board_top_level.vhd(198) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(198): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 198 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE2_Board_top_level.vhd(199) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(199): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 199 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE2_Board_top_level.vhd(200) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(200): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 200 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE2_Board_top_level.vhd(201) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(201): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 201 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE2_Board_top_level.vhd(202) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(202): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 202 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE2_Board_top_level.vhd(203) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(203): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 203 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dram_ba DE2_Board_top_level.vhd(320) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(320): used implicit default value for signal \"dram_ba\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 320 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dram_dqm DE2_Board_top_level.vhd(321) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(321): used implicit default value for signal \"dram_dqm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 321 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_1MHz DE2_Board_top_level.vhd(324) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(324): object \"clock_1MHz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_100KHz DE2_Board_top_level.vhd(324) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(324): object \"clock_100KHz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_10KHz DE2_Board_top_level.vhd(324) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(324): object \"clock_10KHz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_1KHz DE2_Board_top_level.vhd(324) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(324): object \"clock_1KHz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_10Hz DE2_Board_top_level.vhd(324) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(324): object \"clock_10Hz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_1Hz DE2_Board_top_level.vhd(324) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(324): object \"clock_1Hz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pb_debounced DE2_Board_top_level.vhd(325) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(325): object \"pb_debounced\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lcd_sram_data DE2_Board_top_level.vhd(342) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(342): used implicit default value for signal \"lcd_sram_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 342 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lcd_sram_inclock DE2_Board_top_level.vhd(343) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(343): used implicit default value for signal \"lcd_sram_inclock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 343 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lcd_sram_wraddress DE2_Board_top_level.vhd(346) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(346): used implicit default value for signal \"lcd_sram_wraddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 346 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lcd_sram_wren DE2_Board_top_level.vhd(347) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(347): used implicit default value for signal \"lcd_sram_wren\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 347 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517794 "|DE2_Board_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_div_1 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_div_1\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "clk_div_1" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_1\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "debounce_1" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8_to_3xBCD bit8_to_3xBCD:bit8_to_3xBCD_data " "Elaborating entity \"bit8_to_3xBCD\" for hierarchy \"bit8_to_3xBCD:bit8_to_3xBCD_data\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "bit8_to_3xBCD_data" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_HEX_DECODER DE2_HEX_DECODER:hex0_decoder " "Elaborating entity \"DE2_HEX_DECODER\" for hierarchy \"DE2_HEX_DECODER:hex0_decoder\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "hex0_decoder" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_SRAM LCD_SRAM:lcd_sram_0 " "Elaborating entity \"LCD_SRAM\" for hierarchy \"LCD_SRAM:lcd_sram_0\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "lcd_sram_0" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\"" {  } { { "vhdl source/LCD_SRAM.vhd" "altsyncram_component" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\"" {  } { { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MATLab source/lcd.mif " "Parameter \"init_file\" = \"../MATLab source/lcd.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517919 ""}  } { { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422392517919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvr1 " "Found entity 1: altsyncram_tvr1" {  } { { "db/altsyncram_tvr1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/altsyncram_tvr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392517981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392517981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tvr1 LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated " "Elaborating entity \"altsyncram_tvr1\" for hierarchy \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:lcd_display_0 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:lcd_display_0\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "lcd_display_0" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392517981 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sram_outclock LCD_Display.vhd(44) " "VHDL Signal Declaration warning at LCD_Display.vhd(44): used implicit default value for signal \"sram_outclock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517981 "|DE2_Board_top_level|LCD_Display:lcd_display_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sram_rdaddress LCD_Display.vhd(45) " "VHDL Signal Declaration warning at LCD_Display.vhd(45): used implicit default value for signal \"sram_rdaddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422392517981 "|DE2_Board_top_level|LCD_Display:lcd_display_0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[0\] " "Synthesized away node \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_tvr1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/altsyncram_tvr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 99 0 0 } } { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518106 "|DE2_Board_top_level|LCD_SRAM:lcd_sram_0|altsyncram:altsyncram_component|altsyncram_tvr1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[1\] " "Synthesized away node \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_tvr1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/altsyncram_tvr1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 99 0 0 } } { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518106 "|DE2_Board_top_level|LCD_SRAM:lcd_sram_0|altsyncram:altsyncram_component|altsyncram_tvr1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[2\] " "Synthesized away node \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_tvr1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/altsyncram_tvr1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 99 0 0 } } { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518106 "|DE2_Board_top_level|LCD_SRAM:lcd_sram_0|altsyncram:altsyncram_component|altsyncram_tvr1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[3\] " "Synthesized away node \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_tvr1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/altsyncram_tvr1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 99 0 0 } } { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518106 "|DE2_Board_top_level|LCD_SRAM:lcd_sram_0|altsyncram:altsyncram_component|altsyncram_tvr1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[4\] " "Synthesized away node \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_tvr1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/altsyncram_tvr1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 99 0 0 } } { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518106 "|DE2_Board_top_level|LCD_SRAM:lcd_sram_0|altsyncram:altsyncram_component|altsyncram_tvr1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[5\] " "Synthesized away node \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_tvr1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/altsyncram_tvr1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 99 0 0 } } { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518106 "|DE2_Board_top_level|LCD_SRAM:lcd_sram_0|altsyncram:altsyncram_component|altsyncram_tvr1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[6\] " "Synthesized away node \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_tvr1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/altsyncram_tvr1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 99 0 0 } } { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518106 "|DE2_Board_top_level|LCD_SRAM:lcd_sram_0|altsyncram:altsyncram_component|altsyncram_tvr1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[7\] " "Synthesized away node \"LCD_SRAM:lcd_sram_0\|altsyncram:altsyncram_component\|altsyncram_tvr1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_tvr1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/altsyncram_tvr1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 99 0 0 } } { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518106 "|DE2_Board_top_level|LCD_SRAM:lcd_sram_0|altsyncram:altsyncram_component|altsyncram_tvr1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1422392518106 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1422392518106 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit8_to_3xBCD:bit8_to_3xBCD_data\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit8_to_3xBCD:bit8_to_3xBCD_data\|Mod0\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "Mod0" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518324 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit8_to_3xBCD:bit8_to_3xBCD_data\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit8_to_3xBCD:bit8_to_3xBCD_data\|Div0\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "Div0" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518324 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit8_to_3xBCD:bit8_to_3xBCD_data\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit8_to_3xBCD:bit8_to_3xBCD_data\|Mod1\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "Mod1" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518324 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit8_to_3xBCD:bit8_to_3xBCD_data\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit8_to_3xBCD:bit8_to_3xBCD_data\|Div1\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "Div1" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518324 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit8_to_3xBCD:bit8_to_3xBCD_data\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit8_to_3xBCD:bit8_to_3xBCD_data\|Mod2\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "Mod2" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518324 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit8_to_3xBCD:bit8_to_3xBCD_addr\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit8_to_3xBCD:bit8_to_3xBCD_addr\|Mod0\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "Mod0" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518324 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit8_to_3xBCD:bit8_to_3xBCD_addr\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit8_to_3xBCD:bit8_to_3xBCD_addr\|Div0\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "Div0" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518324 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit8_to_3xBCD:bit8_to_3xBCD_addr\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit8_to_3xBCD:bit8_to_3xBCD_addr\|Mod1\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "Mod1" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518324 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1422392518324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Mod0\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Mod0 " "Instantiated megafunction \"bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518355 ""}  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422392518355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/lpm_divide_85m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392518418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392518418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392518449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392518449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392518465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392518465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392518543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392518543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392518605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392518605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Div0\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Div0 " "Instantiated megafunction \"bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518621 ""}  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422392518621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392518683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392518683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392518699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392518699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392518714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392518714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Div1\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Div1 " "Instantiated megafunction \"bit8_to_3xBCD:bit8_to_3xBCD_data\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518745 ""}  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422392518745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392518823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392518823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392518839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392518839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422392518855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422392518855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bit8_to_3xBCD:bit8_to_3xBCD_addr\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bit8_to_3xBCD:bit8_to_3xBCD_addr\|lpm_divide:Mod0\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bit8_to_3xBCD:bit8_to_3xBCD_addr\|lpm_divide:Mod0 " "Instantiated megafunction \"bit8_to_3xBCD:bit8_to_3xBCD_addr\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518886 ""}  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422392518886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bit8_to_3xBCD:bit8_to_3xBCD_addr\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bit8_to_3xBCD:bit8_to_3xBCD_addr\|lpm_divide:Div0\"" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392518886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bit8_to_3xBCD:bit8_to_3xBCD_addr\|lpm_divide:Div0 " "Instantiated megafunction \"bit8_to_3xBCD:bit8_to_3xBCD_addr\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422392518886 ""}  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422392518886 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 193 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1422392519214 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1422392519214 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[0\] GND pin " "The pin \"GPIO_0\[0\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] GND pin " "The pin \"GPIO_0\[2\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[3\] GND pin " "The pin \"GPIO_0\[3\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[4\] GND pin " "The pin \"GPIO_0\[4\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[5\] GND pin " "The pin \"GPIO_0\[5\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[6\] GND pin " "The pin \"GPIO_0\[6\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[7\] GND pin " "The pin \"GPIO_0\[7\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[8\] GND pin " "The pin \"GPIO_0\[8\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[9\] GND pin " "The pin \"GPIO_0\[9\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[10\] GND pin " "The pin \"GPIO_0\[10\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[11\] GND pin " "The pin \"GPIO_0\[11\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[12\] GND pin " "The pin \"GPIO_0\[12\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[13\] GND pin " "The pin \"GPIO_0\[13\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[14\] GND pin " "The pin \"GPIO_0\[14\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[15\] GND pin " "The pin \"GPIO_0\[15\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[16\] GND pin " "The pin \"GPIO_0\[16\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[17\] GND pin " "The pin \"GPIO_0\[17\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[18\] GND pin " "The pin \"GPIO_0\[18\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[19\] GND pin " "The pin \"GPIO_0\[19\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[20\] GND pin " "The pin \"GPIO_0\[20\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[21\] GND pin " "The pin \"GPIO_0\[21\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[22\] GND pin " "The pin \"GPIO_0\[22\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[23\] GND pin " "The pin \"GPIO_0\[23\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[24\] GND pin " "The pin \"GPIO_0\[24\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[25\] GND pin " "The pin \"GPIO_0\[25\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[26\] GND pin " "The pin \"GPIO_0\[26\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[27\] GND pin " "The pin \"GPIO_0\[27\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[28\] GND pin " "The pin \"GPIO_0\[28\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[29\] GND pin " "The pin \"GPIO_0\[29\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[30\] GND pin " "The pin \"GPIO_0\[30\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[31\] GND pin " "The pin \"GPIO_0\[31\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[32\] GND pin " "The pin \"GPIO_0\[32\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[33\] GND pin " "The pin \"GPIO_0\[33\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[34\] GND pin " "The pin \"GPIO_0\[34\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[35\] GND pin " "The pin \"GPIO_0\[35\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 110 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[0\] GND pin " "The pin \"GPIO_1\[0\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[1\] GND pin " "The pin \"GPIO_1\[1\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[2\] GND pin " "The pin \"GPIO_1\[2\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[3\] GND pin " "The pin \"GPIO_1\[3\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[4\] GND pin " "The pin \"GPIO_1\[4\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[5\] GND pin " "The pin \"GPIO_1\[5\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[6\] GND pin " "The pin \"GPIO_1\[6\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[7\] GND pin " "The pin \"GPIO_1\[7\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[8\] GND pin " "The pin \"GPIO_1\[8\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[9\] GND pin " "The pin \"GPIO_1\[9\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[10\] GND pin " "The pin \"GPIO_1\[10\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[11\] GND pin " "The pin \"GPIO_1\[11\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[12\] GND pin " "The pin \"GPIO_1\[12\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[13\] GND pin " "The pin \"GPIO_1\[13\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[14\] GND pin " "The pin \"GPIO_1\[14\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[15\] GND pin " "The pin \"GPIO_1\[15\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[16\] GND pin " "The pin \"GPIO_1\[16\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[17\] GND pin " "The pin \"GPIO_1\[17\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[18\] GND pin " "The pin \"GPIO_1\[18\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[19\] GND pin " "The pin \"GPIO_1\[19\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[20\] GND pin " "The pin \"GPIO_1\[20\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[21\] GND pin " "The pin \"GPIO_1\[21\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[22\] GND pin " "The pin \"GPIO_1\[22\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[23\] GND pin " "The pin \"GPIO_1\[23\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[24\] GND pin " "The pin \"GPIO_1\[24\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[25\] GND pin " "The pin \"GPIO_1\[25\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[26\] GND pin " "The pin \"GPIO_1\[26\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[27\] GND pin " "The pin \"GPIO_1\[27\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[28\] GND pin " "The pin \"GPIO_1\[28\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[29\] GND pin " "The pin \"GPIO_1\[29\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[30\] GND pin " "The pin \"GPIO_1\[30\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[31\] GND pin " "The pin \"GPIO_1\[31\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[32\] GND pin " "The pin \"GPIO_1\[32\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[33\] GND pin " "The pin \"GPIO_1\[33\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[34\] GND pin " "The pin \"GPIO_1\[34\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[35\] GND pin " "The pin \"GPIO_1\[35\]\" is fed by GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1422392519214 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1422392519214 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd_display_0\|DATA_BUS\[0\]~synth " "Node \"LCD_Display:lcd_display_0\|DATA_BUS\[0\]~synth\"" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd_display_0\|DATA_BUS\[1\]~synth " "Node \"LCD_Display:lcd_display_0\|DATA_BUS\[1\]~synth\"" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd_display_0\|DATA_BUS\[2\]~synth " "Node \"LCD_Display:lcd_display_0\|DATA_BUS\[2\]~synth\"" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd_display_0\|DATA_BUS\[3\]~synth " "Node \"LCD_Display:lcd_display_0\|DATA_BUS\[3\]~synth\"" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd_display_0\|DATA_BUS\[4\]~synth " "Node \"LCD_Display:lcd_display_0\|DATA_BUS\[4\]~synth\"" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd_display_0\|DATA_BUS\[5\]~synth " "Node \"LCD_Display:lcd_display_0\|DATA_BUS\[5\]~synth\"" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd_display_0\|DATA_BUS\[6\]~synth " "Node \"LCD_Display:lcd_display_0\|DATA_BUS\[6\]~synth\"" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd_display_0\|DATA_BUS\[7\]~synth " "Node \"LCD_Display:lcd_display_0\|DATA_BUS\[7\]~synth\"" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519308 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1422392519308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_BCLK GND " "Pin \"AUD_BCLK\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|AUD_BCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCLRCL GND " "Pin \"AUD_ADCLRCL\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|AUD_ADCLRCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS2_CLK GND " "Pin \"PS2_CLK\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|PS2_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Pin \"TD_RESET\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|TD_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_DAT3 GND " "Pin \"SD_DAT3\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SD_DAT3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CMD GND " "Pin \"SD_CMD\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SD_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422392519308 "|DE2_Board_top_level|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1422392519308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1422392519854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519854 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 178 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422392519948 "|DE2_Board_top_level|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1422392519948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "782 " "Implemented 782 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1422392519948 ""} { "Info" "ICUT_CUT_TM_OPINS" "221 " "Implemented 221 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1422392519948 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "157 " "Implemented 157 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1422392519948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "360 " "Implemented 360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1422392519948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1422392519948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 316 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 316 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422392519979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 27 14:01:59 2015 " "Processing ended: Tue Jan 27 14:01:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422392519979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422392519979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422392519979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422392519979 ""}
