{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625175054757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625175054758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 02 03:00:54 2021 " "Processing started: Fri Jul 02 03:00:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625175054758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1625175054758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SINGLE_CORE-PROCESSOR -c SINGLE_CORE-PROCESSOR --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SINGLE_CORE-PROCESSOR -c SINGLE_CORE-PROCESSOR --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1625175054758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1625175055108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1625175055108 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(60) " "Verilog HDL information at control.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625175067644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iram.v 1 1 " "Found 1 design units, including 1 entities, in source file iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRAM " "Found entity 1: IRAM" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067698 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DRAM.v(15) " "Verilog HDL information at DRAM.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625175067712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_ALU " "Found entity 1: PC_ALU" {  } { { "PC_ALU.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/PC_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_core_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file single_core_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 SINGLE_CORE_PROCESSOR " "Found entity 1: SINGLE_CORE_PROCESSOR" {  } { { "SINGLE_CORE_PROCESSOR.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067760 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "regfile.v(26) " "Verilog HDL Event Control warning at regfile.v(26): Event Control contains a complex event expression" {  } { { "regfile.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v" 26 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Design Software" 0 -1 1625175067772 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile.v(26) " "Verilog HDL information at regfile.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "regfile.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625175067772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/processor_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level_Module " "Found entity 1: Top_Level_Module" {  } { { "Top_Level_Module.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625175067832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625175067832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y mux3to1.v(24) " "Verilog HDL Implicit Net warning at mux3to1.v(24): created implicit net for \"y\"" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1625175067833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level_Module " "Elaborating entity \"Top_Level_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1625175068029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SINGLE_CORE_PROCESSOR SINGLE_CORE_PROCESSOR:core1 " "Elaborating entity \"SINGLE_CORE_PROCESSOR\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\"" {  } { { "Top_Level_Module.v" "core1" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625175068085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile SINGLE_CORE_PROCESSOR:core1\|regfile:Reg_File " "Elaborating entity \"regfile\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|regfile:Reg_File\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "Reg_File" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625175068106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU SINGLE_CORE_PROCESSOR:core1\|ALU:ALU_main " "Elaborating entity \"ALU\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|ALU:ALU_main\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "ALU_main" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625175068150 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z ALU.v(12) " "Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625175068166 "|SINGLE_CORE_PROCESSOR|ALU:ALU_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.v(12) " "Inferred latch for \"Z\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625175068166 "|SINGLE_CORE_PROCESSOR|ALU:ALU_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control SINGLE_CORE_PROCESSOR:core1\|control:Control_Unit " "Elaborating entity \"control\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|control:Control_Unit\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "Control_Unit" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625175068168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "checks control.v(49) " "Verilog HDL or VHDL warning at control.v(49): object \"checks\" assigned a value but never read" {  } { { "control.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1625175068191 "|Top_Level_Module|SINGLE_CORE_PROCESSOR:core1|control:Control_Unit"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control.v(100) " "Verilog HDL Case Statement warning at control.v(100): can't check case statement for completeness because the case expression has too many possible states" {  } { { "control.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v" 100 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1625175068191 "|Top_Level_Module|SINGLE_CORE_PROCESSOR:core1|control:Control_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER SINGLE_CORE_PROCESSOR:core1\|REGISTER:PC " "Elaborating entity \"REGISTER\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|REGISTER:PC\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "PC" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625175068193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ALU SINGLE_CORE_PROCESSOR:core1\|PC_ALU:PC_adder " "Elaborating entity \"PC_ALU\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|PC_ALU:PC_adder\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "PC_adder" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625175068232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 SINGLE_CORE_PROCESSOR:core1\|mux2to1:M3_mux " "Elaborating entity \"mux2to1\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|mux2to1:M3_mux\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "M3_mux" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625175068258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER SINGLE_CORE_PROCESSOR:core1\|REGISTER:IR " "Elaborating entity \"REGISTER\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|REGISTER:IR\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "IR" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625175068535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 SINGLE_CORE_PROCESSOR:core1\|mux2to1:M4_mux " "Elaborating entity \"mux2to1\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|mux2to1:M4_mux\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "M4_mux" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625175068567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 SINGLE_CORE_PROCESSOR:core1\|mux3to1:M1_mux " "Elaborating entity \"mux3to1\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|mux3to1:M1_mux\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "M1_mux" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625175068588 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y mux3to1.v(24) " "Verilog HDL or VHDL warning at mux3to1.v(24): object \"y\" assigned a value but never read" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1625175068611 "|SINGLE_CORE_PROCESSOR|mux3to1:M1_mux"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux3to1.v(17) " "Verilog HDL Case Statement warning at mux3to1.v(17): incomplete case statement has no default case item" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1625175068611 "|SINGLE_CORE_PROCESSOR|mux3to1:M1_mux"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "select select mux3to1.v(14) " "Verilog HDL warning at mux3to1.v(14): variable select in static task or function select may have unintended latch behavior" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v" 14 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Design Software" 0 -1 1625175068612 "|SINGLE_CORE_PROCESSOR|mux3to1:M1_mux"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "select mux3to1.v(14) " "Verilog HDL Function Declaration warning at mux3to1.v(14): function \"select\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v" 14 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Design Software" 0 -1 1625175068612 "|SINGLE_CORE_PROCESSOR|mux3to1:M1_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mux3to1.v(24) " "Verilog HDL assignment warning at mux3to1.v(24): truncated value with size 32 to match size of target (1)" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625175068612 "|SINGLE_CORE_PROCESSOR|mux3to1:M1_mux"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout mux3to1.v(12) " "Output port \"dout\" at mux3to1.v(12) has no driver" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1625175068612 "|SINGLE_CORE_PROCESSOR|mux3to1:M1_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM DRAM:DRAM " "Elaborating entity \"DRAM\" for hierarchy \"DRAM:DRAM\"" {  } { { "Top_Level_Module.v" "DRAM" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625175068616 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outfile DRAM.v(12) " "Verilog HDL or VHDL warning at DRAM.v(12): object \"outfile\" assigned a value but never read" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1625175068757 "|Top_Level_Module|DRAM:DRAM"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "../../last.txt DRAM.v(20) " "Verilog HDL File I/O error at DRAM.v(20): can't open Verilog Design File \"../../last.txt\"" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v" 20 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1625175068791 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DRAM:DRAM " "Can't elaborate user hierarchy \"DRAM:DRAM\"" {  } { { "Top_Level_Module.v" "DRAM" { Text "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1625175068834 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/output_files/SINGLE_CORE-PROCESSOR.map.smsg " "Generated suppressed messages file D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/output_files/SINGLE_CORE-PROCESSOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1625175069036 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625175069082 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 02 03:01:09 2021 " "Processing ended: Fri Jul 02 03:01:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625175069082 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625175069082 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625175069082 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1625175069082 ""}
