<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='617' ll='619' type='bool llvm::TargetLoweringBase::enableAggressiveFMAFusion(llvm::EVT VT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='614'>/// Return true if target always beneficiates from combining into FMA for a
  /// given value type. This must typically return false on targets where FMA
  /// takes more cycles to execute than FADD.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11209' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFADDForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11421' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFSUBForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11711' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner34visitFMULForFMADistributiveCombineEPN4llvm6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='12041' c='_ZNK4llvm21AArch64TargetLowering25enableAggressiveFMAFusionENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3592' c='_ZNK4llvm16SITargetLowering25enableAggressiveFMAFusionENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.h' l='543' c='_ZNK4llvm19NVPTXTargetLowering25enableAggressiveFMAFusionENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1420' c='_ZNK4llvm17PPCTargetLowering25enableAggressiveFMAFusionENS_3EVTE'/>
