Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon May 23 12:43:35 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/TopSimple_timing_routed.rpt
| Design       : TopSimple
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 56 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.795        0.000                      0                  518        0.135        0.000                      0                  518        4.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.795        0.000                      0                  518        0.135        0.000                      0                  518        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 4.146ns (61.535%)  route 2.592ns (38.465%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.735     1.735    TopSimple_AXILiteS_s_axi_U/int_in2/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.189 r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/DOADO[1]
                         net (fo=2, routed)           1.792     5.981    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_32[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.105 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75/O
                         net (fo=1, routed)           0.000     6.105    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.655 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.655    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.883    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.997    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.111    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.225    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.673 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_1/O[1]
                         net (fo=1, routed)           0.800     8.473    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[29]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.572    11.572    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.151    11.723    
                         clock uncertainty           -0.035    11.688    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.420    11.268    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  2.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tmp_reg_133_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.572     0.572    ap_clk
    SLICE_X54Y62         FDRE                                         r  tmp_reg_133_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     0.736 r  tmp_reg_133_reg[1]/Q
                         net (fo=1, routed)           0.211     0.947    TopSimple_AXILiteS_s_axi_U/int_out_r/tmp_reg_133_reg[1][1]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.882     0.882    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.628    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.811    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y68  TopSimple_AXILiteS_s_axi_U/int_ap_done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  gen_write[1].mem_reg_i_117/C



