alu.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/019a/src/alu.v,
simulate_1_ALU_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_ALU_0_0/sim/simulate_1_ALU_0_0.v,
adder_pc.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/bc92/src/adder_pc.v,
simulate_1_adder_pc_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_adder_pc_0_0/sim/simulate_1_adder_pc_0_0.v,
imme_ext.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/71d3/src/imme_ext.v,
simulate_1_imme_ext_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_imme_ext_0_0/sim/simulate_1_imme_ext_0_0.v,
jump_pc.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/0493/src/jump_pc.v,
simulate_1_jump_pc_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_jump_pc_0_0/sim/simulate_1_jump_pc_0_0.v,
mem_data.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/0c7f/src/mem_data.v,
simulate_1_mem_data_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_mem_data_0_0/sim/simulate_1_mem_data_0_0.v,
mem_inst.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/b413/src/mem_inst.v,
simulate_1_mem_inst_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_mem_inst_0_0/sim/simulate_1_mem_inst_0_0.v,
mux_2.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/501f/src/mux_2.v,
simulate_1_mux_2_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_mux_2_0_0/sim/simulate_1_mux_2_0_0.v,
simulate_1_mux_2_1_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_mux_2_1_0/sim/simulate_1_mux_2_1_0.v,
simulate_1_mux_2_2_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_mux_2_2_0/sim/simulate_1_mux_2_2_0.v,
simulate_1_mux_2_3_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_mux_2_3_0/sim/simulate_1_mux_2_3_0.v,
mux_2_8bits.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/9897/src/mux_2_8bits.v,
simulate_1_mux_2_8bits_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_mux_2_8bits_0_0/sim/simulate_1_mux_2_8bits_0_0.v,
mux_4.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/a0b7/src/mux_4.v,
simulate_1_mux_4_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_mux_4_0_0/sim/simulate_1_mux_4_0_0.v,
simulate_1_mux_4_1_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_mux_4_1_0/sim/simulate_1_mux_4_1_0.v,
simulate_1_mux_4_2_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_mux_4_2_0/sim/simulate_1_mux_4_2_0.v,
simulate_1_mux_4_3_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_mux_4_3_0/sim/simulate_1_mux_4_3_0.v,
nop.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/6b8b/src/nop.v,
simulate_1_nop_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_nop_0_0/sim/simulate_1_nop_0_0.v,
reg_Control_D.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/b631/src/reg_Control_D.v,
simulate_1_reg_Control_D_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_reg_Control_D_0_0/sim/simulate_1_reg_Control_D_0_0.v,
reg_Control_E.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/ee9d/src/reg_Control_E.v,
simulate_1_reg_Control_E_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_reg_Control_E_0_0/sim/simulate_1_reg_Control_E_0_0.v,
reg_Control_M.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/fee7/src/reg_Control_M.v,
simulate_1_reg_Control_M_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_reg_Control_M_0_0/sim/simulate_1_reg_Control_M_0_0.v,
reg_Control_W.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/c0c5/src/reg_Control_W.v,
simulate_1_reg_Control_W_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_reg_Control_W_0_0/sim/simulate_1_reg_Control_W_0_0.v,
reg_E.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/6c70/src/reg_E.v,
simulate_1_reg_E_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_reg_E_0_0/sim/simulate_1_reg_E_0_0.v,
reg_M.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/cdca/src/reg_M.v,
simulate_1_reg_M_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_reg_M_0_0/sim/simulate_1_reg_M_0_0.v,
reg_W.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/20fd/src/reg_W.v,
simulate_1_reg_W_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_reg_W_0_0/sim/simulate_1_reg_W_0_0.v,
reg_pc.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/6b37/src/reg_pc.v,
simulate_1_reg_pc_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_reg_pc_0_0/sim/simulate_1_reg_pc_0_0.v,
regfile.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/ee17/src/regfile.v,
simulate_1_regfile_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_regfile_0_0/sim/simulate_1_regfile_0_0.v,
memory_ctrl.v,verilog,xil_defaultlib,../../../bd/simulate_1/ipshared/3a0c/src/memory_ctrl.v,
simulate_1_memory_ctrl_0_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_memory_ctrl_0_0/sim/simulate_1_memory_ctrl_0_0.v,
simulate_1_memory_ctrl_1_0.v,verilog,xil_defaultlib,../../../bd/simulate_1/ip/simulate_1_memory_ctrl_1_0/sim/simulate_1_memory_ctrl_1_0.v,
simulate_1.v,verilog,xil_defaultlib,../../../bd/simulate_1/sim/simulate_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
