

================================================================
== Vivado HLS Report for 'sobel_borderInterpolate'
================================================================
* Date:           Sat Nov 14 10:52:13 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        sobel.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.86|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 6.86ns
ST_1: len_read [1/1] 1.48ns
_ifconv:0  %len_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %len)

ST_1: p_read [1/1] 1.48ns
_ifconv:1  %p_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p)

ST_1: p_cast1 [1/1] 0.00ns
_ifconv:2  %p_cast1 = sext i12 %p_read to i13

ST_1: tmp [1/1] 0.00ns
_ifconv:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_read, i32 11)

ST_1: rev [1/1] 1.37ns
_ifconv:4  %rev = xor i1 %tmp, true

ST_1: len_cast4_cast [1/1] 0.00ns
_ifconv:5  %len_cast4_cast = zext i12 %len_read to i13

ST_1: tmp_s [1/1] 2.14ns
_ifconv:6  %tmp_s = icmp slt i13 %p_cast1, %len_cast4_cast

ST_1: or_cond_58 [1/1] 1.37ns
_ifconv:7  %or_cond_58 = and i1 %tmp_s, %rev

ST_1: tmp_1 [1/1] 2.14ns
_ifconv:9  %tmp_1 = icmp eq i12 %len_read, 1

ST_1: tmp_63 [1/1] 0.00ns
_ifconv:10  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_read, i32 11)

ST_1: p_assign [1/1] 1.84ns
_ifconv:11  %p_assign = sub i13 0, %p_cast1

ST_1: p_p2 [1/1] 1.37ns
_ifconv:12  %p_p2 = select i1 %tmp_63, i13 %p_assign, i13 %p_cast1

ST_1: tmp_3 [1/1] 2.18ns
_ifconv:14  %tmp_3 = icmp ult i13 %p_p2, %len_cast4_cast

ST_1: tmp_not [1/1] 1.37ns
_ifconv:19  %tmp_not = xor i1 %tmp_s, true

ST_1: sel_tmp1 [1/1] 1.37ns
_ifconv:20  %sel_tmp1 = or i1 %tmp, %tmp_not


 <State 2>: 6.85ns
ST_2: p_cast_cast [1/1] 0.00ns
_ifconv:8  %p_cast_cast = sext i12 %p_read to i14

ST_2: p_p2_cast_cast [1/1] 0.00ns
_ifconv:13  %p_p2_cast_cast = zext i13 %p_p2 to i14

ST_2: tmp_4 [1/1] 0.00ns
_ifconv:15  %tmp_4 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %len_read, i1 false)

ST_2: tmp_4_cast_cast [1/1] 0.00ns
_ifconv:16  %tmp_4_cast_cast = zext i13 %tmp_4 to i14

ST_2: tmp_5 [1/1] 1.96ns
_ifconv:17  %tmp_5 = add i14 %tmp_4_cast_cast, -2

ST_2: p_assign_1 [1/1] 1.96ns
_ifconv:18  %p_assign_1 = sub i14 %tmp_5, %p_p2_cast_cast

ST_2: sel_tmp2 [1/1] 1.37ns
_ifconv:21  %sel_tmp2 = and i1 %tmp_1, %sel_tmp1

ST_2: sel_tmp6_demorgan [1/1] 1.37ns
_ifconv:22  %sel_tmp6_demorgan = or i1 %or_cond_58, %tmp_1

ST_2: sel_tmp6 [1/1] 1.37ns
_ifconv:23  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_2: sel_tmp7 [1/1] 1.37ns
_ifconv:24  %sel_tmp7 = and i1 %tmp_3, %sel_tmp6

ST_2: newSel [1/1] 1.37ns
_ifconv:25  %newSel = select i1 %sel_tmp7, i13 %p_p2, i13 0

ST_2: newSel_cast [1/1] 0.00ns
_ifconv:26  %newSel_cast = zext i13 %newSel to i14

ST_2: or_cond [1/1] 1.37ns
_ifconv:27  %or_cond = or i1 %sel_tmp7, %sel_tmp2

ST_2: newSel9 [1/1] 1.37ns
_ifconv:28  %newSel9 = select i1 %or_cond_58, i14 %p_cast_cast, i14 %p_assign_1

ST_2: p_assign_2 [1/1] 1.37ns
_ifconv:29  %p_assign_2 = select i1 %or_cond, i14 %newSel_cast, i14 %newSel9

ST_2: stg_33 [1/1] 0.00ns
_ifconv:30  ret i14 %p_assign_2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa088220; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa0832d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
len_read          (read          ) [ 011]
p_read            (read          ) [ 011]
p_cast1           (sext          ) [ 000]
tmp               (bitselect     ) [ 000]
rev               (xor           ) [ 000]
len_cast4_cast    (zext          ) [ 000]
tmp_s             (icmp          ) [ 000]
or_cond_58        (and           ) [ 011]
tmp_1             (icmp          ) [ 011]
tmp_63            (bitselect     ) [ 000]
p_assign          (sub           ) [ 000]
p_p2              (select        ) [ 011]
tmp_3             (icmp          ) [ 011]
tmp_not           (xor           ) [ 000]
sel_tmp1          (or            ) [ 011]
p_cast_cast       (sext          ) [ 000]
p_p2_cast_cast    (zext          ) [ 000]
tmp_4             (bitconcatenate) [ 000]
tmp_4_cast_cast   (zext          ) [ 000]
tmp_5             (add           ) [ 000]
p_assign_1        (sub           ) [ 000]
sel_tmp2          (and           ) [ 000]
sel_tmp6_demorgan (or            ) [ 000]
sel_tmp6          (xor           ) [ 000]
sel_tmp7          (and           ) [ 000]
newSel            (select        ) [ 000]
newSel_cast       (zext          ) [ 000]
or_cond           (or            ) [ 000]
newSel9           (select        ) [ 000]
p_assign_2        (select        ) [ 000]
stg_33            (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="len">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="len_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="12" slack="0"/>
<pin id="24" dir="0" index="1" bw="12" slack="0"/>
<pin id="25" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="p_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="12" slack="0"/>
<pin id="30" dir="0" index="1" bw="12" slack="0"/>
<pin id="31" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="p_cast1_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="12" slack="0"/>
<pin id="37" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="tmp_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="1" slack="0"/>
<pin id="41" dir="0" index="1" bw="12" slack="0"/>
<pin id="42" dir="0" index="2" bw="5" slack="0"/>
<pin id="43" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="rev_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="1" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="len_cast4_cast_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="12" slack="0"/>
<pin id="55" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="len_cast4_cast/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="tmp_s_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="12" slack="0"/>
<pin id="59" dir="0" index="1" bw="12" slack="0"/>
<pin id="60" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="or_cond_58_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_58/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_1_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="12" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="tmp_63_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="12" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="p_assign_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="12" slack="0"/>
<pin id="86" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="p_p2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="13" slack="0"/>
<pin id="92" dir="0" index="2" bw="12" slack="0"/>
<pin id="93" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_3_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="12" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_not_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_not/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sel_tmp1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_cast_cast_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="1"/>
<pin id="117" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_p2_cast_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="13" slack="1"/>
<pin id="120" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_p2_cast_cast/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_4_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="0"/>
<pin id="123" dir="0" index="1" bw="12" slack="1"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_4_cast_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="0"/>
<pin id="130" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_cast/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_assign_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="13" slack="0"/>
<pin id="141" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sel_tmp2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="1" slack="1"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sel_tmp6_demorgan_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="1" slack="1"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sel_tmp6_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sel_tmp7_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="newSel_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="13" slack="1"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="newSel_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="13" slack="0"/>
<pin id="172" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newSel_cast/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="or_cond_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="newSel9_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="12" slack="0"/>
<pin id="183" dir="0" index="2" bw="14" slack="0"/>
<pin id="184" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel9/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_assign_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="13" slack="0"/>
<pin id="190" dir="0" index="2" bw="14" slack="0"/>
<pin id="191" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_2/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="len_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="1"/>
<pin id="197" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="len_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="1"/>
<pin id="202" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="or_cond_58_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_58 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="217" class="1005" name="p_p2_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="13" slack="1"/>
<pin id="219" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_p2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_3_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="sel_tmp1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="28" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="28" pin="2"/><net_sink comp="39" pin=1"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="39" pin=2"/></net>

<net id="51"><net_src comp="39" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="56"><net_src comp="22" pin="2"/><net_sink comp="53" pin=0"/></net>

<net id="61"><net_src comp="35" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="53" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="67"><net_src comp="57" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="47" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="73"><net_src comp="22" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="28" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="35" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="75" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="83" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="35" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="53" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="57" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="39" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="103" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="131"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="118" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="156"><net_src comp="148" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="158" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="144" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="115" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="138" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="174" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="170" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="180" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="22" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="203"><net_src comp="28" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="208"><net_src comp="63" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="214"><net_src comp="69" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="220"><net_src comp="89" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="226"><net_src comp="97" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="231"><net_src comp="109" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="144" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		rev : 1
		tmp_s : 1
		or_cond_58 : 1
		p_assign : 1
		p_p2 : 2
		tmp_3 : 3
		tmp_not : 2
		sel_tmp1 : 2
	State 2
		tmp_4_cast_cast : 1
		tmp_5 : 2
		p_assign_1 : 3
		newSel_cast : 1
		newSel9 : 4
		p_assign_2 : 2
		stg_33 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        p_p2_fu_89        |    0    |    13   |
|  select  |       newSel_fu_163      |    0    |    13   |
|          |      newSel9_fu_180      |    0    |    14   |
|          |     p_assign_2_fu_187    |    0    |    14   |
|----------|--------------------------|---------|---------|
|          |        tmp_s_fu_57       |    0    |    14   |
|   icmp   |        tmp_1_fu_69       |    0    |    14   |
|          |        tmp_3_fu_97       |    0    |    16   |
|----------|--------------------------|---------|---------|
|    sub   |      p_assign_fu_83      |    0    |    12   |
|          |     p_assign_1_fu_138    |    0    |    14   |
|----------|--------------------------|---------|---------|
|    add   |       tmp_5_fu_132       |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |         rev_fu_47        |    0    |    1    |
|    xor   |      tmp_not_fu_103      |    0    |    1    |
|          |      sel_tmp6_fu_152     |    0    |    1    |
|----------|--------------------------|---------|---------|
|          |     or_cond_58_fu_63     |    0    |    1    |
|    and   |      sel_tmp2_fu_144     |    0    |    1    |
|          |      sel_tmp7_fu_158     |    0    |    1    |
|----------|--------------------------|---------|---------|
|          |      sel_tmp1_fu_109     |    0    |    1    |
|    or    | sel_tmp6_demorgan_fu_148 |    0    |    1    |
|          |      or_cond_fu_174      |    0    |    1    |
|----------|--------------------------|---------|---------|
|   read   |    len_read_read_fu_22   |    0    |    0    |
|          |     p_read_read_fu_28    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |       p_cast1_fu_35      |    0    |    0    |
|          |    p_cast_cast_fu_115    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|         tmp_fu_39        |    0    |    0    |
|          |       tmp_63_fu_75       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   len_cast4_cast_fu_53   |    0    |    0    |
|   zext   |   p_p2_cast_cast_fu_118  |    0    |    0    |
|          |  tmp_4_cast_cast_fu_128  |    0    |    0    |
|          |    newSel_cast_fu_170    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_4_fu_121       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   146   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| len_read_reg_195 |   12   |
|or_cond_58_reg_205|    1   |
|   p_p2_reg_217   |   13   |
|  p_read_reg_200  |   12   |
| sel_tmp1_reg_228 |    1   |
|   tmp_1_reg_211  |    1   |
|   tmp_3_reg_223  |    1   |
+------------------+--------+
|       Total      |   41   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   146  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   41   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   146  |
+-----------+--------+--------+
