Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto cd90402bfee048c4bcfbd8bd47298e97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sram_ctrl3_behav xil_defaultlib.tb_sram_ctrl3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.sram_ctrl3 [sram_ctrl3_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture sim of entity xil_defaultlib.tb_sram_ctrl3
Built simulation snapshot tb_sram_ctrl3_behav
