Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  6 11:16:38 2019
| Host         : Sebastian-uni running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ScopeDesign_wrapper_timing_summary_routed.rpt -pb ScopeDesign_wrapper_timing_summary_routed.pb -rpx ScopeDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ScopeDesign_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.170     -950.886                    207                  873        0.090        0.000                      0                  873        4.500        0.000                       0                   360  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.170     -950.886                    207                  873        0.090        0.000                      0                  873        4.500        0.000                       0                   360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          207  Failing Endpoints,  Worst Slack      -13.170ns,  Total Violation     -950.886ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.170ns  (required time - arrival time)
  Source:                 ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.199ns  (logic 12.489ns (53.833%)  route 10.710ns (46.167%))
  Logic Levels:           34  (CARRY4=22 DSP48E1=1 LUT1=2 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.741     5.262    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clkb
    SLICE_X9Y101         FDRE                                         r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.718 f  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/Q
                         net (fo=1, routed)           0.161     5.879    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/doutb[11]
    SLICE_X8Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_i_1/O
                         net (fo=7, routed)           0.725     6.729    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/B[11]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656    10.385 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4/P[0]
                         net (fo=19, routed)          0.516    10.901    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_n_105
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.025 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1/O
                         net (fo=2, routed)           0.366    11.391    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.971    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.085    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.199    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.313    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__3/O[3]
                         net (fo=4, routed)           0.982    13.608    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4__0[20]
    SLICE_X13Y107        LUT3 (Prop_lut3_I0_O)        0.306    13.914 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9/O
                         net (fo=23, routed)          0.785    14.699    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I2_O)        0.124    14.823 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1/O
                         net (fo=2, routed)           0.804    15.627    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.751    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.127 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.127    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.450 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5/O[1]
                         net (fo=3, routed)           0.463    16.913    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5_n_6
    SLICE_X18Y105        LUT3 (Prop_lut3_I0_O)        0.306    17.219 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2/O
                         net (fo=1, routed)           0.675    17.894    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.292 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.406    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.520    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.759 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7/O[2]
                         net (fo=17, routed)          1.049    19.808    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7_n_5
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.302    20.110 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2/O
                         net (fo=1, routed)           0.495    20.605    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.003    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.337 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1/O[1]
                         net (fo=3, routed)           0.619    21.956    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1_n_6
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.303    22.259 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4/O
                         net (fo=1, routed)           0.339    22.598    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.148 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.148    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.265    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.588 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3/O[1]
                         net (fo=3, routed)           0.497    24.084    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3_n_6
    SLICE_X12Y113        LUT4 (Prop_lut4_I0_O)        0.306    24.390 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2/O
                         net (fo=1, routed)           0.568    24.959    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.357 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5/CO[3]
                         net (fo=16, routed)          0.887    26.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5_n_0
    SLICE_X15Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.481 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_10__2/O
                         net (fo=3, routed)           0.447    26.929    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/p_1_in[0]
    SLICE_X15Y111        LUT4 (Prop_lut4_I3_O)        0.124    27.053 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2/O
                         net (fo=1, routed)           0.332    27.385    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.905 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.905    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.022 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.022    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.139 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.139    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.462 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__2/O[1]
                         net (fo=1, routed)           0.000    28.462    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__2_n_6
    SLICE_X14Y114        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.610    14.951    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X14Y114        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[13]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X14Y114        FDRE (Setup_fdre_C_D)        0.109    15.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -28.462    
  -------------------------------------------------------------------
                         slack                                -13.170    

Slack (VIOLATED) :        -13.162ns  (required time - arrival time)
  Source:                 ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.191ns  (logic 12.481ns (53.817%)  route 10.710ns (46.183%))
  Logic Levels:           34  (CARRY4=22 DSP48E1=1 LUT1=2 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.741     5.262    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clkb
    SLICE_X9Y101         FDRE                                         r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.718 f  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/Q
                         net (fo=1, routed)           0.161     5.879    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/doutb[11]
    SLICE_X8Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_i_1/O
                         net (fo=7, routed)           0.725     6.729    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/B[11]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656    10.385 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4/P[0]
                         net (fo=19, routed)          0.516    10.901    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_n_105
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.025 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1/O
                         net (fo=2, routed)           0.366    11.391    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.971    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.085    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.199    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.313    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__3/O[3]
                         net (fo=4, routed)           0.982    13.608    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4__0[20]
    SLICE_X13Y107        LUT3 (Prop_lut3_I0_O)        0.306    13.914 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9/O
                         net (fo=23, routed)          0.785    14.699    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I2_O)        0.124    14.823 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1/O
                         net (fo=2, routed)           0.804    15.627    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.751    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.127 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.127    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.450 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5/O[1]
                         net (fo=3, routed)           0.463    16.913    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5_n_6
    SLICE_X18Y105        LUT3 (Prop_lut3_I0_O)        0.306    17.219 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2/O
                         net (fo=1, routed)           0.675    17.894    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.292 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.406    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.520    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.759 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7/O[2]
                         net (fo=17, routed)          1.049    19.808    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7_n_5
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.302    20.110 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2/O
                         net (fo=1, routed)           0.495    20.605    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.003    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.337 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1/O[1]
                         net (fo=3, routed)           0.619    21.956    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1_n_6
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.303    22.259 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4/O
                         net (fo=1, routed)           0.339    22.598    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.148 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.148    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.265    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.588 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3/O[1]
                         net (fo=3, routed)           0.497    24.084    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3_n_6
    SLICE_X12Y113        LUT4 (Prop_lut4_I0_O)        0.306    24.390 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2/O
                         net (fo=1, routed)           0.568    24.959    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.357 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5/CO[3]
                         net (fo=16, routed)          0.887    26.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5_n_0
    SLICE_X15Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.481 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_10__2/O
                         net (fo=3, routed)           0.447    26.929    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/p_1_in[0]
    SLICE_X15Y111        LUT4 (Prop_lut4_I3_O)        0.124    27.053 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2/O
                         net (fo=1, routed)           0.332    27.385    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.905 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.905    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.022 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.022    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.139 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.139    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.454 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__2/O[3]
                         net (fo=1, routed)           0.000    28.454    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__2_n_4
    SLICE_X14Y114        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.610    14.951    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X14Y114        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[15]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X14Y114        FDRE (Setup_fdre_C_D)        0.109    15.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -28.454    
  -------------------------------------------------------------------
                         slack                                -13.162    

Slack (VIOLATED) :        -13.086ns  (required time - arrival time)
  Source:                 ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.115ns  (logic 12.405ns (53.665%)  route 10.710ns (46.335%))
  Logic Levels:           34  (CARRY4=22 DSP48E1=1 LUT1=2 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.741     5.262    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clkb
    SLICE_X9Y101         FDRE                                         r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.718 f  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/Q
                         net (fo=1, routed)           0.161     5.879    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/doutb[11]
    SLICE_X8Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_i_1/O
                         net (fo=7, routed)           0.725     6.729    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/B[11]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656    10.385 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4/P[0]
                         net (fo=19, routed)          0.516    10.901    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_n_105
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.025 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1/O
                         net (fo=2, routed)           0.366    11.391    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.971    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.085    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.199    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.313    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__3/O[3]
                         net (fo=4, routed)           0.982    13.608    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4__0[20]
    SLICE_X13Y107        LUT3 (Prop_lut3_I0_O)        0.306    13.914 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9/O
                         net (fo=23, routed)          0.785    14.699    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I2_O)        0.124    14.823 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1/O
                         net (fo=2, routed)           0.804    15.627    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.751    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.127 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.127    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.450 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5/O[1]
                         net (fo=3, routed)           0.463    16.913    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5_n_6
    SLICE_X18Y105        LUT3 (Prop_lut3_I0_O)        0.306    17.219 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2/O
                         net (fo=1, routed)           0.675    17.894    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.292 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.406    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.520    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.759 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7/O[2]
                         net (fo=17, routed)          1.049    19.808    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7_n_5
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.302    20.110 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2/O
                         net (fo=1, routed)           0.495    20.605    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.003    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.337 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1/O[1]
                         net (fo=3, routed)           0.619    21.956    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1_n_6
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.303    22.259 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4/O
                         net (fo=1, routed)           0.339    22.598    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.148 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.148    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.265    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.588 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3/O[1]
                         net (fo=3, routed)           0.497    24.084    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3_n_6
    SLICE_X12Y113        LUT4 (Prop_lut4_I0_O)        0.306    24.390 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2/O
                         net (fo=1, routed)           0.568    24.959    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.357 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5/CO[3]
                         net (fo=16, routed)          0.887    26.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5_n_0
    SLICE_X15Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.481 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_10__2/O
                         net (fo=3, routed)           0.447    26.929    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/p_1_in[0]
    SLICE_X15Y111        LUT4 (Prop_lut4_I3_O)        0.124    27.053 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2/O
                         net (fo=1, routed)           0.332    27.385    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.905 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.905    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.022 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.022    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.139 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.139    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.378 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__2/O[2]
                         net (fo=1, routed)           0.000    28.378    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__2_n_5
    SLICE_X14Y114        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.610    14.951    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X14Y114        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[14]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X14Y114        FDRE (Setup_fdre_C_D)        0.109    15.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -28.378    
  -------------------------------------------------------------------
                         slack                                -13.086    

Slack (VIOLATED) :        -13.066ns  (required time - arrival time)
  Source:                 ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.095ns  (logic 12.385ns (53.625%)  route 10.710ns (46.375%))
  Logic Levels:           34  (CARRY4=22 DSP48E1=1 LUT1=2 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.741     5.262    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clkb
    SLICE_X9Y101         FDRE                                         r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.718 f  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/Q
                         net (fo=1, routed)           0.161     5.879    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/doutb[11]
    SLICE_X8Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_i_1/O
                         net (fo=7, routed)           0.725     6.729    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/B[11]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656    10.385 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4/P[0]
                         net (fo=19, routed)          0.516    10.901    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_n_105
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.025 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1/O
                         net (fo=2, routed)           0.366    11.391    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.971    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.085    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.199    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.313    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__3/O[3]
                         net (fo=4, routed)           0.982    13.608    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4__0[20]
    SLICE_X13Y107        LUT3 (Prop_lut3_I0_O)        0.306    13.914 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9/O
                         net (fo=23, routed)          0.785    14.699    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I2_O)        0.124    14.823 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1/O
                         net (fo=2, routed)           0.804    15.627    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.751    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.127 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.127    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.450 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5/O[1]
                         net (fo=3, routed)           0.463    16.913    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5_n_6
    SLICE_X18Y105        LUT3 (Prop_lut3_I0_O)        0.306    17.219 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2/O
                         net (fo=1, routed)           0.675    17.894    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.292 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.406    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.520    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.759 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7/O[2]
                         net (fo=17, routed)          1.049    19.808    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7_n_5
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.302    20.110 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2/O
                         net (fo=1, routed)           0.495    20.605    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.003    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.337 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1/O[1]
                         net (fo=3, routed)           0.619    21.956    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1_n_6
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.303    22.259 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4/O
                         net (fo=1, routed)           0.339    22.598    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.148 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.148    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.265    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.588 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3/O[1]
                         net (fo=3, routed)           0.497    24.084    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3_n_6
    SLICE_X12Y113        LUT4 (Prop_lut4_I0_O)        0.306    24.390 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2/O
                         net (fo=1, routed)           0.568    24.959    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.357 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5/CO[3]
                         net (fo=16, routed)          0.887    26.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5_n_0
    SLICE_X15Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.481 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_10__2/O
                         net (fo=3, routed)           0.447    26.929    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/p_1_in[0]
    SLICE_X15Y111        LUT4 (Prop_lut4_I3_O)        0.124    27.053 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2/O
                         net (fo=1, routed)           0.332    27.385    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.905 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.905    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.022 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.022    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.139 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.139    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.358 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__2/O[0]
                         net (fo=1, routed)           0.000    28.358    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__2_n_7
    SLICE_X14Y114        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.610    14.951    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X14Y114        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[12]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X14Y114        FDRE (Setup_fdre_C_D)        0.109    15.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -28.358    
  -------------------------------------------------------------------
                         slack                                -13.066    

Slack (VIOLATED) :        -13.053ns  (required time - arrival time)
  Source:                 ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.082ns  (logic 12.372ns (53.599%)  route 10.710ns (46.401%))
  Logic Levels:           33  (CARRY4=21 DSP48E1=1 LUT1=2 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.741     5.262    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clkb
    SLICE_X9Y101         FDRE                                         r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.718 f  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/Q
                         net (fo=1, routed)           0.161     5.879    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/doutb[11]
    SLICE_X8Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_i_1/O
                         net (fo=7, routed)           0.725     6.729    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/B[11]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656    10.385 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4/P[0]
                         net (fo=19, routed)          0.516    10.901    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_n_105
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.025 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1/O
                         net (fo=2, routed)           0.366    11.391    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.971    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.085    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.199    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.313    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__3/O[3]
                         net (fo=4, routed)           0.982    13.608    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4__0[20]
    SLICE_X13Y107        LUT3 (Prop_lut3_I0_O)        0.306    13.914 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9/O
                         net (fo=23, routed)          0.785    14.699    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I2_O)        0.124    14.823 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1/O
                         net (fo=2, routed)           0.804    15.627    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.751    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.127 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.127    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.450 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5/O[1]
                         net (fo=3, routed)           0.463    16.913    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5_n_6
    SLICE_X18Y105        LUT3 (Prop_lut3_I0_O)        0.306    17.219 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2/O
                         net (fo=1, routed)           0.675    17.894    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.292 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.406    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.520    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.759 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7/O[2]
                         net (fo=17, routed)          1.049    19.808    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7_n_5
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.302    20.110 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2/O
                         net (fo=1, routed)           0.495    20.605    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.003    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.337 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1/O[1]
                         net (fo=3, routed)           0.619    21.956    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1_n_6
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.303    22.259 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4/O
                         net (fo=1, routed)           0.339    22.598    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.148 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.148    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.265    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.588 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3/O[1]
                         net (fo=3, routed)           0.497    24.084    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3_n_6
    SLICE_X12Y113        LUT4 (Prop_lut4_I0_O)        0.306    24.390 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2/O
                         net (fo=1, routed)           0.568    24.959    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.357 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5/CO[3]
                         net (fo=16, routed)          0.887    26.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5_n_0
    SLICE_X15Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.481 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_10__2/O
                         net (fo=3, routed)           0.447    26.929    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/p_1_in[0]
    SLICE_X15Y111        LUT4 (Prop_lut4_I3_O)        0.124    27.053 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2/O
                         net (fo=1, routed)           0.332    27.385    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.905 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.905    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.022 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.022    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.345 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    28.345    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1_n_6
    SLICE_X14Y113        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.610    14.951    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X14Y113        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[9]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)        0.109    15.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -28.345    
  -------------------------------------------------------------------
                         slack                                -13.053    

Slack (VIOLATED) :        -13.045ns  (required time - arrival time)
  Source:                 ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.074ns  (logic 12.364ns (53.583%)  route 10.710ns (46.417%))
  Logic Levels:           33  (CARRY4=21 DSP48E1=1 LUT1=2 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.741     5.262    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clkb
    SLICE_X9Y101         FDRE                                         r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.718 f  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/Q
                         net (fo=1, routed)           0.161     5.879    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/doutb[11]
    SLICE_X8Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_i_1/O
                         net (fo=7, routed)           0.725     6.729    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/B[11]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656    10.385 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4/P[0]
                         net (fo=19, routed)          0.516    10.901    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_n_105
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.025 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1/O
                         net (fo=2, routed)           0.366    11.391    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.971    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.085    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.199    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.313    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__3/O[3]
                         net (fo=4, routed)           0.982    13.608    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4__0[20]
    SLICE_X13Y107        LUT3 (Prop_lut3_I0_O)        0.306    13.914 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9/O
                         net (fo=23, routed)          0.785    14.699    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I2_O)        0.124    14.823 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1/O
                         net (fo=2, routed)           0.804    15.627    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.751    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.127 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.127    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.450 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5/O[1]
                         net (fo=3, routed)           0.463    16.913    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5_n_6
    SLICE_X18Y105        LUT3 (Prop_lut3_I0_O)        0.306    17.219 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2/O
                         net (fo=1, routed)           0.675    17.894    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.292 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.406    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.520    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.759 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7/O[2]
                         net (fo=17, routed)          1.049    19.808    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7_n_5
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.302    20.110 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2/O
                         net (fo=1, routed)           0.495    20.605    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.003    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.337 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1/O[1]
                         net (fo=3, routed)           0.619    21.956    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1_n_6
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.303    22.259 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4/O
                         net (fo=1, routed)           0.339    22.598    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.148 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.148    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.265    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.588 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3/O[1]
                         net (fo=3, routed)           0.497    24.084    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3_n_6
    SLICE_X12Y113        LUT4 (Prop_lut4_I0_O)        0.306    24.390 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2/O
                         net (fo=1, routed)           0.568    24.959    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.357 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5/CO[3]
                         net (fo=16, routed)          0.887    26.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5_n_0
    SLICE_X15Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.481 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_10__2/O
                         net (fo=3, routed)           0.447    26.929    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/p_1_in[0]
    SLICE_X15Y111        LUT4 (Prop_lut4_I3_O)        0.124    27.053 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2/O
                         net (fo=1, routed)           0.332    27.385    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.905 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.905    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.022 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.022    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.337 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    28.337    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1_n_4
    SLICE_X14Y113        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.610    14.951    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X14Y113        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[11]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)        0.109    15.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -28.337    
  -------------------------------------------------------------------
                         slack                                -13.045    

Slack (VIOLATED) :        -12.969ns  (required time - arrival time)
  Source:                 ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.998ns  (logic 12.288ns (53.430%)  route 10.710ns (46.570%))
  Logic Levels:           33  (CARRY4=21 DSP48E1=1 LUT1=2 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.741     5.262    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clkb
    SLICE_X9Y101         FDRE                                         r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.718 f  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/Q
                         net (fo=1, routed)           0.161     5.879    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/doutb[11]
    SLICE_X8Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_i_1/O
                         net (fo=7, routed)           0.725     6.729    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/B[11]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656    10.385 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4/P[0]
                         net (fo=19, routed)          0.516    10.901    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_n_105
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.025 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1/O
                         net (fo=2, routed)           0.366    11.391    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.971    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.085    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.199    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.313    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__3/O[3]
                         net (fo=4, routed)           0.982    13.608    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4__0[20]
    SLICE_X13Y107        LUT3 (Prop_lut3_I0_O)        0.306    13.914 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9/O
                         net (fo=23, routed)          0.785    14.699    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I2_O)        0.124    14.823 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1/O
                         net (fo=2, routed)           0.804    15.627    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.751    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.127 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.127    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.450 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5/O[1]
                         net (fo=3, routed)           0.463    16.913    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5_n_6
    SLICE_X18Y105        LUT3 (Prop_lut3_I0_O)        0.306    17.219 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2/O
                         net (fo=1, routed)           0.675    17.894    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.292 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.406    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.520    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.759 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7/O[2]
                         net (fo=17, routed)          1.049    19.808    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7_n_5
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.302    20.110 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2/O
                         net (fo=1, routed)           0.495    20.605    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.003    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.337 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1/O[1]
                         net (fo=3, routed)           0.619    21.956    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1_n_6
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.303    22.259 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4/O
                         net (fo=1, routed)           0.339    22.598    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.148 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.148    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.265    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.588 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3/O[1]
                         net (fo=3, routed)           0.497    24.084    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3_n_6
    SLICE_X12Y113        LUT4 (Prop_lut4_I0_O)        0.306    24.390 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2/O
                         net (fo=1, routed)           0.568    24.959    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.357 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5/CO[3]
                         net (fo=16, routed)          0.887    26.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5_n_0
    SLICE_X15Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.481 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_10__2/O
                         net (fo=3, routed)           0.447    26.929    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/p_1_in[0]
    SLICE_X15Y111        LUT4 (Prop_lut4_I3_O)        0.124    27.053 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2/O
                         net (fo=1, routed)           0.332    27.385    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.905 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.905    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.022 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.022    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.261 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1/O[2]
                         net (fo=1, routed)           0.000    28.261    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1_n_5
    SLICE_X14Y113        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.610    14.951    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X14Y113        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[10]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)        0.109    15.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -28.261    
  -------------------------------------------------------------------
                         slack                                -12.969    

Slack (VIOLATED) :        -12.949ns  (required time - arrival time)
  Source:                 ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.978ns  (logic 12.268ns (53.389%)  route 10.710ns (46.611%))
  Logic Levels:           33  (CARRY4=21 DSP48E1=1 LUT1=2 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.741     5.262    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clkb
    SLICE_X9Y101         FDRE                                         r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.718 f  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/Q
                         net (fo=1, routed)           0.161     5.879    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/doutb[11]
    SLICE_X8Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_i_1/O
                         net (fo=7, routed)           0.725     6.729    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/B[11]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656    10.385 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4/P[0]
                         net (fo=19, routed)          0.516    10.901    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_n_105
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.025 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1/O
                         net (fo=2, routed)           0.366    11.391    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.971    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.085    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.199    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.313    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__3/O[3]
                         net (fo=4, routed)           0.982    13.608    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4__0[20]
    SLICE_X13Y107        LUT3 (Prop_lut3_I0_O)        0.306    13.914 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9/O
                         net (fo=23, routed)          0.785    14.699    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I2_O)        0.124    14.823 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1/O
                         net (fo=2, routed)           0.804    15.627    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.751    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.127 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.127    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.450 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5/O[1]
                         net (fo=3, routed)           0.463    16.913    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5_n_6
    SLICE_X18Y105        LUT3 (Prop_lut3_I0_O)        0.306    17.219 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2/O
                         net (fo=1, routed)           0.675    17.894    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.292 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.406    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.520    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.759 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7/O[2]
                         net (fo=17, routed)          1.049    19.808    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7_n_5
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.302    20.110 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2/O
                         net (fo=1, routed)           0.495    20.605    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.003    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.337 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1/O[1]
                         net (fo=3, routed)           0.619    21.956    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1_n_6
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.303    22.259 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4/O
                         net (fo=1, routed)           0.339    22.598    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.148 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.148    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.265    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.588 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3/O[1]
                         net (fo=3, routed)           0.497    24.084    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3_n_6
    SLICE_X12Y113        LUT4 (Prop_lut4_I0_O)        0.306    24.390 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2/O
                         net (fo=1, routed)           0.568    24.959    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.357 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5/CO[3]
                         net (fo=16, routed)          0.887    26.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5_n_0
    SLICE_X15Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.481 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_10__2/O
                         net (fo=3, routed)           0.447    26.929    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/p_1_in[0]
    SLICE_X15Y111        LUT4 (Prop_lut4_I3_O)        0.124    27.053 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2/O
                         net (fo=1, routed)           0.332    27.385    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.905 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.905    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.022 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.022    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.241 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1/O[0]
                         net (fo=1, routed)           0.000    28.241    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__1_n_7
    SLICE_X14Y113        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.610    14.951    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X14Y113        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[8]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)        0.109    15.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -28.241    
  -------------------------------------------------------------------
                         slack                                -12.949    

Slack (VIOLATED) :        -12.935ns  (required time - arrival time)
  Source:                 ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.965ns  (logic 12.255ns (53.363%)  route 10.710ns (46.637%))
  Logic Levels:           32  (CARRY4=20 DSP48E1=1 LUT1=2 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.741     5.262    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clkb
    SLICE_X9Y101         FDRE                                         r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.718 f  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/Q
                         net (fo=1, routed)           0.161     5.879    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/doutb[11]
    SLICE_X8Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_i_1/O
                         net (fo=7, routed)           0.725     6.729    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/B[11]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656    10.385 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4/P[0]
                         net (fo=19, routed)          0.516    10.901    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_n_105
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.025 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1/O
                         net (fo=2, routed)           0.366    11.391    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.971    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.085    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.199    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.313    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__3/O[3]
                         net (fo=4, routed)           0.982    13.608    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4__0[20]
    SLICE_X13Y107        LUT3 (Prop_lut3_I0_O)        0.306    13.914 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9/O
                         net (fo=23, routed)          0.785    14.699    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I2_O)        0.124    14.823 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1/O
                         net (fo=2, routed)           0.804    15.627    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.751    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.127 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.127    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.450 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5/O[1]
                         net (fo=3, routed)           0.463    16.913    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5_n_6
    SLICE_X18Y105        LUT3 (Prop_lut3_I0_O)        0.306    17.219 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2/O
                         net (fo=1, routed)           0.675    17.894    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.292 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.406    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.520    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.759 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7/O[2]
                         net (fo=17, routed)          1.049    19.808    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7_n_5
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.302    20.110 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2/O
                         net (fo=1, routed)           0.495    20.605    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.003    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.337 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1/O[1]
                         net (fo=3, routed)           0.619    21.956    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1_n_6
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.303    22.259 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4/O
                         net (fo=1, routed)           0.339    22.598    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.148 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.148    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.265    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.588 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3/O[1]
                         net (fo=3, routed)           0.497    24.084    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3_n_6
    SLICE_X12Y113        LUT4 (Prop_lut4_I0_O)        0.306    24.390 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2/O
                         net (fo=1, routed)           0.568    24.959    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.357 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5/CO[3]
                         net (fo=16, routed)          0.887    26.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5_n_0
    SLICE_X15Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.481 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_10__2/O
                         net (fo=3, routed)           0.447    26.929    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/p_1_in[0]
    SLICE_X15Y111        LUT4 (Prop_lut4_I3_O)        0.124    27.053 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2/O
                         net (fo=1, routed)           0.332    27.385    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.905 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.905    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.228 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    28.228    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0_n_6
    SLICE_X14Y112        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.611    14.952    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X14Y112        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[5]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X14Y112        FDRE (Setup_fdre_C_D)        0.109    15.293    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -28.228    
  -------------------------------------------------------------------
                         slack                                -12.935    

Slack (VIOLATED) :        -12.927ns  (required time - arrival time)
  Source:                 ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.957ns  (logic 12.247ns (53.346%)  route 10.710ns (46.654%))
  Logic Levels:           32  (CARRY4=20 DSP48E1=1 LUT1=2 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.741     5.262    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clkb
    SLICE_X9Y101         FDRE                                         r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.718 f  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]/Q
                         net (fo=1, routed)           0.161     5.879    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/doutb[11]
    SLICE_X8Y101         LUT1 (Prop_lut1_I0_O)        0.124     6.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_i_1/O
                         net (fo=7, routed)           0.725     6.729    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/B[11]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656    10.385 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4/P[0]
                         net (fo=19, routed)          0.516    10.901    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4_n_105
    SLICE_X11Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.025 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1/O
                         net (fo=2, routed)           0.366    11.391    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.971    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.085    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.199    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.313    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/_carry__3/O[3]
                         net (fo=4, routed)           0.982    13.608    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data4__0[20]
    SLICE_X13Y107        LUT3 (Prop_lut3_I0_O)        0.306    13.914 f  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9/O
                         net (fo=23, routed)          0.785    14.699    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_9_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I2_O)        0.124    14.823 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1/O
                         net (fo=2, routed)           0.804    15.627    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_1_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.751    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_i_5_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.127 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.127    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.450 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5/O[1]
                         net (fo=3, routed)           0.463    16.913    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__0_carry__5_n_6
    SLICE_X18Y105        LUT3 (Prop_lut3_I0_O)        0.306    17.219 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2/O
                         net (fo=1, routed)           0.675    17.894    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_i_2_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.292 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.292    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__4_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.406    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__5_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.520    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__6_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.759 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7/O[2]
                         net (fo=17, routed)          1.049    19.808    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__311_carry__7_n_5
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.302    20.110 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2/O
                         net (fo=1, routed)           0.495    20.605    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.003 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.003    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.337 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1/O[1]
                         net (fo=3, routed)           0.619    21.956    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__429_carry__1_n_6
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.303    22.259 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4/O
                         net (fo=1, routed)           0.339    22.598    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_i_4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.148 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.148    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.265    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__2_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.588 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3/O[1]
                         net (fo=3, routed)           0.497    24.084    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__503_carry__3_n_6
    SLICE_X12Y113        LUT4 (Prop_lut4_I0_O)        0.306    24.390 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2/O
                         net (fo=1, routed)           0.568    24.959    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.357 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__4_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5/CO[3]
                         net (fo=16, routed)          0.887    26.357    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data2__573_carry__5_n_0
    SLICE_X15Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.481 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_10__2/O
                         net (fo=3, routed)           0.447    26.929    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/p_1_in[0]
    SLICE_X15Y111        LUT4 (Prop_lut4_I3_O)        0.124    27.053 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2/O
                         net (fo=1, routed)           0.332    27.385    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_i_3__2_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.905 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.905    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.220 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0/O[3]
                         net (fo=1, routed)           0.000    28.220    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data0__0_carry__0_n_4
    SLICE_X14Y112        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.611    14.952    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X14Y112        FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[7]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X14Y112        FDRE (Setup_fdre_C_D)        0.109    15.293    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -28.220    
  -------------------------------------------------------------------
                         slack                                -12.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.212ns (38.741%)  route 0.335ns (61.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.562     1.445    ScopeDesign_i/VGA_Core2_0/U0/CLK
    SLICE_X30Y98         FDRE                                         r  ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[1]/Q
                         net (fo=10, routed)          0.335     1.944    ScopeDesign_i/VGA_Core2_0/U0/PIXEL[1]
    SLICE_X41Y101        LUT5 (Prop_lut5_I1_O)        0.048     1.992 r  ScopeDesign_i/VGA_Core2_0/U0/x_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.992    ScopeDesign_i/VGA_Core2_0/U0/x_counter_next[4]
    SLICE_X41Y101        FDRE                                         r  ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.917     2.045    ScopeDesign_i/VGA_Core2_0/U0/CLK
    SLICE_X41Y101        FDRE                                         r  ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[4]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.107     1.903    ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.371ns (63.401%)  route 0.214ns (36.599%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.594     1.477    ScopeDesign_i/MuxDisplay_0/U0/Clk_100MHz
    SLICE_X2Y99          FDRE                                         r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[7]/Q
                         net (fo=2, routed)           0.213     1.855    ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[7]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.009 r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.009    ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.062 r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.062    ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[8]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.951     2.079    ScopeDesign_i/MuxDisplay_0/U0/Clk_100MHz
    SLICE_X2Y100         FDRE                                         r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[8]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.403%)  route 0.335ns (61.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.562     1.445    ScopeDesign_i/VGA_Core2_0/U0/CLK
    SLICE_X30Y98         FDRE                                         r  ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[1]/Q
                         net (fo=10, routed)          0.335     1.944    ScopeDesign_i/VGA_Core2_0/U0/PIXEL[1]
    SLICE_X41Y101        LUT4 (Prop_lut4_I2_O)        0.045     1.989 r  ScopeDesign_i/VGA_Core2_0/U0/x_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.989    ScopeDesign_i/VGA_Core2_0/U0/x_counter_next[3]
    SLICE_X41Y101        FDRE                                         r  ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.917     2.045    ScopeDesign_i/VGA_Core2_0/U0/CLK
    SLICE_X41Y101        FDRE                                         r  ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[3]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.091     1.887    ScopeDesign_i/VGA_Core2_0/U0/x_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.384ns (64.196%)  route 0.214ns (35.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.594     1.477    ScopeDesign_i/MuxDisplay_0/U0/Clk_100MHz
    SLICE_X2Y99          FDRE                                         r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[7]/Q
                         net (fo=2, routed)           0.213     1.855    ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[7]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.009 r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.009    ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.075 r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.075    ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[8]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.951     2.079    ScopeDesign_i/MuxDisplay_0/U0/Clk_100MHz
    SLICE_X2Y100         FDRE                                         r  ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[10]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.288%)  route 0.464ns (76.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.561     1.444    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X40Y96         FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[10]/Q
                         net (fo=2, routed)           0.464     2.050    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB18_X0Y38         RAMB18E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.876     2.004    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.249     1.755    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.938    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.862%)  route 0.476ns (77.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.561     1.444    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X40Y96         FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[8]/Q
                         net (fo=2, routed)           0.476     2.061    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y38         RAMB18E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.876     2.004    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.249     1.755    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.938    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.651%)  route 0.481ns (77.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.561     1.444    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X40Y96         FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[11]/Q
                         net (fo=2, routed)           0.481     2.067    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB18_X0Y38         RAMB18E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.876     2.004    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.249     1.755    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.938    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.818%)  route 0.570ns (80.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.561     1.444    ScopeDesign_i/OffsetGain_ZoomPan_0/U0/clk
    SLICE_X40Y96         FDRE                                         r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[10]/Q
                         net (fo=2, routed)           0.570     2.156    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y20         RAMB36E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.965     2.092    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.249     1.843    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.026    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ScopeDesign_i/ADC_interface_0/U0/AD1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.118%)  route 0.317ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.592     1.475    ScopeDesign_i/ADC_interface_0/U0/Clk
    SLICE_X6Y97          FDRE                                         r  ScopeDesign_i/ADC_interface_0/U0/AD1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  ScopeDesign_i/ADC_interface_0/U0/AD1_reg[2]/Q
                         net (fo=1, routed)           0.317     1.956    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y38         RAMB18E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.877     2.005    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.823    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ScopeDesign_i/ADC_interface_0/U0/AD1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.034%)  route 0.318ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.592     1.475    ScopeDesign_i/ADC_interface_0/U0/Clk
    SLICE_X6Y97          FDRE                                         r  ScopeDesign_i/ADC_interface_0/U0/AD1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  ScopeDesign_i/ADC_interface_0/U0/AD1_reg[3]/Q
                         net (fo=1, routed)           0.318     1.957    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y38         RAMB18E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.877     2.005    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.823    ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38   ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38   ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20   ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20   ScopeDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y97    ScopeDesign_i/ADC_interface_0/U0/AD1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y97    ScopeDesign_i/ADC_interface_0/U0/AD1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y97    ScopeDesign_i/ADC_interface_0/U0/AD1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y97    ScopeDesign_i/ADC_interface_0/U0/AD1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y97    ScopeDesign_i/ADC_interface_0/U0/AD1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y90    ScopeDesign_i/RotaryModule_0/U0/Ax_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y100   ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y100   ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101   ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101   ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101   ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101   ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y102   ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y100   ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y100   ScopeDesign_i/MuxDisplay_0/U0/Scale100000_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y97    ScopeDesign_i/ADC_interface_0/U0/AD1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y97    ScopeDesign_i/ADC_interface_0/U0/AD1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y97    ScopeDesign_i/ADC_interface_0/U0/AD1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y97    ScopeDesign_i/ADC_interface_0/U0/AD1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y97    ScopeDesign_i/ADC_interface_0/U0/AD1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y94   ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y96   ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y96   ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y94   ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y94   ScopeDesign_i/OffsetGain_ZoomPan_0/U0/addrb_reg[2]/C



