{"index": 307, "svad": "This property verifies that the signal rHSIZE is assigned to 0 exactly one clock cycle after the reset signal HRESETn is deasserted. The assertion triggers at every positive edge of the clock HCLK. When the reset signal HRESETn is deasserted (i.e., becomes 0), the property requires that on the next clock cycle, rHSIZE must be 0. The assertion is disabled when HRESETn is asserted (i.e., equal to 1).", "reference_sva": "property p_rHSIZE_assignment;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        (HRESETn == 0) |-> ##1 (rHSIZE == 0);\nendproperty\nassert_p_rHSIZE_assignment: assert property (p_rHSIZE_assignment) else $error(\"Assertion failed: rHSIZE is not assigned to 0 one cycle after HRESETn is deasserted\");", "generated_sva": "property p_rHSIZE_reset_check;\n  @(posedge HCLK) disable iff (HRESETn)\n  $fell(HRESETn) |=> (rHSIZE == 0);\nendproperty\n\nassert property (p_rHSIZE_reset_check);", "relationship": "reference_implies_generated", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_rHSIZE_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `rHSIZE`\n\n* **Clocks & Resets:**\n    * Primary Clock: `HCLK` (posedge)\n    * Reset Signal: `HRESETn` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(HRESETn == 0)`\n    * Response condition: `##1 (rHSIZE == 0)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(HRESETn == 0)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 (rHSIZE == 0)`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (HRESETn == 1)`\n    * Property is disabled when reset `HRESETn` is active high\n\n* **Assertion Structure:**\n    * `@(posedge HCLK) (HRESETn == 0) |-> ##1 (rHSIZE == 0)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_rHSIZE_assignment;\n    @(posedge HCLK) disable iff (HRESETn == 1)\n        (HRESETn == 0) |-> ##1 (rHSIZE == 0);\nendproperty\nassert_p_rHSIZE_assignment: assert property (p_rHSIZE_assignment) else $error(\"Assertion failed: rHSIZE is not assigned to 0 one cycle after HRESETn is deasserted\");\n```\n\n**Summary:**\nProperty `p_rHSIZE_assignment` uses overlapping implication synchronized to `HCLK`.", "error_message": null, "generation_time": 33.20277237892151, "verification_time": 0.0263211727142334, "from_cache": false}