
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lkbib_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401660 <.init>:
  401660:	stp	x29, x30, [sp, #-16]!
  401664:	mov	x29, sp
  401668:	bl	401ae0 <sqrt@plt+0x60>
  40166c:	ldp	x29, x30, [sp], #16
  401670:	ret

Disassembly of section .plt:

0000000000401680 <_Znam@plt-0x20>:
  401680:	stp	x16, x30, [sp, #-16]!
  401684:	adrp	x16, 41b000 <_ZdlPvm@@Base+0x11728>
  401688:	ldr	x17, [x16, #4088]
  40168c:	add	x16, x16, #0xff8
  401690:	br	x17
  401694:	nop
  401698:	nop
  40169c:	nop

00000000004016a0 <_Znam@plt>:
  4016a0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16]
  4016a8:	add	x16, x16, #0x0
  4016ac:	br	x17

00000000004016b0 <__fxstat@plt>:
  4016b0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #8]
  4016b8:	add	x16, x16, #0x8
  4016bc:	br	x17

00000000004016c0 <fputs@plt>:
  4016c0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #16]
  4016c8:	add	x16, x16, #0x10
  4016cc:	br	x17

00000000004016d0 <memcpy@plt>:
  4016d0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #24]
  4016d8:	add	x16, x16, #0x18
  4016dc:	br	x17

00000000004016e0 <fread@plt>:
  4016e0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #32]
  4016e8:	add	x16, x16, #0x20
  4016ec:	br	x17

00000000004016f0 <tolower@plt>:
  4016f0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #40]
  4016f8:	add	x16, x16, #0x28
  4016fc:	br	x17

0000000000401700 <isalnum@plt>:
  401700:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #48]
  401708:	add	x16, x16, #0x30
  40170c:	br	x17

0000000000401710 <strlen@plt>:
  401710:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #56]
  401718:	add	x16, x16, #0x38
  40171c:	br	x17

0000000000401720 <fprintf@plt>:
  401720:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #64]
  401728:	add	x16, x16, #0x40
  40172c:	br	x17

0000000000401730 <fileno@plt>:
  401730:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #72]
  401738:	add	x16, x16, #0x48
  40173c:	br	x17

0000000000401740 <putc@plt>:
  401740:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #80]
  401748:	add	x16, x16, #0x50
  40174c:	br	x17

0000000000401750 <open@plt>:
  401750:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #88]
  401758:	add	x16, x16, #0x58
  40175c:	br	x17

0000000000401760 <islower@plt>:
  401760:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #96]
  401768:	add	x16, x16, #0x60
  40176c:	br	x17

0000000000401770 <fclose@plt>:
  401770:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #104]
  401778:	add	x16, x16, #0x68
  40177c:	br	x17

0000000000401780 <isspace@plt>:
  401780:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #112]
  401788:	add	x16, x16, #0x70
  40178c:	br	x17

0000000000401790 <memcmp@plt>:
  401790:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #120]
  401798:	add	x16, x16, #0x78
  40179c:	br	x17

00000000004017a0 <strtol@plt>:
  4017a0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #128]
  4017a8:	add	x16, x16, #0x80
  4017ac:	br	x17

00000000004017b0 <free@plt>:
  4017b0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #136]
  4017b8:	add	x16, x16, #0x88
  4017bc:	br	x17

00000000004017c0 <strchr@plt>:
  4017c0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #144]
  4017c8:	add	x16, x16, #0x90
  4017cc:	br	x17

00000000004017d0 <_exit@plt>:
  4017d0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #152]
  4017d8:	add	x16, x16, #0x98
  4017dc:	br	x17

00000000004017e0 <read@plt>:
  4017e0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #160]
  4017e8:	add	x16, x16, #0xa0
  4017ec:	br	x17

00000000004017f0 <strerror@plt>:
  4017f0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #168]
  4017f8:	add	x16, x16, #0xa8
  4017fc:	br	x17

0000000000401800 <strcpy@plt>:
  401800:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #176]
  401808:	add	x16, x16, #0xb0
  40180c:	br	x17

0000000000401810 <isxdigit@plt>:
  401810:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #184]
  401818:	add	x16, x16, #0xb8
  40181c:	br	x17

0000000000401820 <putchar@plt>:
  401820:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #192]
  401828:	add	x16, x16, #0xc0
  40182c:	br	x17

0000000000401830 <__libc_start_main@plt>:
  401830:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #200]
  401838:	add	x16, x16, #0xc8
  40183c:	br	x17

0000000000401840 <memchr@plt>:
  401840:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #208]
  401848:	add	x16, x16, #0xd0
  40184c:	br	x17

0000000000401850 <isgraph@plt>:
  401850:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #216]
  401858:	add	x16, x16, #0xd8
  40185c:	br	x17

0000000000401860 <getc@plt>:
  401860:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #224]
  401868:	add	x16, x16, #0xe0
  40186c:	br	x17

0000000000401870 <mmap@plt>:
  401870:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #232]
  401878:	add	x16, x16, #0xe8
  40187c:	br	x17

0000000000401880 <strncmp@plt>:
  401880:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #240]
  401888:	add	x16, x16, #0xf0
  40188c:	br	x17

0000000000401890 <isprint@plt>:
  401890:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #248]
  401898:	add	x16, x16, #0xf8
  40189c:	br	x17

00000000004018a0 <isupper@plt>:
  4018a0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #256]
  4018a8:	add	x16, x16, #0x100
  4018ac:	br	x17

00000000004018b0 <fputc@plt>:
  4018b0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #264]
  4018b8:	add	x16, x16, #0x108
  4018bc:	br	x17

00000000004018c0 <munmap@plt>:
  4018c0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #272]
  4018c8:	add	x16, x16, #0x110
  4018cc:	br	x17

00000000004018d0 <fflush@plt>:
  4018d0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #280]
  4018d8:	add	x16, x16, #0x118
  4018dc:	br	x17

00000000004018e0 <isalpha@plt>:
  4018e0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #288]
  4018e8:	add	x16, x16, #0x120
  4018ec:	br	x17

00000000004018f0 <_ZdaPv@plt>:
  4018f0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #296]
  4018f8:	add	x16, x16, #0x128
  4018fc:	br	x17

0000000000401900 <__errno_location@plt>:
  401900:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #304]
  401908:	add	x16, x16, #0x130
  40190c:	br	x17

0000000000401910 <fopen@plt>:
  401910:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #312]
  401918:	add	x16, x16, #0x138
  40191c:	br	x17

0000000000401920 <__cxa_throw_bad_array_new_length@plt>:
  401920:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #320]
  401928:	add	x16, x16, #0x140
  40192c:	br	x17

0000000000401930 <close@plt>:
  401930:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #328]
  401938:	add	x16, x16, #0x148
  40193c:	br	x17

0000000000401940 <strcmp@plt>:
  401940:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #336]
  401948:	add	x16, x16, #0x150
  40194c:	br	x17

0000000000401950 <toupper@plt>:
  401950:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #344]
  401958:	add	x16, x16, #0x158
  40195c:	br	x17

0000000000401960 <__xstat@plt>:
  401960:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #352]
  401968:	add	x16, x16, #0x160
  40196c:	br	x17

0000000000401970 <write@plt>:
  401970:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #360]
  401978:	add	x16, x16, #0x168
  40197c:	br	x17

0000000000401980 <malloc@plt>:
  401980:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #368]
  401988:	add	x16, x16, #0x170
  40198c:	br	x17

0000000000401990 <ispunct@plt>:
  401990:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #376]
  401998:	add	x16, x16, #0x178
  40199c:	br	x17

00000000004019a0 <iscntrl@plt>:
  4019a0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #384]
  4019a8:	add	x16, x16, #0x180
  4019ac:	br	x17

00000000004019b0 <abort@plt>:
  4019b0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #392]
  4019b8:	add	x16, x16, #0x188
  4019bc:	br	x17

00000000004019c0 <getenv@plt>:
  4019c0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #400]
  4019c8:	add	x16, x16, #0x190
  4019cc:	br	x17

00000000004019d0 <__gxx_personality_v0@plt>:
  4019d0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #408]
  4019d8:	add	x16, x16, #0x198
  4019dc:	br	x17

00000000004019e0 <exit@plt>:
  4019e0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #416]
  4019e8:	add	x16, x16, #0x1a0
  4019ec:	br	x17

00000000004019f0 <fwrite@plt>:
  4019f0:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #424]
  4019f8:	add	x16, x16, #0x1a8
  4019fc:	br	x17

0000000000401a00 <_Unwind_Resume@plt>:
  401a00:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #432]
  401a08:	add	x16, x16, #0x1b0
  401a0c:	br	x17

0000000000401a10 <fdopen@plt>:
  401a10:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #440]
  401a18:	add	x16, x16, #0x1b8
  401a1c:	br	x17

0000000000401a20 <__gmon_start__@plt>:
  401a20:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #448]
  401a28:	add	x16, x16, #0x1c0
  401a2c:	br	x17

0000000000401a30 <__cxa_pure_virtual@plt>:
  401a30:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #456]
  401a38:	add	x16, x16, #0x1c8
  401a3c:	br	x17

0000000000401a40 <setbuf@plt>:
  401a40:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #464]
  401a48:	add	x16, x16, #0x1d0
  401a4c:	br	x17

0000000000401a50 <strcat@plt>:
  401a50:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #472]
  401a58:	add	x16, x16, #0x1d8
  401a5c:	br	x17

0000000000401a60 <fseek@plt>:
  401a60:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #480]
  401a68:	add	x16, x16, #0x1e0
  401a6c:	br	x17

0000000000401a70 <printf@plt>:
  401a70:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #488]
  401a78:	add	x16, x16, #0x1e8
  401a7c:	br	x17

0000000000401a80 <sqrt@plt>:
  401a80:	adrp	x16, 41c000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #496]
  401a88:	add	x16, x16, #0x1f0
  401a8c:	br	x17

Disassembly of section .text:

0000000000401a90 <_Znwm@@Base-0x7d8c>:
  401a90:	mov	x29, #0x0                   	// #0
  401a94:	mov	x30, #0x0                   	// #0
  401a98:	mov	x5, x0
  401a9c:	ldr	x1, [sp]
  401aa0:	add	x2, sp, #0x8
  401aa4:	mov	x6, sp
  401aa8:	movz	x0, #0x0, lsl #48
  401aac:	movk	x0, #0x0, lsl #32
  401ab0:	movk	x0, #0x40, lsl #16
  401ab4:	movk	x0, #0x1c90
  401ab8:	movz	x3, #0x0, lsl #48
  401abc:	movk	x3, #0x0, lsl #32
  401ac0:	movk	x3, #0x40, lsl #16
  401ac4:	movk	x3, #0x9a88
  401ac8:	movz	x4, #0x0, lsl #48
  401acc:	movk	x4, #0x0, lsl #32
  401ad0:	movk	x4, #0x40, lsl #16
  401ad4:	movk	x4, #0x9b08
  401ad8:	bl	401830 <__libc_start_main@plt>
  401adc:	bl	4019b0 <abort@plt>
  401ae0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x11728>
  401ae4:	ldr	x0, [x0, #4064]
  401ae8:	cbz	x0, 401af0 <sqrt@plt+0x70>
  401aec:	b	401a20 <__gmon_start__@plt>
  401af0:	ret
  401af4:	stp	x29, x30, [sp, #-32]!
  401af8:	mov	x29, sp
  401afc:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401b00:	add	x0, x0, #0x250
  401b04:	str	x0, [sp, #24]
  401b08:	ldr	x0, [sp, #24]
  401b0c:	str	x0, [sp, #24]
  401b10:	ldr	x1, [sp, #24]
  401b14:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401b18:	add	x0, x0, #0x250
  401b1c:	cmp	x1, x0
  401b20:	b.eq	401b5c <sqrt@plt+0xdc>  // b.none
  401b24:	adrp	x0, 409000 <sqrt@plt+0x7580>
  401b28:	add	x0, x0, #0xb48
  401b2c:	ldr	x0, [x0]
  401b30:	str	x0, [sp, #16]
  401b34:	ldr	x0, [sp, #16]
  401b38:	str	x0, [sp, #16]
  401b3c:	ldr	x0, [sp, #16]
  401b40:	cmp	x0, #0x0
  401b44:	b.eq	401b60 <sqrt@plt+0xe0>  // b.none
  401b48:	ldr	x1, [sp, #16]
  401b4c:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401b50:	add	x0, x0, #0x250
  401b54:	blr	x1
  401b58:	b	401b60 <sqrt@plt+0xe0>
  401b5c:	nop
  401b60:	ldp	x29, x30, [sp], #32
  401b64:	ret
  401b68:	stp	x29, x30, [sp, #-48]!
  401b6c:	mov	x29, sp
  401b70:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401b74:	add	x0, x0, #0x250
  401b78:	str	x0, [sp, #40]
  401b7c:	ldr	x0, [sp, #40]
  401b80:	str	x0, [sp, #40]
  401b84:	ldr	x1, [sp, #40]
  401b88:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401b8c:	add	x0, x0, #0x250
  401b90:	sub	x0, x1, x0
  401b94:	asr	x0, x0, #3
  401b98:	lsr	x1, x0, #63
  401b9c:	add	x0, x1, x0
  401ba0:	asr	x0, x0, #1
  401ba4:	str	x0, [sp, #32]
  401ba8:	ldr	x0, [sp, #32]
  401bac:	cmp	x0, #0x0
  401bb0:	b.eq	401bf0 <sqrt@plt+0x170>  // b.none
  401bb4:	adrp	x0, 409000 <sqrt@plt+0x7580>
  401bb8:	add	x0, x0, #0xb50
  401bbc:	ldr	x0, [x0]
  401bc0:	str	x0, [sp, #24]
  401bc4:	ldr	x0, [sp, #24]
  401bc8:	str	x0, [sp, #24]
  401bcc:	ldr	x0, [sp, #24]
  401bd0:	cmp	x0, #0x0
  401bd4:	b.eq	401bf4 <sqrt@plt+0x174>  // b.none
  401bd8:	ldr	x2, [sp, #24]
  401bdc:	ldr	x1, [sp, #32]
  401be0:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401be4:	add	x0, x0, #0x250
  401be8:	blr	x2
  401bec:	b	401bf4 <sqrt@plt+0x174>
  401bf0:	nop
  401bf4:	ldp	x29, x30, [sp], #48
  401bf8:	ret
  401bfc:	stp	x29, x30, [sp, #-16]!
  401c00:	mov	x29, sp
  401c04:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401c08:	add	x0, x0, #0x260
  401c0c:	ldrb	w0, [x0]
  401c10:	and	x0, x0, #0xff
  401c14:	cmp	x0, #0x0
  401c18:	b.ne	401c34 <sqrt@plt+0x1b4>  // b.any
  401c1c:	bl	401af4 <sqrt@plt+0x74>
  401c20:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401c24:	add	x0, x0, #0x260
  401c28:	mov	w1, #0x1                   	// #1
  401c2c:	strb	w1, [x0]
  401c30:	b	401c38 <sqrt@plt+0x1b8>
  401c34:	nop
  401c38:	ldp	x29, x30, [sp], #16
  401c3c:	ret
  401c40:	stp	x29, x30, [sp, #-16]!
  401c44:	mov	x29, sp
  401c48:	bl	401b68 <sqrt@plt+0xe8>
  401c4c:	nop
  401c50:	ldp	x29, x30, [sp], #16
  401c54:	ret
  401c58:	stp	x29, x30, [sp, #-32]!
  401c5c:	mov	x29, sp
  401c60:	str	x0, [sp, #24]
  401c64:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401c68:	add	x0, x0, #0x448
  401c6c:	ldr	x0, [x0]
  401c70:	mov	x2, x0
  401c74:	adrp	x0, 409000 <sqrt@plt+0x7580>
  401c78:	add	x1, x0, #0xb60
  401c7c:	ldr	x0, [sp, #24]
  401c80:	bl	401720 <fprintf@plt>
  401c84:	nop
  401c88:	ldp	x29, x30, [sp], #32
  401c8c:	ret
  401c90:	stp	x29, x30, [sp, #-240]!
  401c94:	mov	x29, sp
  401c98:	str	x19, [sp, #16]
  401c9c:	str	w0, [sp, #44]
  401ca0:	str	x1, [sp, #32]
  401ca4:	ldr	x0, [sp, #32]
  401ca8:	ldr	x1, [x0]
  401cac:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401cb0:	add	x0, x0, #0x448
  401cb4:	str	x1, [x0]
  401cb8:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401cbc:	add	x0, x0, #0x258
  401cc0:	ldr	x2, [x0]
  401cc4:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401cc8:	add	x1, x0, #0x268
  401ccc:	mov	x0, x2
  401cd0:	bl	401a40 <setbuf@plt>
  401cd4:	mov	w0, #0x1                   	// #1
  401cd8:	str	w0, [sp, #236]
  401cdc:	add	x0, sp, #0x88
  401ce0:	bl	406534 <sqrt@plt+0x4ab4>
  401ce4:	mov	x4, #0x0                   	// #0
  401ce8:	adrp	x0, 409000 <sqrt@plt+0x7580>
  401cec:	add	x3, x0, #0xba8
  401cf0:	adrp	x0, 409000 <sqrt@plt+0x7580>
  401cf4:	add	x2, x0, #0xc08
  401cf8:	ldr	x1, [sp, #32]
  401cfc:	ldr	w0, [sp, #44]
  401d00:	bl	4094e0 <sqrt@plt+0x7a60>
  401d04:	str	w0, [sp, #200]
  401d08:	ldr	w0, [sp, #200]
  401d0c:	cmn	w0, #0x1
  401d10:	cset	w0, ne  // ne = any
  401d14:	and	w0, w0, #0xff
  401d18:	cmp	w0, #0x0
  401d1c:	b.eq	401f2c <sqrt@plt+0x4ac>  // b.none
  401d20:	ldr	w0, [sp, #200]
  401d24:	cmp	w0, #0x100
  401d28:	b.eq	401ee4 <sqrt@plt+0x464>  // b.none
  401d2c:	ldr	w0, [sp, #200]
  401d30:	cmp	w0, #0x100
  401d34:	b.gt	401f14 <sqrt@plt+0x494>
  401d38:	ldr	w0, [sp, #200]
  401d3c:	cmp	w0, #0x76
  401d40:	b.eq	401ea4 <sqrt@plt+0x424>  // b.none
  401d44:	ldr	w0, [sp, #200]
  401d48:	cmp	w0, #0x76
  401d4c:	b.gt	401f14 <sqrt@plt+0x494>
  401d50:	ldr	w0, [sp, #200]
  401d54:	cmp	w0, #0x74
  401d58:	b.eq	401e00 <sqrt@plt+0x380>  // b.none
  401d5c:	ldr	w0, [sp, #200]
  401d60:	cmp	w0, #0x74
  401d64:	b.gt	401f14 <sqrt@plt+0x494>
  401d68:	ldr	w0, [sp, #200]
  401d6c:	cmp	w0, #0x70
  401d70:	b.eq	401ec8 <sqrt@plt+0x448>  // b.none
  401d74:	ldr	w0, [sp, #200]
  401d78:	cmp	w0, #0x70
  401d7c:	b.gt	401f14 <sqrt@plt+0x494>
  401d80:	ldr	w0, [sp, #200]
  401d84:	cmp	w0, #0x6e
  401d88:	b.eq	401ddc <sqrt@plt+0x35c>  // b.none
  401d8c:	ldr	w0, [sp, #200]
  401d90:	cmp	w0, #0x6e
  401d94:	b.gt	401f14 <sqrt@plt+0x494>
  401d98:	ldr	w0, [sp, #200]
  401d9c:	cmp	w0, #0x69
  401da0:	b.eq	401de4 <sqrt@plt+0x364>  // b.none
  401da4:	ldr	w0, [sp, #200]
  401da8:	cmp	w0, #0x69
  401dac:	b.gt	401f14 <sqrt@plt+0x494>
  401db0:	ldr	w0, [sp, #200]
  401db4:	cmp	w0, #0x3f
  401db8:	b.eq	401efc <sqrt@plt+0x47c>  // b.none
  401dbc:	ldr	w0, [sp, #200]
  401dc0:	cmp	w0, #0x56
  401dc4:	b.ne	401f14 <sqrt@plt+0x494>  // b.any
  401dc8:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  401dcc:	add	x0, x0, #0x268
  401dd0:	mov	w1, #0x1                   	// #1
  401dd4:	str	w1, [x0]
  401dd8:	b	401f28 <sqrt@plt+0x4a8>
  401ddc:	str	wzr, [sp, #236]
  401de0:	b	401f28 <sqrt@plt+0x4a8>
  401de4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401de8:	add	x0, x0, #0x450
  401dec:	ldr	x1, [x0]
  401df0:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401df4:	add	x0, x0, #0x220
  401df8:	str	x1, [x0]
  401dfc:	b	401f28 <sqrt@plt+0x4a8>
  401e00:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401e04:	add	x0, x0, #0x450
  401e08:	ldr	x0, [x0]
  401e0c:	add	x1, sp, #0x40
  401e10:	mov	w2, #0xa                   	// #10
  401e14:	bl	4017a0 <strtol@plt>
  401e18:	str	x0, [sp, #224]
  401e1c:	ldr	x0, [sp, #224]
  401e20:	cmp	x0, #0x0
  401e24:	b.ne	401e78 <sqrt@plt+0x3f8>  // b.any
  401e28:	ldr	x1, [sp, #64]
  401e2c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401e30:	add	x0, x0, #0x450
  401e34:	ldr	x0, [x0]
  401e38:	cmp	x1, x0
  401e3c:	b.ne	401e78 <sqrt@plt+0x3f8>  // b.any
  401e40:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401e44:	add	x0, x0, #0x450
  401e48:	ldr	x1, [x0]
  401e4c:	add	x0, sp, #0x98
  401e50:	bl	407448 <sqrt@plt+0x59c8>
  401e54:	add	x1, sp, #0x98
  401e58:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401e5c:	add	x3, x0, #0x3b8
  401e60:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401e64:	add	x2, x0, #0x3b8
  401e68:	adrp	x0, 409000 <sqrt@plt+0x7580>
  401e6c:	add	x0, x0, #0xc18
  401e70:	bl	407bd8 <sqrt@plt+0x6158>
  401e74:	b	401f28 <sqrt@plt+0x4a8>
  401e78:	ldr	x0, [sp, #224]
  401e7c:	cmp	x0, #0x0
  401e80:	b.gt	401e8c <sqrt@plt+0x40c>
  401e84:	mov	x0, #0x1                   	// #1
  401e88:	str	x0, [sp, #224]
  401e8c:	ldr	x0, [sp, #224]
  401e90:	mov	w1, w0
  401e94:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401e98:	add	x0, x0, #0x218
  401e9c:	str	w1, [x0]
  401ea0:	b	401f28 <sqrt@plt+0x4a8>
  401ea4:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401ea8:	add	x0, x0, #0x248
  401eac:	ldr	x0, [x0]
  401eb0:	mov	x1, x0
  401eb4:	adrp	x0, 409000 <sqrt@plt+0x7580>
  401eb8:	add	x0, x0, #0xc38
  401ebc:	bl	401a70 <printf@plt>
  401ec0:	mov	w0, #0x0                   	// #0
  401ec4:	bl	4019e0 <exit@plt>
  401ec8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401ecc:	add	x0, x0, #0x450
  401ed0:	ldr	x1, [x0]
  401ed4:	add	x0, sp, #0x88
  401ed8:	mov	w2, #0x0                   	// #0
  401edc:	bl	4065f8 <sqrt@plt+0x4b78>
  401ee0:	b	401f28 <sqrt@plt+0x4a8>
  401ee4:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401ee8:	add	x0, x0, #0x250
  401eec:	ldr	x0, [x0]
  401ef0:	bl	401c58 <sqrt@plt+0x1d8>
  401ef4:	mov	w0, #0x0                   	// #0
  401ef8:	bl	4019e0 <exit@plt>
  401efc:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401f00:	add	x0, x0, #0x258
  401f04:	ldr	x0, [x0]
  401f08:	bl	401c58 <sqrt@plt+0x1d8>
  401f0c:	mov	w0, #0x1                   	// #1
  401f10:	bl	4019e0 <exit@plt>
  401f14:	adrp	x0, 409000 <sqrt@plt+0x7580>
  401f18:	add	x2, x0, #0xc58
  401f1c:	mov	w1, #0x61                  	// #97
  401f20:	mov	w0, #0x0                   	// #0
  401f24:	bl	402268 <sqrt@plt+0x7e8>
  401f28:	b	401ce4 <sqrt@plt+0x264>
  401f2c:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401f30:	add	x0, x0, #0x228
  401f34:	ldr	w0, [x0]
  401f38:	ldr	w1, [sp, #44]
  401f3c:	cmp	w1, w0
  401f40:	b.gt	401f5c <sqrt@plt+0x4dc>
  401f44:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401f48:	add	x0, x0, #0x258
  401f4c:	ldr	x0, [x0]
  401f50:	bl	401c58 <sqrt@plt+0x1d8>
  401f54:	mov	w0, #0x1                   	// #1
  401f58:	bl	4019e0 <exit@plt>
  401f5c:	adrp	x0, 409000 <sqrt@plt+0x7580>
  401f60:	add	x0, x0, #0xc78
  401f64:	bl	4019c0 <getenv@plt>
  401f68:	str	x0, [sp, #192]
  401f6c:	ldr	x0, [sp, #192]
  401f70:	cmp	x0, #0x0
  401f74:	b.eq	401f8c <sqrt@plt+0x50c>  // b.none
  401f78:	add	x0, sp, #0x88
  401f7c:	mov	w2, #0x0                   	// #0
  401f80:	ldr	x1, [sp, #192]
  401f84:	bl	4065f8 <sqrt@plt+0x4b78>
  401f88:	b	401fb0 <sqrt@plt+0x530>
  401f8c:	ldr	w0, [sp, #236]
  401f90:	cmp	w0, #0x0
  401f94:	b.eq	401fb0 <sqrt@plt+0x530>  // b.none
  401f98:	add	x3, sp, #0x88
  401f9c:	mov	w2, #0x1                   	// #1
  401fa0:	adrp	x0, 409000 <sqrt@plt+0x7580>
  401fa4:	add	x1, x0, #0xc80
  401fa8:	mov	x0, x3
  401fac:	bl	4065f8 <sqrt@plt+0x4b78>
  401fb0:	add	x0, sp, #0x88
  401fb4:	bl	40672c <sqrt@plt+0x4cac>
  401fb8:	cmp	w0, #0x0
  401fbc:	cset	w0, eq  // eq = none
  401fc0:	and	w0, w0, #0xff
  401fc4:	cmp	w0, #0x0
  401fc8:	b.eq	401ff0 <sqrt@plt+0x570>  // b.none
  401fcc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401fd0:	add	x3, x0, #0x3b8
  401fd4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401fd8:	add	x2, x0, #0x3b8
  401fdc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  401fe0:	add	x1, x0, #0x3b8
  401fe4:	adrp	x0, 409000 <sqrt@plt+0x7580>
  401fe8:	add	x0, x0, #0xc98
  401fec:	bl	407c50 <sqrt@plt+0x61d0>
  401ff0:	str	wzr, [sp, #220]
  401ff4:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  401ff8:	add	x0, x0, #0x228
  401ffc:	ldr	w0, [x0]
  402000:	str	w0, [sp, #216]
  402004:	ldr	w1, [sp, #216]
  402008:	ldr	w0, [sp, #44]
  40200c:	cmp	w1, w0
  402010:	b.ge	40204c <sqrt@plt+0x5cc>  // b.tcont
  402014:	ldrsw	x0, [sp, #216]
  402018:	lsl	x0, x0, #3
  40201c:	ldr	x1, [sp, #32]
  402020:	add	x0, x1, x0
  402024:	ldr	x0, [x0]
  402028:	bl	401710 <strlen@plt>
  40202c:	mov	w1, w0
  402030:	ldr	w0, [sp, #220]
  402034:	add	w0, w1, w0
  402038:	str	w0, [sp, #220]
  40203c:	ldr	w0, [sp, #216]
  402040:	add	w0, w0, #0x1
  402044:	str	w0, [sp, #216]
  402048:	b	402004 <sqrt@plt+0x584>
  40204c:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  402050:	add	x0, x0, #0x228
  402054:	ldr	w0, [x0]
  402058:	ldr	w1, [sp, #44]
  40205c:	sub	w0, w1, w0
  402060:	ldr	w1, [sp, #220]
  402064:	add	w0, w1, w0
  402068:	str	w0, [sp, #220]
  40206c:	ldrsw	x0, [sp, #220]
  402070:	bl	4016a0 <_Znam@plt>
  402074:	str	x0, [sp, #184]
  402078:	ldr	x0, [sp, #184]
  40207c:	str	x0, [sp, #208]
  402080:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  402084:	add	x0, x0, #0x228
  402088:	ldr	w0, [x0]
  40208c:	str	w0, [sp, #216]
  402090:	ldr	w1, [sp, #216]
  402094:	ldr	w0, [sp, #44]
  402098:	cmp	w1, w0
  40209c:	b.ge	40210c <sqrt@plt+0x68c>  // b.tcont
  4020a0:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4020a4:	add	x0, x0, #0x228
  4020a8:	ldr	w0, [x0]
  4020ac:	ldr	w1, [sp, #216]
  4020b0:	cmp	w1, w0
  4020b4:	b.le	4020cc <sqrt@plt+0x64c>
  4020b8:	ldr	x0, [sp, #208]
  4020bc:	add	x1, x0, #0x1
  4020c0:	str	x1, [sp, #208]
  4020c4:	mov	w1, #0x20                  	// #32
  4020c8:	strb	w1, [x0]
  4020cc:	ldrsw	x0, [sp, #216]
  4020d0:	lsl	x0, x0, #3
  4020d4:	ldr	x1, [sp, #32]
  4020d8:	add	x0, x1, x0
  4020dc:	ldr	x0, [x0]
  4020e0:	mov	x1, x0
  4020e4:	ldr	x0, [sp, #208]
  4020e8:	bl	401800 <strcpy@plt>
  4020ec:	mov	w1, #0x0                   	// #0
  4020f0:	ldr	x0, [sp, #208]
  4020f4:	bl	4017c0 <strchr@plt>
  4020f8:	str	x0, [sp, #208]
  4020fc:	ldr	w0, [sp, #216]
  402100:	add	w0, w0, #0x1
  402104:	str	w0, [sp, #216]
  402108:	b	402090 <sqrt@plt+0x610>
  40210c:	add	x1, sp, #0x88
  402110:	add	x0, sp, #0x48
  402114:	ldr	x2, [sp, #184]
  402118:	bl	406778 <sqrt@plt+0x4cf8>
  40211c:	str	wzr, [sp, #204]
  402120:	add	x2, sp, #0x34
  402124:	add	x1, sp, #0x38
  402128:	add	x0, sp, #0x48
  40212c:	mov	x3, #0x0                   	// #0
  402130:	bl	4068b0 <sqrt@plt+0x4e30>
  402134:	cmp	w0, #0x0
  402138:	cset	w0, ne  // ne = any
  40213c:	and	w0, w0, #0xff
  402140:	cmp	w0, #0x0
  402144:	b.eq	40220c <sqrt@plt+0x78c>  // b.none
  402148:	ldr	x4, [sp, #56]
  40214c:	ldr	w0, [sp, #52]
  402150:	sxtw	x1, w0
  402154:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  402158:	add	x0, x0, #0x250
  40215c:	ldr	x0, [x0]
  402160:	mov	x3, x0
  402164:	mov	x2, x1
  402168:	mov	x1, #0x1                   	// #1
  40216c:	mov	x0, x4
  402170:	bl	4019f0 <fwrite@plt>
  402174:	mov	x1, x0
  402178:	ldr	w0, [sp, #52]
  40217c:	sxtw	x0, w0
  402180:	cmp	x1, x0
  402184:	cset	w0, ne  // ne = any
  402188:	and	w0, w0, #0xff
  40218c:	cmp	w0, #0x0
  402190:	b.eq	4021cc <sqrt@plt+0x74c>  // b.none
  402194:	bl	401900 <__errno_location@plt>
  402198:	ldr	w0, [x0]
  40219c:	bl	4017f0 <strerror@plt>
  4021a0:	mov	x1, x0
  4021a4:	add	x0, sp, #0xa8
  4021a8:	bl	407448 <sqrt@plt+0x59c8>
  4021ac:	add	x1, sp, #0xa8
  4021b0:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4021b4:	add	x3, x0, #0x3b8
  4021b8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4021bc:	add	x2, x0, #0x3b8
  4021c0:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4021c4:	add	x0, x0, #0xca8
  4021c8:	bl	407c50 <sqrt@plt+0x61d0>
  4021cc:	ldr	x1, [sp, #56]
  4021d0:	ldr	w0, [sp, #52]
  4021d4:	sxtw	x0, w0
  4021d8:	sub	x0, x0, #0x1
  4021dc:	add	x0, x1, x0
  4021e0:	ldrb	w0, [x0]
  4021e4:	cmp	w0, #0xa
  4021e8:	b.eq	4021f4 <sqrt@plt+0x774>  // b.none
  4021ec:	mov	w0, #0xa                   	// #10
  4021f0:	bl	401820 <putchar@plt>
  4021f4:	mov	w0, #0xa                   	// #10
  4021f8:	bl	401820 <putchar@plt>
  4021fc:	ldr	w0, [sp, #204]
  402200:	add	w0, w0, #0x1
  402204:	str	w0, [sp, #204]
  402208:	b	402120 <sqrt@plt+0x6a0>
  40220c:	ldr	w0, [sp, #204]
  402210:	cmp	w0, #0x0
  402214:	cset	w0, eq  // eq = none
  402218:	and	w0, w0, #0xff
  40221c:	mov	w19, w0
  402220:	add	x0, sp, #0x48
  402224:	bl	406834 <sqrt@plt+0x4db4>
  402228:	add	x0, sp, #0x88
  40222c:	bl	406564 <sqrt@plt+0x4ae4>
  402230:	mov	w0, w19
  402234:	b	40225c <sqrt@plt+0x7dc>
  402238:	mov	x19, x0
  40223c:	add	x0, sp, #0x48
  402240:	bl	406834 <sqrt@plt+0x4db4>
  402244:	b	40224c <sqrt@plt+0x7cc>
  402248:	mov	x19, x0
  40224c:	add	x0, sp, #0x88
  402250:	bl	406564 <sqrt@plt+0x4ae4>
  402254:	mov	x0, x19
  402258:	bl	401a00 <_Unwind_Resume@plt>
  40225c:	ldr	x19, [sp, #16]
  402260:	ldp	x29, x30, [sp], #240
  402264:	ret
  402268:	stp	x29, x30, [sp, #-32]!
  40226c:	mov	x29, sp
  402270:	str	w0, [sp, #28]
  402274:	str	w1, [sp, #24]
  402278:	str	x2, [sp, #16]
  40227c:	ldr	w0, [sp, #28]
  402280:	cmp	w0, #0x0
  402284:	b.ne	402294 <sqrt@plt+0x814>  // b.any
  402288:	ldr	x1, [sp, #16]
  40228c:	ldr	w0, [sp, #24]
  402290:	bl	406c20 <sqrt@plt+0x51a0>
  402294:	nop
  402298:	ldp	x29, x30, [sp], #32
  40229c:	ret
  4022a0:	stp	x29, x30, [sp, #-48]!
  4022a4:	mov	x29, sp
  4022a8:	str	x0, [sp, #40]
  4022ac:	str	x1, [sp, #32]
  4022b0:	str	w2, [sp, #28]
  4022b4:	ldr	x0, [sp, #40]
  4022b8:	ldr	w2, [sp, #28]
  4022bc:	ldr	x1, [sp, #32]
  4022c0:	bl	4069c4 <sqrt@plt+0x4f44>
  4022c4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  4022c8:	add	x1, x0, #0x48
  4022cc:	ldr	x0, [sp, #40]
  4022d0:	str	x1, [x0]
  4022d4:	ldr	x0, [sp, #40]
  4022d8:	str	xzr, [x0, #32]
  4022dc:	ldr	x0, [sp, #40]
  4022e0:	str	xzr, [x0, #80]
  4022e4:	ldr	x0, [sp, #40]
  4022e8:	str	xzr, [x0, #88]
  4022ec:	ldr	x0, [sp, #40]
  4022f0:	str	wzr, [x0, #96]
  4022f4:	ldr	x0, [sp, #40]
  4022f8:	str	xzr, [x0, #136]
  4022fc:	ldr	x0, [sp, #40]
  402300:	str	xzr, [x0, #144]
  402304:	ldr	x0, [sp, #40]
  402308:	str	wzr, [x0, #152]
  40230c:	ldr	x0, [sp, #40]
  402310:	str	xzr, [x0, #160]
  402314:	nop
  402318:	ldp	x29, x30, [sp], #48
  40231c:	ret
  402320:	stp	x29, x30, [sp, #-64]!
  402324:	mov	x29, sp
  402328:	str	x0, [sp, #24]
  40232c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  402330:	add	x1, x0, #0x48
  402334:	ldr	x0, [sp, #24]
  402338:	str	x1, [x0]
  40233c:	ldr	x0, [sp, #24]
  402340:	ldr	x0, [x0, #80]
  402344:	cmp	x0, #0x0
  402348:	b.eq	402358 <sqrt@plt+0x8d8>  // b.none
  40234c:	ldr	x0, [sp, #24]
  402350:	ldr	x0, [x0, #80]
  402354:	bl	4017b0 <free@plt>
  402358:	ldr	x0, [sp, #24]
  40235c:	ldr	x0, [x0, #88]
  402360:	cmp	x0, #0x0
  402364:	b.eq	4023cc <sqrt@plt+0x94c>  // b.none
  402368:	ldr	x0, [sp, #24]
  40236c:	ldr	x2, [x0, #88]
  402370:	ldr	x0, [sp, #24]
  402374:	ldr	w0, [x0, #96]
  402378:	mov	w1, w0
  40237c:	mov	x0, x2
  402380:	bl	406b88 <sqrt@plt+0x5108>
  402384:	lsr	w0, w0, #31
  402388:	and	w0, w0, #0xff
  40238c:	cmp	w0, #0x0
  402390:	b.eq	4023cc <sqrt@plt+0x94c>  // b.none
  402394:	bl	401900 <__errno_location@plt>
  402398:	ldr	w0, [x0]
  40239c:	bl	4017f0 <strerror@plt>
  4023a0:	mov	x1, x0
  4023a4:	add	x0, sp, #0x20
  4023a8:	bl	407448 <sqrt@plt+0x59c8>
  4023ac:	add	x1, sp, #0x20
  4023b0:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4023b4:	add	x3, x0, #0x3b8
  4023b8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4023bc:	add	x2, x0, #0x3b8
  4023c0:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4023c4:	add	x0, x0, #0xcd0
  4023c8:	bl	407bd8 <sqrt@plt+0x6158>
  4023cc:	ldr	x0, [sp, #24]
  4023d0:	ldr	x0, [x0, #32]
  4023d4:	cmp	x0, #0x0
  4023d8:	b.eq	40241c <sqrt@plt+0x99c>  // b.none
  4023dc:	ldr	x0, [sp, #24]
  4023e0:	ldr	x0, [x0, #32]
  4023e4:	str	x0, [sp, #48]
  4023e8:	ldr	x0, [sp, #24]
  4023ec:	ldr	x0, [x0, #32]
  4023f0:	ldr	x1, [x0, #24]
  4023f4:	ldr	x0, [sp, #24]
  4023f8:	str	x1, [x0, #32]
  4023fc:	ldr	x0, [sp, #48]
  402400:	cmp	x0, #0x0
  402404:	b.eq	4023cc <sqrt@plt+0x94c>  // b.none
  402408:	ldr	x1, [x0]
  40240c:	add	x1, x1, #0x10
  402410:	ldr	x1, [x1]
  402414:	blr	x1
  402418:	b	4023cc <sqrt@plt+0x94c>
  40241c:	ldr	x0, [sp, #24]
  402420:	ldr	x0, [x0, #144]
  402424:	cmp	x0, #0x0
  402428:	b.eq	402438 <sqrt@plt+0x9b8>  // b.none
  40242c:	ldr	x0, [sp, #24]
  402430:	ldr	x0, [x0, #144]
  402434:	bl	4018f0 <_ZdaPv@plt>
  402438:	ldr	x0, [sp, #24]
  40243c:	ldr	x0, [x0, #136]
  402440:	cmp	x0, #0x0
  402444:	b.eq	402454 <sqrt@plt+0x9d4>  // b.none
  402448:	ldr	x0, [sp, #24]
  40244c:	ldr	x0, [x0, #136]
  402450:	bl	4018f0 <_ZdaPv@plt>
  402454:	ldr	x0, [sp, #24]
  402458:	ldr	x0, [x0, #160]
  40245c:	cmp	x0, #0x0
  402460:	b.eq	4024e4 <sqrt@plt+0xa64>  // b.none
  402464:	str	wzr, [sp, #60]
  402468:	ldr	x0, [sp, #24]
  40246c:	ldr	w0, [x0, #168]
  402470:	ldr	w1, [sp, #60]
  402474:	cmp	w1, w0
  402478:	b.ge	4024c8 <sqrt@plt+0xa48>  // b.tcont
  40247c:	ldr	x0, [sp, #24]
  402480:	ldr	x1, [x0, #160]
  402484:	ldrsw	x0, [sp, #60]
  402488:	lsl	x0, x0, #3
  40248c:	add	x0, x1, x0
  402490:	ldr	x0, [x0]
  402494:	cmp	x0, #0x0
  402498:	b.eq	4024b8 <sqrt@plt+0xa38>  // b.none
  40249c:	ldr	x0, [sp, #24]
  4024a0:	ldr	x1, [x0, #160]
  4024a4:	ldrsw	x0, [sp, #60]
  4024a8:	lsl	x0, x0, #3
  4024ac:	add	x0, x1, x0
  4024b0:	ldr	x0, [x0]
  4024b4:	bl	4018f0 <_ZdaPv@plt>
  4024b8:	ldr	w0, [sp, #60]
  4024bc:	add	w0, w0, #0x1
  4024c0:	str	w0, [sp, #60]
  4024c4:	b	402468 <sqrt@plt+0x9e8>
  4024c8:	ldr	x0, [sp, #24]
  4024cc:	ldr	x0, [x0, #160]
  4024d0:	cmp	x0, #0x0
  4024d4:	b.eq	4024e4 <sqrt@plt+0xa64>  // b.none
  4024d8:	ldr	x0, [sp, #24]
  4024dc:	ldr	x0, [x0, #160]
  4024e0:	bl	4018f0 <_ZdaPv@plt>
  4024e4:	ldr	x0, [sp, #24]
  4024e8:	bl	406a1c <sqrt@plt+0x4f9c>
  4024ec:	nop
  4024f0:	ldp	x29, x30, [sp], #64
  4024f4:	ret
  4024f8:	stp	x29, x30, [sp, #-32]!
  4024fc:	mov	x29, sp
  402500:	str	x0, [sp, #24]
  402504:	ldr	x0, [sp, #24]
  402508:	bl	402320 <sqrt@plt+0x8a0>
  40250c:	mov	x1, #0xc0                  	// #192
  402510:	ldr	x0, [sp, #24]
  402514:	bl	4098d8 <_ZdlPvm@@Base>
  402518:	ldp	x29, x30, [sp], #32
  40251c:	ret
  402520:	stp	x29, x30, [sp, #-464]!
  402524:	mov	x29, sp
  402528:	str	x19, [sp, #16]
  40252c:	str	x0, [sp, #40]
  402530:	str	w1, [sp, #36]
  402534:	add	x1, sp, #0x24
  402538:	add	x0, sp, #0xb8
  40253c:	bl	404a08 <sqrt@plt+0x2f88>
  402540:	add	x0, sp, #0xb8
  402544:	bl	404a54 <sqrt@plt+0x2fd4>
  402548:	ldr	w0, [sp, #36]
  40254c:	add	x1, sp, #0x38
  402550:	bl	409b20 <_ZdlPvm@@Base+0x248>
  402554:	lsr	w0, w0, #31
  402558:	and	w0, w0, #0xff
  40255c:	cmp	w0, #0x0
  402560:	b.eq	4025b0 <sqrt@plt+0xb30>  // b.none
  402564:	ldr	x0, [sp, #40]
  402568:	ldr	x1, [x0, #8]
  40256c:	add	x0, sp, #0xc0
  402570:	bl	407448 <sqrt@plt+0x59c8>
  402574:	bl	401900 <__errno_location@plt>
  402578:	ldr	w0, [x0]
  40257c:	bl	4017f0 <strerror@plt>
  402580:	mov	x1, x0
  402584:	add	x0, sp, #0xd0
  402588:	bl	407448 <sqrt@plt+0x59c8>
  40258c:	add	x2, sp, #0xd0
  402590:	add	x1, sp, #0xc0
  402594:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  402598:	add	x3, x0, #0x3b8
  40259c:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4025a0:	add	x0, x0, #0xce0
  4025a4:	bl	407bd8 <sqrt@plt+0x6158>
  4025a8:	mov	w19, #0x0                   	// #0
  4025ac:	b	402a5c <sqrt@plt+0xfdc>
  4025b0:	ldr	w0, [sp, #72]
  4025b4:	and	w0, w0, #0xf000
  4025b8:	cmp	w0, #0x8, lsl #12
  4025bc:	b.eq	4025f8 <sqrt@plt+0xb78>  // b.none
  4025c0:	ldr	x0, [sp, #40]
  4025c4:	ldr	x1, [x0, #8]
  4025c8:	add	x0, sp, #0xe0
  4025cc:	bl	407448 <sqrt@plt+0x59c8>
  4025d0:	add	x1, sp, #0xe0
  4025d4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4025d8:	add	x3, x0, #0x3b8
  4025dc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4025e0:	add	x2, x0, #0x3b8
  4025e4:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4025e8:	add	x0, x0, #0xcf8
  4025ec:	bl	407bd8 <sqrt@plt+0x6158>
  4025f0:	mov	w19, #0x0                   	// #0
  4025f4:	b	402a5c <sqrt@plt+0xfdc>
  4025f8:	ldr	x1, [sp, #144]
  4025fc:	ldr	x0, [sp, #40]
  402600:	str	x1, [x0, #184]
  402604:	ldr	x0, [sp, #104]
  402608:	str	w0, [sp, #440]
  40260c:	ldr	w0, [sp, #440]
  402610:	cmp	w0, #0x0
  402614:	b.ne	402650 <sqrt@plt+0xbd0>  // b.any
  402618:	ldr	x0, [sp, #40]
  40261c:	ldr	x1, [x0, #8]
  402620:	add	x0, sp, #0xf0
  402624:	bl	407448 <sqrt@plt+0x59c8>
  402628:	add	x1, sp, #0xf0
  40262c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  402630:	add	x3, x0, #0x3b8
  402634:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  402638:	add	x2, x0, #0x3b8
  40263c:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402640:	add	x0, x0, #0xd18
  402644:	bl	407bd8 <sqrt@plt+0x6158>
  402648:	mov	w19, #0x0                   	// #0
  40264c:	b	402a5c <sqrt@plt+0xfdc>
  402650:	ldr	w0, [sp, #36]
  402654:	ldr	w1, [sp, #440]
  402658:	bl	406b24 <sqrt@plt+0x50a4>
  40265c:	mov	x1, x0
  402660:	ldr	x0, [sp, #40]
  402664:	str	x1, [x0, #88]
  402668:	ldr	x0, [sp, #40]
  40266c:	ldr	x0, [x0, #88]
  402670:	cmp	x0, #0x0
  402674:	b.eq	402694 <sqrt@plt+0xc14>  // b.none
  402678:	ldr	x0, [sp, #40]
  40267c:	ldr	x0, [x0, #88]
  402680:	str	x0, [sp, #456]
  402684:	ldr	x0, [sp, #40]
  402688:	ldr	w1, [sp, #440]
  40268c:	str	w1, [x0, #96]
  402690:	b	4027f4 <sqrt@plt+0xd74>
  402694:	ldrsw	x0, [sp, #440]
  402698:	bl	401980 <malloc@plt>
  40269c:	mov	x1, x0
  4026a0:	ldr	x0, [sp, #40]
  4026a4:	str	x1, [x0, #80]
  4026a8:	ldr	x0, [sp, #40]
  4026ac:	ldr	x0, [x0, #80]
  4026b0:	str	x0, [sp, #456]
  4026b4:	ldr	x0, [sp, #40]
  4026b8:	ldr	x0, [x0, #80]
  4026bc:	cmp	x0, #0x0
  4026c0:	b.ne	4026fc <sqrt@plt+0xc7c>  // b.any
  4026c4:	ldr	x0, [sp, #40]
  4026c8:	ldr	x1, [x0, #8]
  4026cc:	add	x0, sp, #0x100
  4026d0:	bl	407448 <sqrt@plt+0x59c8>
  4026d4:	add	x1, sp, #0x100
  4026d8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4026dc:	add	x3, x0, #0x3b8
  4026e0:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4026e4:	add	x2, x0, #0x3b8
  4026e8:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4026ec:	add	x0, x0, #0xd30
  4026f0:	bl	407bd8 <sqrt@plt+0x6158>
  4026f4:	mov	w19, #0x0                   	// #0
  4026f8:	b	402a5c <sqrt@plt+0xfdc>
  4026fc:	ldr	x0, [sp, #40]
  402700:	ldr	x0, [x0, #80]
  402704:	str	x0, [sp, #448]
  402708:	ldr	w0, [sp, #440]
  40270c:	str	w0, [sp, #444]
  402710:	ldr	w0, [sp, #444]
  402714:	cmp	w0, #0x0
  402718:	b.le	4027f4 <sqrt@plt+0xd74>
  40271c:	ldr	w0, [sp, #36]
  402720:	ldrsw	x1, [sp, #444]
  402724:	mov	x2, x1
  402728:	ldr	x1, [sp, #448]
  40272c:	bl	4017e0 <read@plt>
  402730:	str	w0, [sp, #436]
  402734:	ldr	w0, [sp, #436]
  402738:	cmp	w0, #0x0
  40273c:	b.ne	402778 <sqrt@plt+0xcf8>  // b.any
  402740:	ldr	x0, [sp, #40]
  402744:	ldr	x1, [x0, #8]
  402748:	add	x0, sp, #0x110
  40274c:	bl	407448 <sqrt@plt+0x59c8>
  402750:	add	x1, sp, #0x110
  402754:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  402758:	add	x3, x0, #0x3b8
  40275c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  402760:	add	x2, x0, #0x3b8
  402764:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402768:	add	x0, x0, #0xd50
  40276c:	bl	407bd8 <sqrt@plt+0x6158>
  402770:	mov	w19, #0x0                   	// #0
  402774:	b	402a5c <sqrt@plt+0xfdc>
  402778:	ldr	w0, [sp, #436]
  40277c:	cmp	w0, #0x0
  402780:	b.ge	4027d0 <sqrt@plt+0xd50>  // b.tcont
  402784:	ldr	x0, [sp, #40]
  402788:	ldr	x1, [x0, #8]
  40278c:	add	x0, sp, #0x120
  402790:	bl	407448 <sqrt@plt+0x59c8>
  402794:	bl	401900 <__errno_location@plt>
  402798:	ldr	w0, [x0]
  40279c:	bl	4017f0 <strerror@plt>
  4027a0:	mov	x1, x0
  4027a4:	add	x0, sp, #0x130
  4027a8:	bl	407448 <sqrt@plt+0x59c8>
  4027ac:	add	x2, sp, #0x130
  4027b0:	add	x1, sp, #0x120
  4027b4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4027b8:	add	x3, x0, #0x3b8
  4027bc:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4027c0:	add	x0, x0, #0xd68
  4027c4:	bl	407bd8 <sqrt@plt+0x6158>
  4027c8:	mov	w19, #0x0                   	// #0
  4027cc:	b	402a5c <sqrt@plt+0xfdc>
  4027d0:	ldr	w1, [sp, #444]
  4027d4:	ldr	w0, [sp, #436]
  4027d8:	sub	w0, w1, w0
  4027dc:	str	w0, [sp, #444]
  4027e0:	ldrsw	x0, [sp, #436]
  4027e4:	ldr	x1, [sp, #448]
  4027e8:	add	x0, x1, x0
  4027ec:	str	x0, [sp, #448]
  4027f0:	b	402710 <sqrt@plt+0xc90>
  4027f4:	ldr	x0, [sp, #40]
  4027f8:	add	x0, x0, #0x28
  4027fc:	ldr	x1, [sp, #456]
  402800:	ldp	x2, x3, [x1]
  402804:	stp	x2, x3, [x0]
  402808:	ldp	x2, x3, [x1, #16]
  40280c:	stp	x2, x3, [x0, #16]
  402810:	ldr	w1, [x1, #32]
  402814:	str	w1, [x0, #32]
  402818:	ldr	x0, [sp, #40]
  40281c:	ldr	w1, [x0, #40]
  402820:	mov	w0, #0x1964                	// #6500
  402824:	movk	w0, #0x2302, lsl #16
  402828:	cmp	w1, w0
  40282c:	b.eq	402868 <sqrt@plt+0xde8>  // b.none
  402830:	ldr	x0, [sp, #40]
  402834:	ldr	x1, [x0, #8]
  402838:	add	x0, sp, #0x140
  40283c:	bl	407448 <sqrt@plt+0x59c8>
  402840:	add	x1, sp, #0x140
  402844:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  402848:	add	x3, x0, #0x3b8
  40284c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  402850:	add	x2, x0, #0x3b8
  402854:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402858:	add	x0, x0, #0xd80
  40285c:	bl	407bd8 <sqrt@plt+0x6158>
  402860:	mov	w19, #0x0                   	// #0
  402864:	b	402a5c <sqrt@plt+0xfdc>
  402868:	ldr	x0, [sp, #40]
  40286c:	ldr	w0, [x0, #44]
  402870:	cmp	w0, #0x1
  402874:	b.eq	4028d0 <sqrt@plt+0xe50>  // b.none
  402878:	ldr	x0, [sp, #40]
  40287c:	ldr	x1, [x0, #8]
  402880:	add	x0, sp, #0x150
  402884:	bl	407448 <sqrt@plt+0x59c8>
  402888:	ldr	x0, [sp, #40]
  40288c:	ldr	w1, [x0, #44]
  402890:	add	x0, sp, #0x160
  402894:	bl	4074ac <sqrt@plt+0x5a2c>
  402898:	add	x0, sp, #0x170
  40289c:	mov	w1, #0x1                   	// #1
  4028a0:	bl	4074ac <sqrt@plt+0x5a2c>
  4028a4:	add	x2, sp, #0x170
  4028a8:	add	x1, sp, #0x160
  4028ac:	add	x0, sp, #0x150
  4028b0:	mov	x3, x2
  4028b4:	mov	x2, x1
  4028b8:	mov	x1, x0
  4028bc:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4028c0:	add	x0, x0, #0xdb0
  4028c4:	bl	407bd8 <sqrt@plt+0x6158>
  4028c8:	mov	w19, #0x0                   	// #0
  4028cc:	b	402a5c <sqrt@plt+0xfdc>
  4028d0:	ldr	x0, [sp, #40]
  4028d4:	ldr	w0, [x0, #48]
  4028d8:	sxtw	x1, w0
  4028dc:	mov	x0, x1
  4028e0:	lsl	x0, x0, #1
  4028e4:	add	x1, x0, x1
  4028e8:	ldr	x0, [sp, #40]
  4028ec:	ldr	w0, [x0, #56]
  4028f0:	sxtw	x0, w0
  4028f4:	add	x1, x1, x0
  4028f8:	ldr	x0, [sp, #40]
  4028fc:	ldr	w0, [x0, #52]
  402900:	sxtw	x0, w0
  402904:	add	x0, x1, x0
  402908:	lsl	w0, w0, #2
  40290c:	ldr	x1, [sp, #40]
  402910:	ldr	w1, [x1, #60]
  402914:	add	w0, w0, w1
  402918:	add	w0, w0, #0x24
  40291c:	str	w0, [sp, #432]
  402920:	ldr	w1, [sp, #432]
  402924:	ldr	w0, [sp, #440]
  402928:	cmp	w1, w0
  40292c:	b.eq	402984 <sqrt@plt+0xf04>  // b.none
  402930:	ldr	x0, [sp, #40]
  402934:	ldr	x1, [x0, #8]
  402938:	add	x0, sp, #0x180
  40293c:	bl	407448 <sqrt@plt+0x59c8>
  402940:	add	x0, sp, #0x190
  402944:	ldr	w1, [sp, #440]
  402948:	bl	4074ac <sqrt@plt+0x5a2c>
  40294c:	add	x0, sp, #0x1a0
  402950:	ldr	w1, [sp, #432]
  402954:	bl	4074ac <sqrt@plt+0x5a2c>
  402958:	add	x2, sp, #0x1a0
  40295c:	add	x1, sp, #0x190
  402960:	add	x0, sp, #0x180
  402964:	mov	x3, x2
  402968:	mov	x2, x1
  40296c:	mov	x1, x0
  402970:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402974:	add	x0, x0, #0xde8
  402978:	bl	407bd8 <sqrt@plt+0x6158>
  40297c:	mov	w19, #0x0                   	// #0
  402980:	b	402a5c <sqrt@plt+0xfdc>
  402984:	ldr	x0, [sp, #456]
  402988:	add	x1, x0, #0x24
  40298c:	ldr	x0, [sp, #40]
  402990:	str	x1, [x0, #104]
  402994:	ldr	x0, [sp, #40]
  402998:	ldr	x2, [x0, #104]
  40299c:	ldr	x0, [sp, #40]
  4029a0:	ldr	w0, [x0, #48]
  4029a4:	sxtw	x1, w0
  4029a8:	mov	x0, x1
  4029ac:	lsl	x0, x0, #1
  4029b0:	add	x0, x0, x1
  4029b4:	lsl	x0, x0, #2
  4029b8:	add	x1, x2, x0
  4029bc:	ldr	x0, [sp, #40]
  4029c0:	str	x1, [x0, #120]
  4029c4:	ldr	x0, [sp, #40]
  4029c8:	ldr	x1, [x0, #120]
  4029cc:	ldr	x0, [sp, #40]
  4029d0:	ldr	w0, [x0, #56]
  4029d4:	sxtw	x0, w0
  4029d8:	lsl	x0, x0, #2
  4029dc:	add	x1, x1, x0
  4029e0:	ldr	x0, [sp, #40]
  4029e4:	str	x1, [x0, #112]
  4029e8:	ldr	x0, [sp, #40]
  4029ec:	ldr	x1, [x0, #112]
  4029f0:	ldr	x0, [sp, #40]
  4029f4:	ldr	w0, [x0, #52]
  4029f8:	sxtw	x0, w0
  4029fc:	lsl	x0, x0, #2
  402a00:	add	x1, x1, x0
  402a04:	ldr	x0, [sp, #40]
  402a08:	str	x1, [x0, #128]
  402a0c:	ldr	x0, [sp, #40]
  402a10:	ldr	x0, [x0, #128]
  402a14:	mov	w1, #0x0                   	// #0
  402a18:	bl	4017c0 <strchr@plt>
  402a1c:	add	x0, x0, #0x1
  402a20:	mov	w1, #0x0                   	// #0
  402a24:	bl	4017c0 <strchr@plt>
  402a28:	add	x1, x0, #0x1
  402a2c:	ldr	x0, [sp, #40]
  402a30:	str	x1, [x0, #176]
  402a34:	ldr	x0, [sp, #40]
  402a38:	ldr	w0, [x0, #64]
  402a3c:	sxtw	x0, w0
  402a40:	bl	4016a0 <_Znam@plt>
  402a44:	mov	x1, x0
  402a48:	ldr	x0, [sp, #40]
  402a4c:	str	x1, [x0, #136]
  402a50:	ldr	x0, [sp, #40]
  402a54:	bl	4042c0 <sqrt@plt+0x2840>
  402a58:	mov	w19, #0x1                   	// #1
  402a5c:	add	x0, sp, #0xb8
  402a60:	bl	404a2c <sqrt@plt+0x2fac>
  402a64:	mov	w0, w19
  402a68:	b	402a80 <sqrt@plt+0x1000>
  402a6c:	mov	x19, x0
  402a70:	add	x0, sp, #0xb8
  402a74:	bl	404a2c <sqrt@plt+0x2fac>
  402a78:	mov	x0, x19
  402a7c:	bl	401a00 <_Unwind_Resume@plt>
  402a80:	ldr	x19, [sp, #16]
  402a84:	ldp	x29, x30, [sp], #464
  402a88:	ret
  402a8c:	sub	sp, sp, #0x30
  402a90:	str	x0, [sp, #8]
  402a94:	ldr	x0, [sp, #8]
  402a98:	ldr	x0, [x0, #104]
  402a9c:	cmp	x0, #0x0
  402aa0:	b.ne	402ab0 <sqrt@plt+0x1030>  // b.any
  402aa4:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402aa8:	add	x0, x0, #0xe18
  402aac:	b	402d00 <sqrt@plt+0x1280>
  402ab0:	ldr	x0, [sp, #8]
  402ab4:	ldr	x1, [x0, #120]
  402ab8:	ldr	x0, [sp, #8]
  402abc:	ldr	w0, [x0, #56]
  402ac0:	sxtw	x0, w0
  402ac4:	lsl	x0, x0, #2
  402ac8:	sub	x0, x0, #0x4
  402acc:	add	x0, x1, x0
  402ad0:	ldr	w0, [x0]
  402ad4:	cmp	w0, #0x0
  402ad8:	b.lt	402ae8 <sqrt@plt+0x1068>  // b.tstop
  402adc:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402ae0:	add	x0, x0, #0xe28
  402ae4:	b	402d00 <sqrt@plt+0x1280>
  402ae8:	str	wzr, [sp, #44]
  402aec:	ldr	x0, [sp, #8]
  402af0:	ldr	w0, [x0, #52]
  402af4:	ldr	w1, [sp, #44]
  402af8:	cmp	w1, w0
  402afc:	b.ge	402bf0 <sqrt@plt+0x1170>  // b.tcont
  402b00:	ldr	x0, [sp, #8]
  402b04:	ldr	x1, [x0, #112]
  402b08:	ldrsw	x0, [sp, #44]
  402b0c:	lsl	x0, x0, #2
  402b10:	add	x0, x1, x0
  402b14:	ldr	w0, [x0]
  402b18:	str	w0, [sp, #28]
  402b1c:	ldr	x0, [sp, #8]
  402b20:	ldr	w0, [x0, #56]
  402b24:	ldr	w1, [sp, #28]
  402b28:	cmp	w1, w0
  402b2c:	b.lt	402b3c <sqrt@plt+0x10bc>  // b.tstop
  402b30:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402b34:	add	x0, x0, #0xe48
  402b38:	b	402d00 <sqrt@plt+0x1280>
  402b3c:	ldr	w0, [sp, #28]
  402b40:	cmp	w0, #0x0
  402b44:	b.lt	402be0 <sqrt@plt+0x1160>  // b.tstop
  402b48:	ldr	x0, [sp, #8]
  402b4c:	ldr	x1, [x0, #120]
  402b50:	ldrsw	x0, [sp, #28]
  402b54:	lsl	x0, x0, #2
  402b58:	add	x0, x1, x0
  402b5c:	str	x0, [sp, #32]
  402b60:	ldr	x0, [sp, #32]
  402b64:	ldr	w0, [x0]
  402b68:	cmp	w0, #0x0
  402b6c:	b.lt	402be0 <sqrt@plt+0x1160>  // b.tstop
  402b70:	ldr	x0, [sp, #32]
  402b74:	ldr	w1, [x0]
  402b78:	ldr	x0, [sp, #8]
  402b7c:	ldr	w0, [x0, #48]
  402b80:	cmp	w1, w0
  402b84:	b.lt	402b94 <sqrt@plt+0x1114>  // b.tstop
  402b88:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402b8c:	add	x0, x0, #0xe58
  402b90:	b	402d00 <sqrt@plt+0x1280>
  402b94:	ldr	x0, [sp, #32]
  402b98:	ldr	w1, [x0]
  402b9c:	ldr	x0, [sp, #32]
  402ba0:	add	x0, x0, #0x4
  402ba4:	ldr	w0, [x0]
  402ba8:	cmp	w1, w0
  402bac:	b.lt	402bd0 <sqrt@plt+0x1150>  // b.tstop
  402bb0:	ldr	x0, [sp, #32]
  402bb4:	add	x0, x0, #0x4
  402bb8:	ldr	w0, [x0]
  402bbc:	cmp	w0, #0x0
  402bc0:	b.lt	402bd0 <sqrt@plt+0x1150>  // b.tstop
  402bc4:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402bc8:	add	x0, x0, #0xe68
  402bcc:	b	402d00 <sqrt@plt+0x1280>
  402bd0:	ldr	x0, [sp, #32]
  402bd4:	add	x0, x0, #0x4
  402bd8:	str	x0, [sp, #32]
  402bdc:	b	402b60 <sqrt@plt+0x10e0>
  402be0:	ldr	w0, [sp, #44]
  402be4:	add	w0, w0, #0x1
  402be8:	str	w0, [sp, #44]
  402bec:	b	402aec <sqrt@plt+0x106c>
  402bf0:	str	wzr, [sp, #44]
  402bf4:	ldr	x0, [sp, #8]
  402bf8:	ldr	w0, [x0, #48]
  402bfc:	ldr	w1, [sp, #44]
  402c00:	cmp	w1, w0
  402c04:	b.ge	402cc8 <sqrt@plt+0x1248>  // b.tcont
  402c08:	ldr	x0, [sp, #8]
  402c0c:	ldr	x2, [x0, #104]
  402c10:	ldrsw	x1, [sp, #44]
  402c14:	mov	x0, x1
  402c18:	lsl	x0, x0, #1
  402c1c:	add	x0, x0, x1
  402c20:	lsl	x0, x0, #2
  402c24:	add	x0, x2, x0
  402c28:	ldr	w1, [x0]
  402c2c:	ldr	x0, [sp, #8]
  402c30:	ldr	w0, [x0, #60]
  402c34:	cmp	w1, w0
  402c38:	b.lt	402c48 <sqrt@plt+0x11c8>  // b.tstop
  402c3c:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402c40:	add	x0, x0, #0xe80
  402c44:	b	402d00 <sqrt@plt+0x1280>
  402c48:	ldr	x0, [sp, #8]
  402c4c:	ldr	x2, [x0, #104]
  402c50:	ldrsw	x1, [sp, #44]
  402c54:	mov	x0, x1
  402c58:	lsl	x0, x0, #1
  402c5c:	add	x0, x0, x1
  402c60:	lsl	x0, x0, #2
  402c64:	add	x0, x2, x0
  402c68:	ldr	w0, [x0, #8]
  402c6c:	cmp	w0, #0x0
  402c70:	b.ge	402c80 <sqrt@plt+0x1200>  // b.tcont
  402c74:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402c78:	add	x0, x0, #0xe98
  402c7c:	b	402d00 <sqrt@plt+0x1280>
  402c80:	ldr	x0, [sp, #8]
  402c84:	ldr	x2, [x0, #104]
  402c88:	ldrsw	x1, [sp, #44]
  402c8c:	mov	x0, x1
  402c90:	lsl	x0, x0, #1
  402c94:	add	x0, x0, x1
  402c98:	lsl	x0, x0, #2
  402c9c:	add	x0, x2, x0
  402ca0:	ldr	w0, [x0, #4]
  402ca4:	cmp	w0, #0x0
  402ca8:	b.ge	402cb8 <sqrt@plt+0x1238>  // b.tcont
  402cac:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402cb0:	add	x0, x0, #0xeb0
  402cb4:	b	402d00 <sqrt@plt+0x1280>
  402cb8:	ldr	w0, [sp, #44]
  402cbc:	add	w0, w0, #0x1
  402cc0:	str	w0, [sp, #44]
  402cc4:	b	402bf4 <sqrt@plt+0x1174>
  402cc8:	ldr	x0, [sp, #8]
  402ccc:	ldr	x1, [x0, #128]
  402cd0:	ldr	x0, [sp, #8]
  402cd4:	ldr	w0, [x0, #60]
  402cd8:	sxtw	x0, w0
  402cdc:	sub	x0, x0, #0x1
  402ce0:	add	x0, x1, x0
  402ce4:	ldrb	w0, [x0]
  402ce8:	cmp	w0, #0x0
  402cec:	b.eq	402cfc <sqrt@plt+0x127c>  // b.none
  402cf0:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402cf4:	add	x0, x0, #0xec8
  402cf8:	b	402d00 <sqrt@plt+0x1280>
  402cfc:	mov	x0, #0x0                   	// #0
  402d00:	add	sp, sp, #0x30
  402d04:	ret
  402d08:	stp	x29, x30, [sp, #-80]!
  402d0c:	mov	x29, sp
  402d10:	str	x0, [sp, #24]
  402d14:	ldr	x0, [sp, #24]
  402d18:	bl	402a8c <sqrt@plt+0x100c>
  402d1c:	str	x0, [sp, #72]
  402d20:	ldr	x0, [sp, #72]
  402d24:	cmp	x0, #0x0
  402d28:	b.ne	402d34 <sqrt@plt+0x12b4>  // b.any
  402d2c:	mov	w0, #0x1                   	// #1
  402d30:	b	402d70 <sqrt@plt+0x12f0>
  402d34:	ldr	x0, [sp, #24]
  402d38:	ldr	x1, [x0, #8]
  402d3c:	add	x0, sp, #0x28
  402d40:	bl	407448 <sqrt@plt+0x59c8>
  402d44:	add	x0, sp, #0x38
  402d48:	ldr	x1, [sp, #72]
  402d4c:	bl	407448 <sqrt@plt+0x59c8>
  402d50:	add	x2, sp, #0x38
  402d54:	add	x1, sp, #0x28
  402d58:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  402d5c:	add	x3, x0, #0x3b8
  402d60:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402d64:	add	x0, x0, #0xee8
  402d68:	bl	407bd8 <sqrt@plt+0x6158>
  402d6c:	mov	w0, #0x0                   	// #0
  402d70:	ldp	x29, x30, [sp], #80
  402d74:	ret
  402d78:	sub	sp, sp, #0x10
  402d7c:	str	x0, [sp, #8]
  402d80:	ldr	x0, [sp, #8]
  402d84:	ldr	w1, [x0, #16]
  402d88:	ldr	x0, [sp, #8]
  402d8c:	ldr	w0, [x0, #60]
  402d90:	add	w0, w1, w0
  402d94:	add	w0, w0, #0x1
  402d98:	add	sp, sp, #0x10
  402d9c:	ret
  402da0:	stp	x29, x30, [sp, #-48]!
  402da4:	mov	x29, sp
  402da8:	stp	x19, x20, [sp, #16]
  402dac:	str	x0, [sp, #40]
  402db0:	str	x1, [sp, #32]
  402db4:	mov	x0, #0x70                  	// #112
  402db8:	bl	40981c <_Znwm@@Base>
  402dbc:	mov	x19, x0
  402dc0:	ldr	x2, [sp, #32]
  402dc4:	ldr	x1, [sp, #40]
  402dc8:	mov	x0, x19
  402dcc:	bl	402f94 <sqrt@plt+0x1514>
  402dd0:	mov	x0, x19
  402dd4:	b	402df0 <sqrt@plt+0x1370>
  402dd8:	mov	x20, x0
  402ddc:	mov	x1, #0x70                  	// #112
  402de0:	mov	x0, x19
  402de4:	bl	4098d8 <_ZdlPvm@@Base>
  402de8:	mov	x0, x20
  402dec:	bl	401a00 <_Unwind_Resume@plt>
  402df0:	ldp	x19, x20, [sp, #16]
  402df4:	ldp	x29, x30, [sp], #48
  402df8:	ret
  402dfc:	stp	x29, x30, [sp, #-80]!
  402e00:	mov	x29, sp
  402e04:	stp	x19, x20, [sp, #16]
  402e08:	str	x0, [sp, #40]
  402e0c:	str	w1, [sp, #36]
  402e10:	ldr	x0, [sp, #40]
  402e14:	bl	401710 <strlen@plt>
  402e18:	add	x0, x0, #0x3
  402e1c:	bl	4016a0 <_Znam@plt>
  402e20:	str	x0, [sp, #72]
  402e24:	ldr	x1, [sp, #40]
  402e28:	ldr	x0, [sp, #72]
  402e2c:	bl	401800 <strcpy@plt>
  402e30:	ldr	x0, [sp, #72]
  402e34:	bl	401710 <strlen@plt>
  402e38:	mov	x1, x0
  402e3c:	ldr	x0, [sp, #72]
  402e40:	add	x2, x0, x1
  402e44:	adrp	x0, 409000 <sqrt@plt+0x7580>
  402e48:	add	x1, x0, #0xef8
  402e4c:	mov	x0, x2
  402e50:	ldrh	w2, [x1]
  402e54:	strh	w2, [x0]
  402e58:	ldrb	w1, [x1, #2]
  402e5c:	strb	w1, [x0, #2]
  402e60:	mov	w1, #0x0                   	// #0
  402e64:	ldr	x0, [sp, #72]
  402e68:	bl	401750 <open@plt>
  402e6c:	str	w0, [sp, #68]
  402e70:	ldr	w0, [sp, #68]
  402e74:	cmp	w0, #0x0
  402e78:	b.ge	402e84 <sqrt@plt+0x1404>  // b.tcont
  402e7c:	mov	x0, #0x0                   	// #0
  402e80:	b	402f88 <sqrt@plt+0x1508>
  402e84:	mov	x0, #0xc0                  	// #192
  402e88:	bl	40981c <_Znwm@@Base>
  402e8c:	mov	x19, x0
  402e90:	ldr	w2, [sp, #36]
  402e94:	ldr	x1, [sp, #72]
  402e98:	mov	x0, x19
  402e9c:	bl	4022a0 <sqrt@plt+0x820>
  402ea0:	str	x19, [sp, #56]
  402ea4:	ldr	x0, [sp, #72]
  402ea8:	cmp	x0, #0x0
  402eac:	b.eq	402eb8 <sqrt@plt+0x1438>  // b.none
  402eb0:	ldr	x0, [sp, #72]
  402eb4:	bl	4018f0 <_ZdaPv@plt>
  402eb8:	ldr	w1, [sp, #68]
  402ebc:	ldr	x0, [sp, #56]
  402ec0:	bl	402520 <sqrt@plt+0xaa0>
  402ec4:	cmp	w0, #0x0
  402ec8:	cset	w0, eq  // eq = none
  402ecc:	and	w0, w0, #0xff
  402ed0:	cmp	w0, #0x0
  402ed4:	b.eq	402f04 <sqrt@plt+0x1484>  // b.none
  402ed8:	ldr	w0, [sp, #68]
  402edc:	bl	401930 <close@plt>
  402ee0:	ldr	x0, [sp, #56]
  402ee4:	cmp	x0, #0x0
  402ee8:	b.eq	402efc <sqrt@plt+0x147c>  // b.none
  402eec:	ldr	x1, [x0]
  402ef0:	add	x1, x1, #0x10
  402ef4:	ldr	x1, [x1]
  402ef8:	blr	x1
  402efc:	mov	x0, #0x0                   	// #0
  402f00:	b	402f88 <sqrt@plt+0x1508>
  402f04:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  402f08:	add	x0, x0, #0x268
  402f0c:	ldr	w0, [x0]
  402f10:	cmp	w0, #0x0
  402f14:	b.eq	402f30 <sqrt@plt+0x14b0>  // b.none
  402f18:	ldr	x0, [sp, #56]
  402f1c:	bl	402d08 <sqrt@plt+0x1288>
  402f20:	cmp	w0, #0x0
  402f24:	b.ne	402f30 <sqrt@plt+0x14b0>  // b.any
  402f28:	mov	w0, #0x1                   	// #1
  402f2c:	b	402f34 <sqrt@plt+0x14b4>
  402f30:	mov	w0, #0x0                   	// #0
  402f34:	cmp	w0, #0x0
  402f38:	b.eq	402f60 <sqrt@plt+0x14e0>  // b.none
  402f3c:	ldr	x0, [sp, #56]
  402f40:	cmp	x0, #0x0
  402f44:	b.eq	402f58 <sqrt@plt+0x14d8>  // b.none
  402f48:	ldr	x1, [x0]
  402f4c:	add	x1, x1, #0x10
  402f50:	ldr	x1, [x1]
  402f54:	blr	x1
  402f58:	mov	x0, #0x0                   	// #0
  402f5c:	b	402f88 <sqrt@plt+0x1508>
  402f60:	ldr	x0, [sp, #56]
  402f64:	bl	404790 <sqrt@plt+0x2d10>
  402f68:	ldr	x0, [sp, #56]
  402f6c:	b	402f88 <sqrt@plt+0x1508>
  402f70:	mov	x20, x0
  402f74:	mov	x1, #0xc0                  	// #192
  402f78:	mov	x0, x19
  402f7c:	bl	4098d8 <_ZdlPvm@@Base>
  402f80:	mov	x0, x20
  402f84:	bl	401a00 <_Unwind_Resume@plt>
  402f88:	ldp	x19, x20, [sp, #16]
  402f8c:	ldp	x29, x30, [sp], #80
  402f90:	ret
  402f94:	stp	x29, x30, [sp, #-80]!
  402f98:	mov	x29, sp
  402f9c:	str	x19, [sp, #16]
  402fa0:	str	x0, [sp, #56]
  402fa4:	str	x1, [sp, #48]
  402fa8:	str	x2, [sp, #40]
  402fac:	ldr	x0, [sp, #56]
  402fb0:	bl	404a68 <sqrt@plt+0x2fe8>
  402fb4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  402fb8:	add	x1, x0, #0x20
  402fbc:	ldr	x0, [sp, #56]
  402fc0:	str	x1, [x0]
  402fc4:	ldr	x0, [sp, #56]
  402fc8:	ldr	x1, [sp, #48]
  402fcc:	str	x1, [x0, #16]
  402fd0:	ldr	x0, [sp, #56]
  402fd4:	str	xzr, [x0, #24]
  402fd8:	ldr	x0, [sp, #56]
  402fdc:	str	xzr, [x0, #32]
  402fe0:	ldr	x0, [sp, #56]
  402fe4:	str	xzr, [x0, #48]
  402fe8:	ldr	x0, [sp, #56]
  402fec:	str	xzr, [x0, #56]
  402ff0:	ldr	x0, [sp, #56]
  402ff4:	str	wzr, [x0, #64]
  402ff8:	ldr	x0, [sp, #56]
  402ffc:	add	x19, x0, #0x48
  403000:	ldr	x0, [sp, #40]
  403004:	bl	401710 <strlen@plt>
  403008:	mov	w2, w0
  40300c:	ldr	x0, [sp, #48]
  403010:	ldr	x1, [x0, #176]
  403014:	ldr	x0, [sp, #48]
  403018:	ldr	w0, [x0, #64]
  40301c:	mov	w4, w0
  403020:	mov	x3, x1
  403024:	ldr	x1, [sp, #40]
  403028:	mov	x0, x19
  40302c:	bl	405bb8 <sqrt@plt+0x4138>
  403030:	ldr	x0, [sp, #40]
  403034:	bl	409a38 <_ZdlPvm@@Base+0x160>
  403038:	mov	x1, x0
  40303c:	ldr	x0, [sp, #56]
  403040:	str	x1, [x0, #104]
  403044:	ldr	x0, [sp, #56]
  403048:	ldr	x19, [x0, #16]
  40304c:	ldr	x0, [sp, #40]
  403050:	bl	401710 <strlen@plt>
  403054:	mov	w1, w0
  403058:	ldr	x0, [sp, #56]
  40305c:	add	x0, x0, #0x30
  403060:	mov	x3, x0
  403064:	mov	w2, w1
  403068:	ldr	x1, [sp, #40]
  40306c:	mov	x0, x19
  403070:	bl	403fe0 <sqrt@plt+0x2560>
  403074:	mov	x1, x0
  403078:	ldr	x0, [sp, #56]
  40307c:	str	x1, [x0, #40]
  403080:	ldr	x0, [sp, #56]
  403084:	ldr	x0, [x0, #40]
  403088:	cmp	x0, #0x0
  40308c:	b.ne	403100 <sqrt@plt+0x1680>  // b.any
  403090:	ldr	x0, [sp, #56]
  403094:	adrp	x1, 41c000 <_Znam@GLIBCXX_3.4>
  403098:	add	x1, x1, #0x210
  40309c:	str	x1, [x0, #40]
  4030a0:	ldr	x0, [sp, #56]
  4030a4:	ldr	x0, [x0, #16]
  4030a8:	ldr	x1, [x0, #8]
  4030ac:	add	x0, sp, #0x40
  4030b0:	bl	407448 <sqrt@plt+0x59c8>
  4030b4:	add	x1, sp, #0x40
  4030b8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4030bc:	add	x3, x0, #0x3b8
  4030c0:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4030c4:	add	x2, x0, #0x3b8
  4030c8:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4030cc:	add	x0, x0, #0xf00
  4030d0:	bl	407c14 <sqrt@plt+0x6194>
  4030d4:	b	403100 <sqrt@plt+0x1680>
  4030d8:	mov	x19, x0
  4030dc:	ldr	x0, [sp, #56]
  4030e0:	add	x0, x0, #0x48
  4030e4:	bl	405e74 <sqrt@plt+0x43f4>
  4030e8:	b	4030f0 <sqrt@plt+0x1670>
  4030ec:	mov	x19, x0
  4030f0:	ldr	x0, [sp, #56]
  4030f4:	bl	406ad8 <sqrt@plt+0x5058>
  4030f8:	mov	x0, x19
  4030fc:	bl	401a00 <_Unwind_Resume@plt>
  403100:	nop
  403104:	ldr	x19, [sp, #16]
  403108:	ldp	x29, x30, [sp], #80
  40310c:	ret
  403110:	stp	x29, x30, [sp, #-32]!
  403114:	mov	x29, sp
  403118:	str	x0, [sp, #24]
  40311c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  403120:	add	x1, x0, #0x20
  403124:	ldr	x0, [sp, #24]
  403128:	str	x1, [x0]
  40312c:	ldr	x0, [sp, #24]
  403130:	ldr	x0, [x0, #48]
  403134:	cmp	x0, #0x0
  403138:	b.eq	403148 <sqrt@plt+0x16c8>  // b.none
  40313c:	ldr	x0, [sp, #24]
  403140:	ldr	x0, [x0, #48]
  403144:	bl	4018f0 <_ZdaPv@plt>
  403148:	ldr	x0, [sp, #24]
  40314c:	ldr	x0, [x0, #56]
  403150:	cmp	x0, #0x0
  403154:	b.eq	403164 <sqrt@plt+0x16e4>  // b.none
  403158:	ldr	x0, [sp, #24]
  40315c:	ldr	x0, [x0, #56]
  403160:	bl	4018f0 <_ZdaPv@plt>
  403164:	ldr	x0, [sp, #24]
  403168:	ldr	x0, [x0, #104]
  40316c:	cmp	x0, #0x0
  403170:	b.eq	403180 <sqrt@plt+0x1700>  // b.none
  403174:	ldr	x0, [sp, #24]
  403178:	ldr	x0, [x0, #104]
  40317c:	bl	4018f0 <_ZdaPv@plt>
  403180:	ldr	x0, [sp, #24]
  403184:	ldr	x0, [x0, #24]
  403188:	cmp	x0, #0x0
  40318c:	b.eq	4031a0 <sqrt@plt+0x1720>  // b.none
  403190:	ldr	x1, [x0]
  403194:	add	x1, x1, #0x8
  403198:	ldr	x1, [x1]
  40319c:	blr	x1
  4031a0:	ldr	x0, [sp, #24]
  4031a4:	add	x0, x0, #0x48
  4031a8:	bl	405e74 <sqrt@plt+0x43f4>
  4031ac:	ldr	x0, [sp, #24]
  4031b0:	bl	406ad8 <sqrt@plt+0x5058>
  4031b4:	nop
  4031b8:	ldp	x29, x30, [sp], #32
  4031bc:	ret
  4031c0:	stp	x29, x30, [sp, #-32]!
  4031c4:	mov	x29, sp
  4031c8:	str	x0, [sp, #24]
  4031cc:	ldr	x0, [sp, #24]
  4031d0:	bl	403110 <sqrt@plt+0x1690>
  4031d4:	mov	x1, #0x70                  	// #112
  4031d8:	ldr	x0, [sp, #24]
  4031dc:	bl	4098d8 <_ZdlPvm@@Base>
  4031e0:	ldp	x29, x30, [sp], #32
  4031e4:	ret
  4031e8:	stp	x29, x30, [sp, #-80]!
  4031ec:	mov	x29, sp
  4031f0:	str	x0, [sp, #56]
  4031f4:	str	x1, [sp, #48]
  4031f8:	str	x2, [sp, #40]
  4031fc:	str	x3, [sp, #32]
  403200:	str	x4, [sp, #24]
  403204:	ldr	x0, [sp, #56]
  403208:	ldr	x0, [x0, #40]
  40320c:	cmp	x0, #0x0
  403210:	b.eq	4032a4 <sqrt@plt+0x1824>  // b.none
  403214:	ldr	x0, [sp, #56]
  403218:	ldr	x0, [x0, #40]
  40321c:	ldr	w0, [x0]
  403220:	str	w0, [sp, #76]
  403224:	ldr	w0, [sp, #76]
  403228:	cmn	w0, #0x1
  40322c:	b.eq	403284 <sqrt@plt+0x1804>  // b.none
  403230:	ldr	x0, [sp, #56]
  403234:	ldr	x0, [x0, #40]
  403238:	add	x1, x0, #0x4
  40323c:	ldr	x0, [sp, #56]
  403240:	str	x1, [x0, #40]
  403244:	ldr	x0, [sp, #56]
  403248:	add	x0, x0, #0x48
  40324c:	ldr	x5, [sp, #24]
  403250:	ldr	x4, [sp, #32]
  403254:	ldr	x3, [sp, #40]
  403258:	mov	x2, x0
  40325c:	ldr	w1, [sp, #76]
  403260:	ldr	x0, [sp, #56]
  403264:	bl	4033a0 <sqrt@plt+0x1920>
  403268:	cmp	w0, #0x0
  40326c:	cset	w0, ne  // ne = any
  403270:	and	w0, w0, #0xff
  403274:	cmp	w0, #0x0
  403278:	b.eq	403214 <sqrt@plt+0x1794>  // b.none
  40327c:	mov	w0, #0x1                   	// #1
  403280:	b	403398 <sqrt@plt+0x1918>
  403284:	nop
  403288:	ldr	x0, [sp, #56]
  40328c:	str	xzr, [x0, #40]
  403290:	ldr	x0, [sp, #56]
  403294:	ldr	x0, [x0, #16]
  403298:	ldr	x1, [x0, #32]
  40329c:	ldr	x0, [sp, #56]
  4032a0:	str	x1, [x0, #32]
  4032a4:	ldr	x0, [sp, #56]
  4032a8:	ldr	x0, [x0, #32]
  4032ac:	cmp	x0, #0x0
  4032b0:	b.eq	403394 <sqrt@plt+0x1914>  // b.none
  4032b4:	ldr	x0, [sp, #56]
  4032b8:	ldr	x0, [x0, #24]
  4032bc:	cmp	x0, #0x0
  4032c0:	b.ne	4032fc <sqrt@plt+0x187c>  // b.any
  4032c4:	ldr	x0, [sp, #56]
  4032c8:	ldr	x3, [x0, #32]
  4032cc:	ldr	x0, [sp, #56]
  4032d0:	ldr	x0, [x0, #32]
  4032d4:	ldr	x0, [x0]
  4032d8:	ldr	x2, [x0]
  4032dc:	ldr	x0, [sp, #56]
  4032e0:	ldr	x0, [x0, #104]
  4032e4:	mov	x1, x0
  4032e8:	mov	x0, x3
  4032ec:	blr	x2
  4032f0:	mov	x1, x0
  4032f4:	ldr	x0, [sp, #56]
  4032f8:	str	x1, [x0, #24]
  4032fc:	ldr	x0, [sp, #56]
  403300:	ldr	x6, [x0, #24]
  403304:	ldr	x0, [sp, #56]
  403308:	ldr	x0, [x0, #24]
  40330c:	ldr	x0, [x0]
  403310:	add	x0, x0, #0x10
  403314:	ldr	x5, [x0]
  403318:	ldr	x0, [sp, #56]
  40331c:	add	x0, x0, #0x48
  403320:	ldr	x4, [sp, #24]
  403324:	ldr	x3, [sp, #32]
  403328:	ldr	x2, [sp, #40]
  40332c:	mov	x1, x0
  403330:	mov	x0, x6
  403334:	blr	x5
  403338:	cmp	w0, #0x0
  40333c:	cset	w0, ne  // ne = any
  403340:	and	w0, w0, #0xff
  403344:	cmp	w0, #0x0
  403348:	b.eq	403354 <sqrt@plt+0x18d4>  // b.none
  40334c:	mov	w0, #0x1                   	// #1
  403350:	b	403398 <sqrt@plt+0x1918>
  403354:	ldr	x0, [sp, #56]
  403358:	ldr	x0, [x0, #24]
  40335c:	cmp	x0, #0x0
  403360:	b.eq	403374 <sqrt@plt+0x18f4>  // b.none
  403364:	ldr	x1, [x0]
  403368:	add	x1, x1, #0x8
  40336c:	ldr	x1, [x1]
  403370:	blr	x1
  403374:	ldr	x0, [sp, #56]
  403378:	str	xzr, [x0, #24]
  40337c:	ldr	x0, [sp, #56]
  403380:	ldr	x0, [x0, #32]
  403384:	ldr	x1, [x0, #24]
  403388:	ldr	x0, [sp, #56]
  40338c:	str	x1, [x0, #32]
  403390:	b	4032a4 <sqrt@plt+0x1824>
  403394:	mov	w0, #0x0                   	// #0
  403398:	ldp	x29, x30, [sp], #80
  40339c:	ret
  4033a0:	stp	x29, x30, [sp, #-432]!
  4033a4:	mov	x29, sp
  4033a8:	str	x0, [sp, #56]
  4033ac:	str	w1, [sp, #52]
  4033b0:	str	x2, [sp, #40]
  4033b4:	str	x3, [sp, #32]
  4033b8:	str	x4, [sp, #24]
  4033bc:	str	x5, [sp, #16]
  4033c0:	ldr	w0, [sp, #52]
  4033c4:	cmp	w0, #0x0
  4033c8:	b.lt	4033e4 <sqrt@plt+0x1964>  // b.tstop
  4033cc:	ldr	x0, [sp, #56]
  4033d0:	ldr	x0, [x0, #16]
  4033d4:	ldr	w0, [x0, #48]
  4033d8:	ldr	w1, [sp, #52]
  4033dc:	cmp	w1, w0
  4033e0:	b.lt	403410 <sqrt@plt+0x1990>  // b.tstop
  4033e4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4033e8:	add	x3, x0, #0x3b8
  4033ec:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4033f0:	add	x2, x0, #0x3b8
  4033f4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4033f8:	add	x1, x0, #0x3b8
  4033fc:	adrp	x0, 409000 <sqrt@plt+0x7580>
  403400:	add	x0, x0, #0xf40
  403404:	bl	407bd8 <sqrt@plt+0x6158>
  403408:	mov	w0, #0x0                   	// #0
  40340c:	b	403a00 <sqrt@plt+0x1f80>
  403410:	ldr	x0, [sp, #56]
  403414:	ldr	x0, [x0, #16]
  403418:	ldr	x2, [x0, #104]
  40341c:	ldrsw	x1, [sp, #52]
  403420:	mov	x0, x1
  403424:	lsl	x0, x0, #1
  403428:	add	x0, x0, x1
  40342c:	lsl	x0, x0, #2
  403430:	add	x0, x2, x0
  403434:	str	x0, [sp, #400]
  403438:	ldr	x0, [sp, #56]
  40343c:	ldr	x2, [x0, #16]
  403440:	ldr	x0, [sp, #56]
  403444:	ldr	x0, [x0, #16]
  403448:	ldr	x1, [x0, #128]
  40344c:	ldr	x0, [sp, #400]
  403450:	ldr	w0, [x0]
  403454:	sxtw	x0, w0
  403458:	add	x0, x1, x0
  40345c:	mov	x1, x0
  403460:	mov	x0, x2
  403464:	bl	403a08 <sqrt@plt+0x1f88>
  403468:	str	x0, [sp, #392]
  40346c:	mov	w1, #0x0                   	// #0
  403470:	ldr	x0, [sp, #392]
  403474:	bl	401750 <open@plt>
  403478:	str	w0, [sp, #388]
  40347c:	ldr	w0, [sp, #388]
  403480:	cmp	w0, #0x0
  403484:	b.ge	4034d0 <sqrt@plt+0x1a50>  // b.tcont
  403488:	add	x0, sp, #0xc8
  40348c:	ldr	x1, [sp, #392]
  403490:	bl	407448 <sqrt@plt+0x59c8>
  403494:	bl	401900 <__errno_location@plt>
  403498:	ldr	w0, [x0]
  40349c:	bl	4017f0 <strerror@plt>
  4034a0:	mov	x1, x0
  4034a4:	add	x0, sp, #0xd8
  4034a8:	bl	407448 <sqrt@plt+0x59c8>
  4034ac:	add	x2, sp, #0xd8
  4034b0:	add	x1, sp, #0xc8
  4034b4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4034b8:	add	x3, x0, #0x3b8
  4034bc:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4034c0:	add	x0, x0, #0xf50
  4034c4:	bl	407bd8 <sqrt@plt+0x6158>
  4034c8:	mov	w0, #0x0                   	// #0
  4034cc:	b	403a00 <sqrt@plt+0x1f80>
  4034d0:	add	x0, sp, #0x48
  4034d4:	mov	x1, x0
  4034d8:	ldr	w0, [sp, #388]
  4034dc:	bl	409b20 <_ZdlPvm@@Base+0x248>
  4034e0:	lsr	w0, w0, #31
  4034e4:	and	w0, w0, #0xff
  4034e8:	cmp	w0, #0x0
  4034ec:	b.eq	403538 <sqrt@plt+0x1ab8>  // b.none
  4034f0:	bl	401900 <__errno_location@plt>
  4034f4:	ldr	w0, [x0]
  4034f8:	bl	4017f0 <strerror@plt>
  4034fc:	mov	x1, x0
  403500:	add	x0, sp, #0xe8
  403504:	bl	407448 <sqrt@plt+0x59c8>
  403508:	add	x1, sp, #0xe8
  40350c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  403510:	add	x3, x0, #0x3b8
  403514:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  403518:	add	x2, x0, #0x3b8
  40351c:	adrp	x0, 409000 <sqrt@plt+0x7580>
  403520:	add	x0, x0, #0xf68
  403524:	bl	407bd8 <sqrt@plt+0x6158>
  403528:	ldr	w0, [sp, #388]
  40352c:	bl	401930 <close@plt>
  403530:	mov	w0, #0x0                   	// #0
  403534:	b	403a00 <sqrt@plt+0x1f80>
  403538:	ldr	x0, [sp, #160]
  40353c:	str	x0, [sp, #376]
  403540:	ldr	x0, [sp, #56]
  403544:	ldr	x0, [x0, #16]
  403548:	ldr	x0, [x0, #184]
  40354c:	ldr	x1, [sp, #376]
  403550:	cmp	x1, x0
  403554:	b.le	403594 <sqrt@plt+0x1b14>
  403558:	ldr	x0, [sp, #56]
  40355c:	ldr	x4, [x0, #16]
  403560:	ldr	x0, [sp, #56]
  403564:	ldr	x0, [x0, #16]
  403568:	ldr	w1, [x0, #16]
  40356c:	ldr	x0, [sp, #400]
  403570:	ldr	w0, [x0]
  403574:	add	w0, w1, w0
  403578:	mov	w3, w0
  40357c:	ldr	x2, [sp, #392]
  403580:	ldr	w1, [sp, #388]
  403584:	mov	x0, x4
  403588:	bl	4046c0 <sqrt@plt+0x2c40>
  40358c:	mov	w0, #0x0                   	// #0
  403590:	b	403a00 <sqrt@plt+0x1f80>
  403594:	str	wzr, [sp, #428]
  403598:	adrp	x0, 409000 <sqrt@plt+0x7580>
  40359c:	add	x1, x0, #0xf78
  4035a0:	ldr	w0, [sp, #388]
  4035a4:	bl	401a10 <fdopen@plt>
  4035a8:	str	x0, [sp, #368]
  4035ac:	ldr	x0, [sp, #368]
  4035b0:	cmp	x0, #0x0
  4035b4:	b.ne	4035ec <sqrt@plt+0x1b6c>  // b.any
  4035b8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4035bc:	add	x3, x0, #0x3b8
  4035c0:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4035c4:	add	x2, x0, #0x3b8
  4035c8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4035cc:	add	x1, x0, #0x3b8
  4035d0:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4035d4:	add	x0, x0, #0xf80
  4035d8:	bl	407bd8 <sqrt@plt+0x6158>
  4035dc:	ldr	w0, [sp, #388]
  4035e0:	bl	401930 <close@plt>
  4035e4:	mov	w0, #0x0                   	// #0
  4035e8:	b	403a00 <sqrt@plt+0x1f80>
  4035ec:	ldr	x0, [sp, #400]
  4035f0:	ldr	w0, [x0, #4]
  4035f4:	cmp	w0, #0x0
  4035f8:	b.eq	403628 <sqrt@plt+0x1ba8>  // b.none
  4035fc:	ldr	x0, [sp, #400]
  403600:	ldr	w0, [x0, #4]
  403604:	sxtw	x0, w0
  403608:	mov	w2, #0x0                   	// #0
  40360c:	mov	x1, x0
  403610:	ldr	x0, [sp, #368]
  403614:	bl	401a60 <fseek@plt>
  403618:	cmp	w0, #0x0
  40361c:	b.ge	403628 <sqrt@plt+0x1ba8>  // b.tcont
  403620:	mov	w0, #0x1                   	// #1
  403624:	b	40362c <sqrt@plt+0x1bac>
  403628:	mov	w0, #0x0                   	// #0
  40362c:	cmp	w0, #0x0
  403630:	b.eq	403678 <sqrt@plt+0x1bf8>  // b.none
  403634:	add	x0, sp, #0xf8
  403638:	ldr	x1, [sp, #392]
  40363c:	bl	407448 <sqrt@plt+0x59c8>
  403640:	bl	401900 <__errno_location@plt>
  403644:	ldr	w0, [x0]
  403648:	bl	4017f0 <strerror@plt>
  40364c:	mov	x1, x0
  403650:	add	x0, sp, #0x108
  403654:	bl	407448 <sqrt@plt+0x59c8>
  403658:	add	x2, sp, #0x108
  40365c:	add	x1, sp, #0xf8
  403660:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  403664:	add	x3, x0, #0x3b8
  403668:	adrp	x0, 409000 <sqrt@plt+0x7580>
  40366c:	add	x0, x0, #0xf90
  403670:	bl	407bd8 <sqrt@plt+0x6158>
  403674:	b	4039f4 <sqrt@plt+0x1f74>
  403678:	ldr	x0, [sp, #400]
  40367c:	ldr	w0, [x0, #8]
  403680:	str	w0, [sp, #424]
  403684:	str	wzr, [sp, #420]
  403688:	ldr	w0, [sp, #424]
  40368c:	cmp	w0, #0x0
  403690:	b.ne	40375c <sqrt@plt+0x1cdc>  // b.any
  403694:	ldr	x0, [sp, #368]
  403698:	bl	401730 <fileno@plt>
  40369c:	mov	w2, w0
  4036a0:	add	x0, sp, #0x48
  4036a4:	mov	x1, x0
  4036a8:	mov	w0, w2
  4036ac:	bl	409b20 <_ZdlPvm@@Base+0x248>
  4036b0:	lsr	w0, w0, #31
  4036b4:	and	w0, w0, #0xff
  4036b8:	cmp	w0, #0x0
  4036bc:	b.eq	40370c <sqrt@plt+0x1c8c>  // b.none
  4036c0:	add	x0, sp, #0x118
  4036c4:	ldr	x1, [sp, #392]
  4036c8:	bl	407448 <sqrt@plt+0x59c8>
  4036cc:	bl	401900 <__errno_location@plt>
  4036d0:	ldr	w0, [x0]
  4036d4:	bl	4017f0 <strerror@plt>
  4036d8:	mov	x1, x0
  4036dc:	add	x0, sp, #0x128
  4036e0:	bl	407448 <sqrt@plt+0x59c8>
  4036e4:	add	x2, sp, #0x128
  4036e8:	add	x1, sp, #0x118
  4036ec:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4036f0:	add	x3, x0, #0x3b8
  4036f4:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4036f8:	add	x0, x0, #0xfa8
  4036fc:	bl	407bd8 <sqrt@plt+0x6158>
  403700:	mov	w0, #0x1                   	// #1
  403704:	str	w0, [sp, #420]
  403708:	b	40375c <sqrt@plt+0x1cdc>
  40370c:	ldr	w0, [sp, #88]
  403710:	and	w0, w0, #0xf000
  403714:	cmp	w0, #0x8, lsl #12
  403718:	b.eq	403754 <sqrt@plt+0x1cd4>  // b.none
  40371c:	add	x0, sp, #0x138
  403720:	ldr	x1, [sp, #392]
  403724:	bl	407448 <sqrt@plt+0x59c8>
  403728:	add	x1, sp, #0x138
  40372c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  403730:	add	x3, x0, #0x3b8
  403734:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  403738:	add	x2, x0, #0x3b8
  40373c:	adrp	x0, 409000 <sqrt@plt+0x7580>
  403740:	add	x0, x0, #0xcf8
  403744:	bl	407bd8 <sqrt@plt+0x6158>
  403748:	mov	w0, #0x1                   	// #1
  40374c:	str	w0, [sp, #420]
  403750:	b	40375c <sqrt@plt+0x1cdc>
  403754:	ldr	x0, [sp, #120]
  403758:	str	w0, [sp, #424]
  40375c:	ldr	w0, [sp, #420]
  403760:	cmp	w0, #0x0
  403764:	b.ne	4039f4 <sqrt@plt+0x1f74>  // b.any
  403768:	ldr	w0, [sp, #424]
  40376c:	add	w1, w0, #0x1
  403770:	ldr	x0, [sp, #56]
  403774:	ldr	w0, [x0, #64]
  403778:	cmp	w1, w0
  40377c:	b.lt	4037c8 <sqrt@plt+0x1d48>  // b.tstop
  403780:	ldr	x0, [sp, #56]
  403784:	ldr	x0, [x0, #56]
  403788:	cmp	x0, #0x0
  40378c:	b.eq	40379c <sqrt@plt+0x1d1c>  // b.none
  403790:	ldr	x0, [sp, #56]
  403794:	ldr	x0, [x0, #56]
  403798:	bl	4018f0 <_ZdaPv@plt>
  40379c:	ldr	w0, [sp, #424]
  4037a0:	add	w1, w0, #0x2
  4037a4:	ldr	x0, [sp, #56]
  4037a8:	str	w1, [x0, #64]
  4037ac:	ldr	x0, [sp, #56]
  4037b0:	ldr	w0, [x0, #64]
  4037b4:	sxtw	x0, w0
  4037b8:	bl	4016a0 <_Znam@plt>
  4037bc:	mov	x1, x0
  4037c0:	ldr	x0, [sp, #56]
  4037c4:	str	x1, [x0, #56]
  4037c8:	ldr	x0, [sp, #56]
  4037cc:	ldr	x0, [x0, #56]
  4037d0:	add	x0, x0, #0x1
  4037d4:	ldrsw	x1, [sp, #424]
  4037d8:	ldr	x3, [sp, #368]
  4037dc:	mov	x2, x1
  4037e0:	mov	x1, #0x1                   	// #1
  4037e4:	bl	4016e0 <fread@plt>
  4037e8:	mov	x1, x0
  4037ec:	ldrsw	x0, [sp, #424]
  4037f0:	cmp	x1, x0
  4037f4:	cset	w0, ne  // ne = any
  4037f8:	and	w0, w0, #0xff
  4037fc:	cmp	w0, #0x0
  403800:	b.eq	403848 <sqrt@plt+0x1dc8>  // b.none
  403804:	add	x0, sp, #0x148
  403808:	ldr	x1, [sp, #392]
  40380c:	bl	407448 <sqrt@plt+0x59c8>
  403810:	bl	401900 <__errno_location@plt>
  403814:	ldr	w0, [x0]
  403818:	bl	4017f0 <strerror@plt>
  40381c:	mov	x1, x0
  403820:	add	x0, sp, #0x158
  403824:	bl	407448 <sqrt@plt+0x59c8>
  403828:	add	x2, sp, #0x158
  40382c:	add	x1, sp, #0x148
  403830:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  403834:	add	x3, x0, #0x3b8
  403838:	adrp	x0, 409000 <sqrt@plt+0x7580>
  40383c:	add	x0, x0, #0xfc0
  403840:	bl	407bd8 <sqrt@plt+0x6158>
  403844:	b	4039f4 <sqrt@plt+0x1f74>
  403848:	ldr	x0, [sp, #56]
  40384c:	ldr	x0, [x0, #56]
  403850:	mov	w1, #0xa                   	// #10
  403854:	strb	w1, [x0]
  403858:	mov	w0, #0x1                   	// #1
  40385c:	str	w0, [sp, #416]
  403860:	mov	w0, #0x1                   	// #1
  403864:	str	w0, [sp, #412]
  403868:	ldr	w1, [sp, #424]
  40386c:	ldr	w0, [sp, #416]
  403870:	cmp	w1, w0
  403874:	b.lt	403950 <sqrt@plt+0x1ed0>  // b.tstop
  403878:	ldr	x0, [sp, #56]
  40387c:	ldr	x1, [x0, #56]
  403880:	ldrsw	x0, [sp, #416]
  403884:	add	x0, x1, x0
  403888:	ldrb	w0, [x0]
  40388c:	cmp	w0, #0xd
  403890:	b.ne	4038fc <sqrt@plt+0x1e7c>  // b.any
  403894:	ldr	x0, [sp, #56]
  403898:	ldr	x1, [x0, #56]
  40389c:	ldr	w0, [sp, #416]
  4038a0:	add	w0, w0, #0x1
  4038a4:	str	w0, [sp, #416]
  4038a8:	ldrsw	x0, [sp, #416]
  4038ac:	add	x0, x1, x0
  4038b0:	ldrb	w0, [x0]
  4038b4:	cmp	w0, #0xa
  4038b8:	cset	w0, ne  // ne = any
  4038bc:	and	w0, w0, #0xff
  4038c0:	cmp	w0, #0x0
  4038c4:	b.eq	4038f0 <sqrt@plt+0x1e70>  // b.none
  4038c8:	ldr	x0, [sp, #56]
  4038cc:	ldr	x1, [x0, #56]
  4038d0:	ldr	w0, [sp, #412]
  4038d4:	add	w2, w0, #0x1
  4038d8:	str	w2, [sp, #412]
  4038dc:	sxtw	x0, w0
  4038e0:	add	x0, x1, x0
  4038e4:	mov	w1, #0xd                   	// #13
  4038e8:	strb	w1, [x0]
  4038ec:	b	4038fc <sqrt@plt+0x1e7c>
  4038f0:	ldr	w0, [sp, #424]
  4038f4:	sub	w0, w0, #0x1
  4038f8:	str	w0, [sp, #424]
  4038fc:	ldr	w1, [sp, #416]
  403900:	ldr	w0, [sp, #412]
  403904:	cmp	w1, w0
  403908:	b.eq	403934 <sqrt@plt+0x1eb4>  // b.none
  40390c:	ldr	x0, [sp, #56]
  403910:	ldr	x1, [x0, #56]
  403914:	ldrsw	x0, [sp, #416]
  403918:	add	x1, x1, x0
  40391c:	ldr	x0, [sp, #56]
  403920:	ldr	x2, [x0, #56]
  403924:	ldrsw	x0, [sp, #412]
  403928:	add	x0, x2, x0
  40392c:	ldrb	w1, [x1]
  403930:	strb	w1, [x0]
  403934:	ldr	w0, [sp, #416]
  403938:	add	w0, w0, #0x1
  40393c:	str	w0, [sp, #416]
  403940:	ldr	w0, [sp, #412]
  403944:	add	w0, w0, #0x1
  403948:	str	w0, [sp, #412]
  40394c:	b	403868 <sqrt@plt+0x1de8>
  403950:	ldr	x0, [sp, #56]
  403954:	ldr	x1, [x0, #56]
  403958:	ldrsw	x0, [sp, #424]
  40395c:	add	x0, x0, #0x1
  403960:	add	x0, x1, x0
  403964:	mov	w1, #0xa                   	// #10
  403968:	strb	w1, [x0]
  40396c:	ldr	x0, [sp, #56]
  403970:	ldr	x0, [x0, #56]
  403974:	add	x5, x0, #0x1
  403978:	ldr	x0, [sp, #56]
  40397c:	ldr	x1, [x0, #56]
  403980:	ldrsw	x0, [sp, #424]
  403984:	add	x0, x0, #0x2
  403988:	add	x0, x1, x0
  40398c:	ldr	x4, [sp, #24]
  403990:	ldr	x3, [sp, #32]
  403994:	mov	x2, x0
  403998:	mov	x1, x5
  40399c:	ldr	x0, [sp, #40]
  4039a0:	bl	405f0c <sqrt@plt+0x448c>
  4039a4:	str	w0, [sp, #428]
  4039a8:	ldr	w0, [sp, #428]
  4039ac:	cmp	w0, #0x0
  4039b0:	b.eq	4039f4 <sqrt@plt+0x1f74>  // b.none
  4039b4:	ldr	x0, [sp, #16]
  4039b8:	cmp	x0, #0x0
  4039bc:	b.eq	4039f4 <sqrt@plt+0x1f74>  // b.none
  4039c0:	ldr	x0, [sp, #56]
  4039c4:	ldr	x0, [x0, #16]
  4039c8:	ldr	w1, [x0, #16]
  4039cc:	ldr	x0, [sp, #400]
  4039d0:	ldr	w0, [x0]
  4039d4:	add	w1, w1, w0
  4039d8:	ldr	x0, [sp, #400]
  4039dc:	ldr	w2, [x0, #4]
  4039e0:	add	x0, sp, #0x168
  4039e4:	bl	4049d4 <sqrt@plt+0x2f54>
  4039e8:	ldr	x0, [sp, #16]
  4039ec:	ldr	x1, [sp, #360]
  4039f0:	str	x1, [x0]
  4039f4:	ldr	x0, [sp, #368]
  4039f8:	bl	401770 <fclose@plt>
  4039fc:	ldr	w0, [sp, #428]
  403a00:	ldp	x29, x30, [sp], #432
  403a04:	ret
  403a08:	stp	x29, x30, [sp, #-64]!
  403a0c:	mov	x29, sp
  403a10:	str	x19, [sp, #16]
  403a14:	str	x0, [sp, #40]
  403a18:	str	x1, [sp, #32]
  403a1c:	ldr	x0, [sp, #32]
  403a20:	ldrb	w0, [x0]
  403a24:	cmp	w0, #0x2f
  403a28:	b.ne	403a34 <sqrt@plt+0x1fb4>  // b.any
  403a2c:	ldr	x0, [sp, #32]
  403a30:	b	403b54 <sqrt@plt+0x20d4>
  403a34:	ldr	x0, [sp, #40]
  403a38:	ldr	x0, [x0, #128]
  403a3c:	str	x0, [sp, #56]
  403a40:	ldr	x0, [sp, #56]
  403a44:	ldrb	w0, [x0]
  403a48:	cmp	w0, #0x0
  403a4c:	b.eq	403a84 <sqrt@plt+0x2004>  // b.none
  403a50:	mov	w1, #0x0                   	// #0
  403a54:	ldr	x0, [sp, #56]
  403a58:	bl	4017c0 <strchr@plt>
  403a5c:	sub	x0, x0, #0x1
  403a60:	ldrb	w0, [x0]
  403a64:	mov	w1, w0
  403a68:	adrp	x0, 409000 <sqrt@plt+0x7580>
  403a6c:	add	x0, x0, #0xfe0
  403a70:	bl	4017c0 <strchr@plt>
  403a74:	cmp	x0, #0x0
  403a78:	b.ne	403a84 <sqrt@plt+0x2004>  // b.any
  403a7c:	mov	w0, #0x1                   	// #1
  403a80:	b	403a88 <sqrt@plt+0x2008>
  403a84:	mov	w0, #0x0                   	// #0
  403a88:	str	w0, [sp, #52]
  403a8c:	ldr	x0, [sp, #56]
  403a90:	bl	401710 <strlen@plt>
  403a94:	mov	w19, w0
  403a98:	ldr	x0, [sp, #32]
  403a9c:	bl	401710 <strlen@plt>
  403aa0:	add	w1, w19, w0
  403aa4:	ldr	w0, [sp, #52]
  403aa8:	add	w0, w1, w0
  403aac:	add	w0, w0, #0x1
  403ab0:	str	w0, [sp, #48]
  403ab4:	ldr	x0, [sp, #40]
  403ab8:	ldr	w0, [x0, #152]
  403abc:	ldr	w1, [sp, #48]
  403ac0:	cmp	w1, w0
  403ac4:	b.le	403b04 <sqrt@plt+0x2084>
  403ac8:	ldr	x0, [sp, #40]
  403acc:	ldr	x0, [x0, #144]
  403ad0:	cmp	x0, #0x0
  403ad4:	b.eq	403ae4 <sqrt@plt+0x2064>  // b.none
  403ad8:	ldr	x0, [sp, #40]
  403adc:	ldr	x0, [x0, #144]
  403ae0:	bl	4018f0 <_ZdaPv@plt>
  403ae4:	ldr	x0, [sp, #40]
  403ae8:	ldr	w1, [sp, #48]
  403aec:	str	w1, [x0, #152]
  403af0:	ldrsw	x0, [sp, #48]
  403af4:	bl	4016a0 <_Znam@plt>
  403af8:	mov	x1, x0
  403afc:	ldr	x0, [sp, #40]
  403b00:	str	x1, [x0, #144]
  403b04:	ldr	x0, [sp, #40]
  403b08:	ldr	x0, [x0, #144]
  403b0c:	ldr	x1, [sp, #56]
  403b10:	bl	401800 <strcpy@plt>
  403b14:	ldr	w0, [sp, #52]
  403b18:	cmp	w0, #0x0
  403b1c:	b.eq	403b3c <sqrt@plt+0x20bc>  // b.none
  403b20:	ldr	x0, [sp, #40]
  403b24:	ldr	x19, [x0, #144]
  403b28:	mov	x0, x19
  403b2c:	bl	401710 <strlen@plt>
  403b30:	add	x0, x19, x0
  403b34:	mov	w1, #0x2f                  	// #47
  403b38:	strh	w1, [x0]
  403b3c:	ldr	x0, [sp, #40]
  403b40:	ldr	x0, [x0, #144]
  403b44:	ldr	x1, [sp, #32]
  403b48:	bl	401a50 <strcat@plt>
  403b4c:	ldr	x0, [sp, #40]
  403b50:	ldr	x0, [x0, #144]
  403b54:	ldr	x19, [sp, #16]
  403b58:	ldp	x29, x30, [sp], #64
  403b5c:	ret
  403b60:	stp	x29, x30, [sp, #-80]!
  403b64:	mov	x29, sp
  403b68:	str	x0, [sp, #40]
  403b6c:	str	x1, [sp, #32]
  403b70:	str	x2, [sp, #24]
  403b74:	ldr	x0, [sp, #32]
  403b78:	ldr	x0, [x0]
  403b7c:	ldr	x1, [sp, #24]
  403b80:	cmp	x1, x0
  403b84:	b.ls	403bb4 <sqrt@plt+0x2134>  // b.plast
  403b88:	ldr	x0, [sp, #32]
  403b8c:	ldr	x0, [x0]
  403b90:	ldrb	w0, [x0]
  403b94:	mov	w1, w0
  403b98:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  403b9c:	add	x0, x0, #0xfa8
  403ba0:	bl	40498c <sqrt@plt+0x2f0c>
  403ba4:	cmp	w0, #0x0
  403ba8:	b.ne	403bb4 <sqrt@plt+0x2134>  // b.any
  403bac:	mov	w0, #0x1                   	// #1
  403bb0:	b	403bb8 <sqrt@plt+0x2138>
  403bb4:	mov	w0, #0x0                   	// #0
  403bb8:	cmp	w0, #0x0
  403bbc:	b.eq	403bd8 <sqrt@plt+0x2158>  // b.none
  403bc0:	ldr	x0, [sp, #32]
  403bc4:	ldr	x0, [x0]
  403bc8:	add	x1, x0, #0x1
  403bcc:	ldr	x0, [sp, #32]
  403bd0:	str	x1, [x0]
  403bd4:	b	403b74 <sqrt@plt+0x20f4>
  403bd8:	ldr	x0, [sp, #32]
  403bdc:	ldr	x0, [x0]
  403be0:	ldr	x1, [sp, #24]
  403be4:	cmp	x1, x0
  403be8:	b.hi	403bf4 <sqrt@plt+0x2174>  // b.pmore
  403bec:	mov	x0, #0x0                   	// #0
  403bf0:	b	403f20 <sqrt@plt+0x24a0>
  403bf4:	ldr	x0, [sp, #32]
  403bf8:	ldr	x0, [x0]
  403bfc:	str	x0, [sp, #56]
  403c00:	ldr	x0, [sp, #32]
  403c04:	ldr	x0, [x0]
  403c08:	ldr	x1, [sp, #24]
  403c0c:	cmp	x1, x0
  403c10:	b.ls	403c40 <sqrt@plt+0x21c0>  // b.plast
  403c14:	ldr	x0, [sp, #32]
  403c18:	ldr	x0, [x0]
  403c1c:	ldrb	w0, [x0]
  403c20:	mov	w1, w0
  403c24:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  403c28:	add	x0, x0, #0xfa8
  403c2c:	bl	40498c <sqrt@plt+0x2f0c>
  403c30:	cmp	w0, #0x0
  403c34:	b.eq	403c40 <sqrt@plt+0x21c0>  // b.none
  403c38:	mov	w0, #0x1                   	// #1
  403c3c:	b	403c44 <sqrt@plt+0x21c4>
  403c40:	mov	w0, #0x0                   	// #0
  403c44:	cmp	w0, #0x0
  403c48:	b.eq	403c64 <sqrt@plt+0x21e4>  // b.none
  403c4c:	ldr	x0, [sp, #32]
  403c50:	ldr	x0, [x0]
  403c54:	add	x1, x0, #0x1
  403c58:	ldr	x0, [sp, #32]
  403c5c:	str	x1, [x0]
  403c60:	b	403c00 <sqrt@plt+0x2180>
  403c64:	ldr	x0, [sp, #32]
  403c68:	ldr	x1, [x0]
  403c6c:	ldr	x0, [sp, #56]
  403c70:	sub	x0, x1, x0
  403c74:	str	w0, [sp, #76]
  403c78:	ldr	x0, [sp, #40]
  403c7c:	ldr	w0, [x0, #68]
  403c80:	ldr	w1, [sp, #76]
  403c84:	cmp	w1, w0
  403c88:	b.ge	403c94 <sqrt@plt+0x2214>  // b.tcont
  403c8c:	mov	x0, #0x0                   	// #0
  403c90:	b	403f20 <sqrt@plt+0x24a0>
  403c94:	ldr	x0, [sp, #40]
  403c98:	ldr	w0, [x0, #64]
  403c9c:	ldr	w1, [sp, #76]
  403ca0:	cmp	w1, w0
  403ca4:	b.le	403cb4 <sqrt@plt+0x2234>
  403ca8:	ldr	x0, [sp, #40]
  403cac:	ldr	w0, [x0, #64]
  403cb0:	str	w0, [sp, #76]
  403cb4:	mov	w0, #0x1                   	// #1
  403cb8:	str	w0, [sp, #72]
  403cbc:	str	wzr, [sp, #68]
  403cc0:	ldr	w1, [sp, #68]
  403cc4:	ldr	w0, [sp, #76]
  403cc8:	cmp	w1, w0
  403ccc:	b.ge	403d7c <sqrt@plt+0x22fc>  // b.tcont
  403cd0:	ldrsw	x0, [sp, #68]
  403cd4:	ldr	x1, [sp, #56]
  403cd8:	add	x0, x1, x0
  403cdc:	ldrb	w0, [x0]
  403ce0:	mov	w1, w0
  403ce4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  403ce8:	add	x0, x0, #0xba8
  403cec:	bl	40498c <sqrt@plt+0x2f0c>
  403cf0:	cmp	w0, #0x0
  403cf4:	cset	w0, ne  // ne = any
  403cf8:	and	w0, w0, #0xff
  403cfc:	cmp	w0, #0x0
  403d00:	b.eq	403d2c <sqrt@plt+0x22ac>  // b.none
  403d04:	ldrsw	x0, [sp, #68]
  403d08:	ldr	x1, [sp, #56]
  403d0c:	add	x1, x1, x0
  403d10:	ldr	x0, [sp, #40]
  403d14:	ldr	x2, [x0, #136]
  403d18:	ldrsw	x0, [sp, #68]
  403d1c:	add	x0, x2, x0
  403d20:	ldrb	w1, [x1]
  403d24:	strb	w1, [x0]
  403d28:	b	403d6c <sqrt@plt+0x22ec>
  403d2c:	ldrsw	x0, [sp, #68]
  403d30:	ldr	x1, [sp, #56]
  403d34:	add	x0, x1, x0
  403d38:	ldrb	w0, [x0]
  403d3c:	mov	w1, w0
  403d40:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  403d44:	add	x0, x0, #0x698
  403d48:	bl	4049b0 <sqrt@plt+0x2f30>
  403d4c:	mov	w2, w0
  403d50:	ldr	x0, [sp, #40]
  403d54:	ldr	x1, [x0, #136]
  403d58:	ldrsw	x0, [sp, #68]
  403d5c:	add	x0, x1, x0
  403d60:	and	w1, w2, #0xff
  403d64:	strb	w1, [x0]
  403d68:	str	wzr, [sp, #72]
  403d6c:	ldr	w0, [sp, #68]
  403d70:	add	w0, w0, #0x1
  403d74:	str	w0, [sp, #68]
  403d78:	b	403cc0 <sqrt@plt+0x2240>
  403d7c:	ldr	w0, [sp, #72]
  403d80:	cmp	w0, #0x0
  403d84:	b.eq	403dc0 <sqrt@plt+0x2340>  // b.none
  403d88:	ldr	w0, [sp, #76]
  403d8c:	cmp	w0, #0x4
  403d90:	b.ne	403db8 <sqrt@plt+0x2338>  // b.any
  403d94:	ldr	x0, [sp, #56]
  403d98:	ldrb	w0, [x0]
  403d9c:	cmp	w0, #0x31
  403da0:	b.ne	403db8 <sqrt@plt+0x2338>  // b.any
  403da4:	ldr	x0, [sp, #56]
  403da8:	add	x0, x0, #0x1
  403dac:	ldrb	w0, [x0]
  403db0:	cmp	w0, #0x39
  403db4:	b.eq	403dc0 <sqrt@plt+0x2340>  // b.none
  403db8:	mov	x0, #0x0                   	// #0
  403dbc:	b	403f20 <sqrt@plt+0x24a0>
  403dc0:	ldr	x0, [sp, #40]
  403dc4:	ldr	x0, [x0, #136]
  403dc8:	ldr	w1, [sp, #76]
  403dcc:	bl	406bb0 <sqrt@plt+0x5130>
  403dd0:	str	w0, [sp, #52]
  403dd4:	ldr	x0, [sp, #40]
  403dd8:	ldr	x0, [x0, #160]
  403ddc:	cmp	x0, #0x0
  403de0:	b.eq	403ebc <sqrt@plt+0x243c>  // b.none
  403de4:	ldr	x0, [sp, #40]
  403de8:	ldr	w0, [x0, #168]
  403dec:	mov	w1, w0
  403df0:	ldr	w0, [sp, #52]
  403df4:	udiv	w2, w0, w1
  403df8:	mul	w1, w2, w1
  403dfc:	sub	w0, w0, w1
  403e00:	str	w0, [sp, #64]
  403e04:	ldr	x0, [sp, #40]
  403e08:	ldr	x1, [x0, #160]
  403e0c:	ldrsw	x0, [sp, #64]
  403e10:	lsl	x0, x0, #3
  403e14:	add	x0, x1, x0
  403e18:	ldr	x0, [x0]
  403e1c:	cmp	x0, #0x0
  403e20:	b.eq	403ebc <sqrt@plt+0x243c>  // b.none
  403e24:	ldr	x0, [sp, #40]
  403e28:	ldr	x1, [x0, #160]
  403e2c:	ldrsw	x0, [sp, #64]
  403e30:	lsl	x0, x0, #3
  403e34:	add	x0, x1, x0
  403e38:	ldr	x0, [x0]
  403e3c:	bl	401710 <strlen@plt>
  403e40:	mov	x1, x0
  403e44:	ldrsw	x0, [sp, #76]
  403e48:	cmp	x1, x0
  403e4c:	b.ne	403e94 <sqrt@plt+0x2414>  // b.any
  403e50:	ldr	x0, [sp, #40]
  403e54:	ldr	x1, [x0, #160]
  403e58:	ldrsw	x0, [sp, #64]
  403e5c:	lsl	x0, x0, #3
  403e60:	add	x0, x1, x0
  403e64:	ldr	x3, [x0]
  403e68:	ldr	x0, [sp, #40]
  403e6c:	ldr	x0, [x0, #136]
  403e70:	ldrsw	x1, [sp, #76]
  403e74:	mov	x2, x1
  403e78:	mov	x1, x0
  403e7c:	mov	x0, x3
  403e80:	bl	401790 <memcmp@plt>
  403e84:	cmp	w0, #0x0
  403e88:	b.ne	403e94 <sqrt@plt+0x2414>  // b.any
  403e8c:	mov	x0, #0x0                   	// #0
  403e90:	b	403f20 <sqrt@plt+0x24a0>
  403e94:	ldr	w0, [sp, #64]
  403e98:	cmp	w0, #0x0
  403e9c:	b.ne	403eac <sqrt@plt+0x242c>  // b.any
  403ea0:	ldr	x0, [sp, #40]
  403ea4:	ldr	w0, [x0, #168]
  403ea8:	str	w0, [sp, #64]
  403eac:	ldr	w0, [sp, #64]
  403eb0:	sub	w0, w0, #0x1
  403eb4:	str	w0, [sp, #64]
  403eb8:	b	403e04 <sqrt@plt+0x2384>
  403ebc:	ldr	x0, [sp, #40]
  403ec0:	ldr	x2, [x0, #112]
  403ec4:	ldr	x0, [sp, #40]
  403ec8:	ldr	w0, [x0, #52]
  403ecc:	mov	w1, w0
  403ed0:	ldr	w0, [sp, #52]
  403ed4:	udiv	w3, w0, w1
  403ed8:	mul	w1, w3, w1
  403edc:	sub	w0, w0, w1
  403ee0:	sxtw	x0, w0
  403ee4:	lsl	x0, x0, #2
  403ee8:	add	x0, x2, x0
  403eec:	ldr	w0, [x0]
  403ef0:	str	w0, [sp, #48]
  403ef4:	ldr	w0, [sp, #48]
  403ef8:	cmp	w0, #0x0
  403efc:	b.lt	403f18 <sqrt@plt+0x2498>  // b.tstop
  403f00:	ldr	x0, [sp, #40]
  403f04:	ldr	x1, [x0, #120]
  403f08:	ldrsw	x0, [sp, #48]
  403f0c:	lsl	x0, x0, #2
  403f10:	add	x0, x1, x0
  403f14:	b	403f20 <sqrt@plt+0x24a0>
  403f18:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  403f1c:	add	x0, x0, #0x210
  403f20:	ldp	x29, x30, [sp], #80
  403f24:	ret
  403f28:	sub	sp, sp, #0x20
  403f2c:	str	x0, [sp, #24]
  403f30:	str	x1, [sp, #16]
  403f34:	str	x2, [sp, #8]
  403f38:	ldr	x0, [sp, #16]
  403f3c:	ldr	w0, [x0]
  403f40:	cmp	w0, #0x0
  403f44:	b.lt	403fc0 <sqrt@plt+0x2540>  // b.tstop
  403f48:	ldr	x0, [sp, #8]
  403f4c:	ldr	w0, [x0]
  403f50:	cmp	w0, #0x0
  403f54:	b.lt	403f80 <sqrt@plt+0x2500>  // b.tstop
  403f58:	ldr	x0, [sp, #8]
  403f5c:	ldr	w1, [x0]
  403f60:	ldr	x0, [sp, #16]
  403f64:	ldr	w0, [x0]
  403f68:	cmp	w1, w0
  403f6c:	b.ge	403f80 <sqrt@plt+0x2500>  // b.tcont
  403f70:	ldr	x0, [sp, #8]
  403f74:	add	x0, x0, #0x4
  403f78:	str	x0, [sp, #8]
  403f7c:	b	403f48 <sqrt@plt+0x24c8>
  403f80:	ldr	x0, [sp, #8]
  403f84:	ldr	w1, [x0]
  403f88:	ldr	x0, [sp, #16]
  403f8c:	ldr	w0, [x0]
  403f90:	cmp	w1, w0
  403f94:	b.ne	403fb0 <sqrt@plt+0x2530>  // b.any
  403f98:	ldr	x0, [sp, #24]
  403f9c:	add	x1, x0, #0x4
  403fa0:	str	x1, [sp, #24]
  403fa4:	ldr	x1, [sp, #8]
  403fa8:	ldr	w1, [x1]
  403fac:	str	w1, [x0]
  403fb0:	ldr	x0, [sp, #16]
  403fb4:	add	x0, x0, #0x4
  403fb8:	str	x0, [sp, #16]
  403fbc:	b	403f38 <sqrt@plt+0x24b8>
  403fc0:	ldr	x0, [sp, #24]
  403fc4:	add	x1, x0, #0x4
  403fc8:	str	x1, [sp, #24]
  403fcc:	mov	w1, #0xffffffff            	// #-1
  403fd0:	str	w1, [x0]
  403fd4:	nop
  403fd8:	add	sp, sp, #0x20
  403fdc:	ret
  403fe0:	stp	x29, x30, [sp, #-112]!
  403fe4:	mov	x29, sp
  403fe8:	str	x0, [sp, #40]
  403fec:	str	x1, [sp, #32]
  403ff0:	str	w2, [sp, #28]
  403ff4:	str	x3, [sp, #16]
  403ff8:	ldr	x1, [sp, #32]
  403ffc:	ldrsw	x0, [sp, #28]
  404000:	add	x0, x1, x0
  404004:	str	x0, [sp, #72]
  404008:	ldr	x0, [sp, #16]
  40400c:	ldr	x0, [x0]
  404010:	cmp	x0, #0x0
  404014:	b.eq	40403c <sqrt@plt+0x25bc>  // b.none
  404018:	ldr	x0, [sp, #16]
  40401c:	ldr	x0, [x0]
  404020:	cmp	x0, #0x0
  404024:	b.eq	404034 <sqrt@plt+0x25b4>  // b.none
  404028:	ldr	x0, [sp, #16]
  40402c:	ldr	x0, [x0]
  404030:	bl	4018f0 <_ZdaPv@plt>
  404034:	ldr	x0, [sp, #16]
  404038:	str	xzr, [x0]
  40403c:	str	xzr, [sp, #104]
  404040:	ldr	x0, [sp, #32]
  404044:	ldr	x1, [sp, #72]
  404048:	cmp	x1, x0
  40404c:	b.ls	40407c <sqrt@plt+0x25fc>  // b.plast
  404050:	add	x0, sp, #0x20
  404054:	ldr	x2, [sp, #72]
  404058:	mov	x1, x0
  40405c:	ldr	x0, [sp, #40]
  404060:	bl	403b60 <sqrt@plt+0x20e0>
  404064:	str	x0, [sp, #104]
  404068:	ldr	x0, [sp, #104]
  40406c:	cmp	x0, #0x0
  404070:	b.ne	40407c <sqrt@plt+0x25fc>  // b.any
  404074:	mov	w0, #0x1                   	// #1
  404078:	b	404080 <sqrt@plt+0x2600>
  40407c:	mov	w0, #0x0                   	// #0
  404080:	cmp	w0, #0x0
  404084:	b.eq	40408c <sqrt@plt+0x260c>  // b.none
  404088:	b	404040 <sqrt@plt+0x25c0>
  40408c:	ldr	x0, [sp, #104]
  404090:	cmp	x0, #0x0
  404094:	b.ne	4040a0 <sqrt@plt+0x2620>  // b.any
  404098:	mov	x0, #0x0                   	// #0
  40409c:	b	4042b8 <sqrt@plt+0x2838>
  4040a0:	ldr	x0, [sp, #104]
  4040a4:	ldr	w0, [x0]
  4040a8:	cmp	w0, #0x0
  4040ac:	b.ge	4040b8 <sqrt@plt+0x2638>  // b.tcont
  4040b0:	ldr	x0, [sp, #104]
  4040b4:	b	4042b8 <sqrt@plt+0x2838>
  4040b8:	str	xzr, [sp, #96]
  4040bc:	ldr	x0, [sp, #32]
  4040c0:	ldr	x1, [sp, #72]
  4040c4:	cmp	x1, x0
  4040c8:	b.ls	4040f8 <sqrt@plt+0x2678>  // b.plast
  4040cc:	add	x0, sp, #0x20
  4040d0:	ldr	x2, [sp, #72]
  4040d4:	mov	x1, x0
  4040d8:	ldr	x0, [sp, #40]
  4040dc:	bl	403b60 <sqrt@plt+0x20e0>
  4040e0:	str	x0, [sp, #96]
  4040e4:	ldr	x0, [sp, #96]
  4040e8:	cmp	x0, #0x0
  4040ec:	b.ne	4040f8 <sqrt@plt+0x2678>  // b.any
  4040f0:	mov	w0, #0x1                   	// #1
  4040f4:	b	4040fc <sqrt@plt+0x267c>
  4040f8:	mov	w0, #0x0                   	// #0
  4040fc:	cmp	w0, #0x0
  404100:	b.eq	404108 <sqrt@plt+0x2688>  // b.none
  404104:	b	4040bc <sqrt@plt+0x263c>
  404108:	ldr	x0, [sp, #96]
  40410c:	cmp	x0, #0x0
  404110:	b.ne	40411c <sqrt@plt+0x269c>  // b.any
  404114:	ldr	x0, [sp, #104]
  404118:	b	4042b8 <sqrt@plt+0x2838>
  40411c:	ldr	x0, [sp, #96]
  404120:	ldr	w0, [x0]
  404124:	cmp	w0, #0x0
  404128:	b.ge	404134 <sqrt@plt+0x26b4>  // b.tcont
  40412c:	ldr	x0, [sp, #96]
  404130:	b	4042b8 <sqrt@plt+0x2838>
  404134:	ldr	x0, [sp, #104]
  404138:	str	x0, [sp, #88]
  40413c:	ldr	x0, [sp, #88]
  404140:	ldr	w0, [x0]
  404144:	cmp	w0, #0x0
  404148:	b.lt	40415c <sqrt@plt+0x26dc>  // b.tstop
  40414c:	ldr	x0, [sp, #88]
  404150:	add	x0, x0, #0x4
  404154:	str	x0, [sp, #88]
  404158:	b	40413c <sqrt@plt+0x26bc>
  40415c:	ldr	x1, [sp, #88]
  404160:	ldr	x0, [sp, #104]
  404164:	sub	x0, x1, x0
  404168:	asr	x0, x0, #2
  40416c:	str	w0, [sp, #84]
  404170:	ldr	x0, [sp, #96]
  404174:	str	x0, [sp, #88]
  404178:	ldr	x0, [sp, #88]
  40417c:	ldr	w0, [x0]
  404180:	cmp	w0, #0x0
  404184:	b.lt	404198 <sqrt@plt+0x2718>  // b.tstop
  404188:	ldr	x0, [sp, #88]
  40418c:	add	x0, x0, #0x4
  404190:	str	x0, [sp, #88]
  404194:	b	404178 <sqrt@plt+0x26f8>
  404198:	ldr	x1, [sp, #88]
  40419c:	ldr	x0, [sp, #96]
  4041a0:	sub	x0, x1, x0
  4041a4:	asr	x0, x0, #2
  4041a8:	mov	x1, x0
  4041ac:	ldrsw	x0, [sp, #84]
  4041b0:	cmp	x1, x0
  4041b4:	b.ge	4041cc <sqrt@plt+0x274c>  // b.tcont
  4041b8:	ldr	x1, [sp, #88]
  4041bc:	ldr	x0, [sp, #96]
  4041c0:	sub	x0, x1, x0
  4041c4:	asr	x0, x0, #2
  4041c8:	str	w0, [sp, #84]
  4041cc:	ldr	w0, [sp, #84]
  4041d0:	add	w0, w0, #0x1
  4041d4:	sxtw	x0, w0
  4041d8:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4041dc:	cmp	x0, x1
  4041e0:	b.hi	404204 <sqrt@plt+0x2784>  // b.pmore
  4041e4:	lsl	x0, x0, #2
  4041e8:	bl	4016a0 <_Znam@plt>
  4041ec:	str	x0, [sp, #64]
  4041f0:	ldr	x2, [sp, #96]
  4041f4:	ldr	x1, [sp, #104]
  4041f8:	ldr	x0, [sp, #64]
  4041fc:	bl	403f28 <sqrt@plt+0x24a8>
  404200:	b	404208 <sqrt@plt+0x2788>
  404204:	bl	401920 <__cxa_throw_bad_array_new_length@plt>
  404208:	ldr	x0, [sp, #32]
  40420c:	ldr	x1, [sp, #72]
  404210:	cmp	x1, x0
  404214:	b.ls	4042a8 <sqrt@plt+0x2828>  // b.plast
  404218:	add	x0, sp, #0x20
  40421c:	ldr	x2, [sp, #72]
  404220:	mov	x1, x0
  404224:	ldr	x0, [sp, #40]
  404228:	bl	403b60 <sqrt@plt+0x20e0>
  40422c:	str	x0, [sp, #56]
  404230:	ldr	x0, [sp, #56]
  404234:	cmp	x0, #0x0
  404238:	b.eq	404208 <sqrt@plt+0x2788>  // b.none
  40423c:	ldr	x0, [sp, #56]
  404240:	ldr	w0, [x0]
  404244:	cmp	w0, #0x0
  404248:	b.ge	404268 <sqrt@plt+0x27e8>  // b.tcont
  40424c:	ldr	x0, [sp, #64]
  404250:	cmp	x0, #0x0
  404254:	b.eq	404260 <sqrt@plt+0x27e0>  // b.none
  404258:	ldr	x0, [sp, #64]
  40425c:	bl	4018f0 <_ZdaPv@plt>
  404260:	ldr	x0, [sp, #56]
  404264:	b	4042b8 <sqrt@plt+0x2838>
  404268:	ldr	x2, [sp, #56]
  40426c:	ldr	x1, [sp, #64]
  404270:	ldr	x0, [sp, #64]
  404274:	bl	403f28 <sqrt@plt+0x24a8>
  404278:	ldr	x0, [sp, #64]
  40427c:	ldr	w0, [x0]
  404280:	cmp	w0, #0x0
  404284:	b.ge	404208 <sqrt@plt+0x2788>  // b.tcont
  404288:	ldr	x0, [sp, #64]
  40428c:	cmp	x0, #0x0
  404290:	b.eq	40429c <sqrt@plt+0x281c>  // b.none
  404294:	ldr	x0, [sp, #64]
  404298:	bl	4018f0 <_ZdaPv@plt>
  40429c:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4042a0:	add	x0, x0, #0x210
  4042a4:	b	4042b8 <sqrt@plt+0x2838>
  4042a8:	ldr	x0, [sp, #16]
  4042ac:	ldr	x1, [sp, #64]
  4042b0:	str	x1, [x0]
  4042b4:	ldr	x0, [sp, #64]
  4042b8:	ldp	x29, x30, [sp], #112
  4042bc:	ret
  4042c0:	stp	x29, x30, [sp, #-128]!
  4042c4:	mov	x29, sp
  4042c8:	str	x19, [sp, #16]
  4042cc:	str	x0, [sp, #40]
  4042d0:	ldr	x0, [sp, #40]
  4042d4:	ldr	w0, [x0, #72]
  4042d8:	cmp	w0, #0x0
  4042dc:	b.le	4046b0 <sqrt@plt+0x2c30>
  4042e0:	ldr	x0, [sp, #40]
  4042e4:	ldr	x0, [x0, #128]
  4042e8:	mov	w1, #0x0                   	// #0
  4042ec:	bl	4017c0 <strchr@plt>
  4042f0:	add	x0, x0, #0x1
  4042f4:	mov	x1, x0
  4042f8:	ldr	x0, [sp, #40]
  4042fc:	bl	403a08 <sqrt@plt+0x1f88>
  404300:	str	x0, [sp, #96]
  404304:	bl	401900 <__errno_location@plt>
  404308:	str	wzr, [x0]
  40430c:	adrp	x0, 409000 <sqrt@plt+0x7580>
  404310:	add	x1, x0, #0xf78
  404314:	ldr	x0, [sp, #96]
  404318:	bl	401910 <fopen@plt>
  40431c:	str	x0, [sp, #88]
  404320:	ldr	x0, [sp, #88]
  404324:	cmp	x0, #0x0
  404328:	b.ne	404370 <sqrt@plt+0x28f0>  // b.any
  40432c:	add	x0, sp, #0x38
  404330:	ldr	x1, [sp, #96]
  404334:	bl	407448 <sqrt@plt+0x59c8>
  404338:	bl	401900 <__errno_location@plt>
  40433c:	ldr	w0, [x0]
  404340:	bl	4017f0 <strerror@plt>
  404344:	mov	x1, x0
  404348:	add	x0, sp, #0x48
  40434c:	bl	407448 <sqrt@plt+0x59c8>
  404350:	add	x2, sp, #0x48
  404354:	add	x1, sp, #0x38
  404358:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  40435c:	add	x3, x0, #0x3b8
  404360:	adrp	x0, 409000 <sqrt@plt+0x7580>
  404364:	add	x0, x0, #0xf50
  404368:	bl	407bd8 <sqrt@plt+0x6158>
  40436c:	b	4046b4 <sqrt@plt+0x2c34>
  404370:	ldr	x0, [sp, #40]
  404374:	ldr	w0, [x0, #72]
  404378:	lsl	w0, w0, #1
  40437c:	add	w1, w0, #0x1
  404380:	ldr	x0, [sp, #40]
  404384:	str	w1, [x0, #168]
  404388:	ldr	x0, [sp, #40]
  40438c:	ldr	w0, [x0, #168]
  404390:	bl	409908 <_ZdlPvm@@Base+0x30>
  404394:	cmp	w0, #0x0
  404398:	cset	w0, eq  // eq = none
  40439c:	and	w0, w0, #0xff
  4043a0:	cmp	w0, #0x0
  4043a4:	b.eq	4043c0 <sqrt@plt+0x2940>  // b.none
  4043a8:	ldr	x0, [sp, #40]
  4043ac:	ldr	w0, [x0, #168]
  4043b0:	add	w1, w0, #0x1
  4043b4:	ldr	x0, [sp, #40]
  4043b8:	str	w1, [x0, #168]
  4043bc:	b	404388 <sqrt@plt+0x2908>
  4043c0:	ldr	x0, [sp, #40]
  4043c4:	ldr	w0, [x0, #168]
  4043c8:	sxtw	x0, w0
  4043cc:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  4043d0:	cmp	x0, x1
  4043d4:	b.hi	4043f4 <sqrt@plt+0x2974>  // b.pmore
  4043d8:	lsl	x0, x0, #3
  4043dc:	bl	4016a0 <_Znam@plt>
  4043e0:	mov	x1, x0
  4043e4:	ldr	x0, [sp, #40]
  4043e8:	str	x1, [x0, #160]
  4043ec:	str	wzr, [sp, #124]
  4043f0:	b	4043f8 <sqrt@plt+0x2978>
  4043f4:	bl	401920 <__cxa_throw_bad_array_new_length@plt>
  4043f8:	ldr	x0, [sp, #40]
  4043fc:	ldr	w0, [x0, #168]
  404400:	ldr	w1, [sp, #124]
  404404:	cmp	w1, w0
  404408:	b.ge	404434 <sqrt@plt+0x29b4>  // b.tcont
  40440c:	ldr	x0, [sp, #40]
  404410:	ldr	x1, [x0, #160]
  404414:	ldrsw	x0, [sp, #124]
  404418:	lsl	x0, x0, #3
  40441c:	add	x0, x1, x0
  404420:	str	xzr, [x0]
  404424:	ldr	w0, [sp, #124]
  404428:	add	w0, w0, #0x1
  40442c:	str	w0, [sp, #124]
  404430:	b	4043f8 <sqrt@plt+0x2978>
  404434:	str	wzr, [sp, #120]
  404438:	str	wzr, [sp, #116]
  40443c:	ldr	x0, [sp, #88]
  404440:	bl	401860 <getc@plt>
  404444:	str	w0, [sp, #112]
  404448:	ldr	w0, [sp, #112]
  40444c:	cmn	w0, #0x1
  404450:	b.eq	40447c <sqrt@plt+0x29fc>  // b.none
  404454:	ldr	w0, [sp, #112]
  404458:	and	w0, w0, #0xff
  40445c:	mov	w1, w0
  404460:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404464:	add	x0, x0, #0xfa8
  404468:	bl	40498c <sqrt@plt+0x2f0c>
  40446c:	cmp	w0, #0x0
  404470:	b.ne	40447c <sqrt@plt+0x29fc>  // b.any
  404474:	mov	w0, #0x1                   	// #1
  404478:	b	404480 <sqrt@plt+0x2a00>
  40447c:	mov	w0, #0x0                   	// #0
  404480:	cmp	w0, #0x0
  404484:	b.eq	404498 <sqrt@plt+0x2a18>  // b.none
  404488:	ldr	x0, [sp, #88]
  40448c:	bl	401860 <getc@plt>
  404490:	str	w0, [sp, #112]
  404494:	b	404448 <sqrt@plt+0x29c8>
  404498:	ldr	w0, [sp, #112]
  40449c:	cmn	w0, #0x1
  4044a0:	b.eq	404690 <sqrt@plt+0x2c10>  // b.none
  4044a4:	ldr	x0, [sp, #40]
  4044a8:	ldr	w0, [x0, #64]
  4044ac:	ldr	w1, [sp, #116]
  4044b0:	cmp	w1, w0
  4044b4:	b.ge	4044f8 <sqrt@plt+0x2a78>  // b.tcont
  4044b8:	ldr	w0, [sp, #112]
  4044bc:	and	w0, w0, #0xff
  4044c0:	mov	w1, w0
  4044c4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4044c8:	add	x0, x0, #0x698
  4044cc:	bl	4049b0 <sqrt@plt+0x2f30>
  4044d0:	mov	w3, w0
  4044d4:	ldr	x0, [sp, #40]
  4044d8:	ldr	x1, [x0, #136]
  4044dc:	ldr	w0, [sp, #116]
  4044e0:	add	w2, w0, #0x1
  4044e4:	str	w2, [sp, #116]
  4044e8:	sxtw	x0, w0
  4044ec:	add	x0, x1, x0
  4044f0:	and	w1, w3, #0xff
  4044f4:	strb	w1, [x0]
  4044f8:	ldr	x0, [sp, #88]
  4044fc:	bl	401860 <getc@plt>
  404500:	str	w0, [sp, #112]
  404504:	ldr	w0, [sp, #112]
  404508:	cmn	w0, #0x1
  40450c:	b.eq	404538 <sqrt@plt+0x2ab8>  // b.none
  404510:	ldr	w0, [sp, #112]
  404514:	and	w0, w0, #0xff
  404518:	mov	w1, w0
  40451c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404520:	add	x0, x0, #0xfa8
  404524:	bl	40498c <sqrt@plt+0x2f0c>
  404528:	cmp	w0, #0x0
  40452c:	b.eq	404538 <sqrt@plt+0x2ab8>  // b.none
  404530:	mov	w0, #0x1                   	// #1
  404534:	b	40453c <sqrt@plt+0x2abc>
  404538:	mov	w0, #0x0                   	// #0
  40453c:	cmp	w0, #0x0
  404540:	b.eq	404548 <sqrt@plt+0x2ac8>  // b.none
  404544:	b	4044a4 <sqrt@plt+0x2a24>
  404548:	ldr	x0, [sp, #40]
  40454c:	ldr	w0, [x0, #68]
  404550:	ldr	w1, [sp, #116]
  404554:	cmp	w1, w0
  404558:	b.lt	404650 <sqrt@plt+0x2bd0>  // b.tstop
  40455c:	ldr	x0, [sp, #40]
  404560:	ldr	x0, [x0, #136]
  404564:	ldr	w1, [sp, #116]
  404568:	bl	406bb0 <sqrt@plt+0x5130>
  40456c:	ldr	x1, [sp, #40]
  404570:	ldr	w1, [x1, #168]
  404574:	udiv	w2, w0, w1
  404578:	mul	w1, w2, w1
  40457c:	sub	w0, w0, w1
  404580:	str	w0, [sp, #108]
  404584:	ldr	x0, [sp, #40]
  404588:	ldr	x1, [x0, #160]
  40458c:	ldrsw	x0, [sp, #108]
  404590:	lsl	x0, x0, #3
  404594:	add	x0, x1, x0
  404598:	ldr	x0, [x0]
  40459c:	cmp	x0, #0x0
  4045a0:	b.eq	4045cc <sqrt@plt+0x2b4c>  // b.none
  4045a4:	ldr	w0, [sp, #108]
  4045a8:	cmp	w0, #0x0
  4045ac:	b.ne	4045bc <sqrt@plt+0x2b3c>  // b.any
  4045b0:	ldr	x0, [sp, #40]
  4045b4:	ldr	w0, [x0, #168]
  4045b8:	str	w0, [sp, #108]
  4045bc:	ldr	w0, [sp, #108]
  4045c0:	sub	w0, w0, #0x1
  4045c4:	str	w0, [sp, #108]
  4045c8:	b	404584 <sqrt@plt+0x2b04>
  4045cc:	ldr	w0, [sp, #116]
  4045d0:	add	w0, w0, #0x1
  4045d4:	sxtw	x2, w0
  4045d8:	ldr	x0, [sp, #40]
  4045dc:	ldr	x1, [x0, #160]
  4045e0:	ldrsw	x0, [sp, #108]
  4045e4:	lsl	x0, x0, #3
  4045e8:	add	x19, x1, x0
  4045ec:	mov	x0, x2
  4045f0:	bl	4016a0 <_Znam@plt>
  4045f4:	str	x0, [x19]
  4045f8:	ldr	x0, [sp, #40]
  4045fc:	ldr	x1, [x0, #160]
  404600:	ldrsw	x0, [sp, #108]
  404604:	lsl	x0, x0, #3
  404608:	add	x0, x1, x0
  40460c:	ldr	x3, [x0]
  404610:	ldr	x0, [sp, #40]
  404614:	ldr	x0, [x0, #136]
  404618:	ldrsw	x1, [sp, #116]
  40461c:	mov	x2, x1
  404620:	mov	x1, x0
  404624:	mov	x0, x3
  404628:	bl	4016d0 <memcpy@plt>
  40462c:	ldr	x0, [sp, #40]
  404630:	ldr	x1, [x0, #160]
  404634:	ldrsw	x0, [sp, #108]
  404638:	lsl	x0, x0, #3
  40463c:	add	x0, x1, x0
  404640:	ldr	x1, [x0]
  404644:	ldrsw	x0, [sp, #116]
  404648:	add	x0, x1, x0
  40464c:	strb	wzr, [x0]
  404650:	ldr	w0, [sp, #120]
  404654:	add	w0, w0, #0x1
  404658:	str	w0, [sp, #120]
  40465c:	ldr	x0, [sp, #40]
  404660:	ldr	w0, [x0, #72]
  404664:	ldr	w1, [sp, #120]
  404668:	cmp	w1, w0
  40466c:	cset	w0, ge  // ge = tcont
  404670:	and	w0, w0, #0xff
  404674:	cmp	w0, #0x0
  404678:	b.ne	404698 <sqrt@plt+0x2c18>  // b.any
  40467c:	str	wzr, [sp, #116]
  404680:	ldr	w0, [sp, #112]
  404684:	cmn	w0, #0x1
  404688:	b.eq	4046a0 <sqrt@plt+0x2c20>  // b.none
  40468c:	b	40443c <sqrt@plt+0x29bc>
  404690:	nop
  404694:	b	4046a4 <sqrt@plt+0x2c24>
  404698:	nop
  40469c:	b	4046a4 <sqrt@plt+0x2c24>
  4046a0:	nop
  4046a4:	ldr	x0, [sp, #88]
  4046a8:	bl	401770 <fclose@plt>
  4046ac:	b	4046b4 <sqrt@plt+0x2c34>
  4046b0:	nop
  4046b4:	ldr	x19, [sp, #16]
  4046b8:	ldp	x29, x30, [sp], #128
  4046bc:	ret
  4046c0:	stp	x29, x30, [sp, #-96]!
  4046c4:	mov	x29, sp
  4046c8:	str	x0, [sp, #40]
  4046cc:	str	w1, [sp, #36]
  4046d0:	str	x2, [sp, #24]
  4046d4:	str	w3, [sp, #32]
  4046d8:	ldr	x0, [sp, #40]
  4046dc:	add	x0, x0, #0x20
  4046e0:	str	x0, [sp, #88]
  4046e4:	ldr	x0, [sp, #88]
  4046e8:	ldr	x0, [x0]
  4046ec:	cmp	x0, #0x0
  4046f0:	b.eq	40472c <sqrt@plt+0x2cac>  // b.none
  4046f4:	ldr	x0, [sp, #88]
  4046f8:	ldr	x0, [x0]
  4046fc:	ldr	x1, [sp, #24]
  404700:	bl	406a88 <sqrt@plt+0x5008>
  404704:	cmp	w0, #0x0
  404708:	cset	w0, ne  // ne = any
  40470c:	and	w0, w0, #0xff
  404710:	cmp	w0, #0x0
  404714:	b.ne	404784 <sqrt@plt+0x2d04>  // b.any
  404718:	ldr	x0, [sp, #88]
  40471c:	ldr	x0, [x0]
  404720:	add	x0, x0, #0x18
  404724:	str	x0, [sp, #88]
  404728:	b	4046e4 <sqrt@plt+0x2c64>
  40472c:	ldr	w2, [sp, #32]
  404730:	ldr	x1, [sp, #24]
  404734:	ldr	w0, [sp, #36]
  404738:	bl	406108 <sqrt@plt+0x4688>
  40473c:	mov	x1, x0
  404740:	ldr	x0, [sp, #88]
  404744:	str	x1, [x0]
  404748:	add	x0, sp, #0x38
  40474c:	ldr	x1, [sp, #24]
  404750:	bl	407448 <sqrt@plt+0x59c8>
  404754:	ldr	x0, [sp, #40]
  404758:	ldr	x1, [x0, #8]
  40475c:	add	x0, sp, #0x48
  404760:	bl	407448 <sqrt@plt+0x59c8>
  404764:	add	x2, sp, #0x48
  404768:	add	x1, sp, #0x38
  40476c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  404770:	add	x3, x0, #0x3b8
  404774:	adrp	x0, 409000 <sqrt@plt+0x7580>
  404778:	add	x0, x0, #0xfe8
  40477c:	bl	407c14 <sqrt@plt+0x6194>
  404780:	b	404788 <sqrt@plt+0x2d08>
  404784:	nop
  404788:	ldp	x29, x30, [sp], #96
  40478c:	ret
  404790:	stp	x29, x30, [sp, #-256]!
  404794:	mov	x29, sp
  404798:	str	x0, [sp, #24]
  40479c:	ldr	x0, [sp, #24]
  4047a0:	ldr	x1, [x0, #128]
  4047a4:	ldr	x0, [sp, #24]
  4047a8:	ldr	w0, [x0, #60]
  4047ac:	sxtw	x0, w0
  4047b0:	add	x0, x1, x0
  4047b4:	str	x0, [sp, #240]
  4047b8:	ldr	x0, [sp, #24]
  4047bc:	ldr	x0, [x0, #176]
  4047c0:	mov	w1, #0x0                   	// #0
  4047c4:	bl	4017c0 <strchr@plt>
  4047c8:	add	x0, x0, #0x1
  4047cc:	str	x0, [sp, #248]
  4047d0:	ldr	x1, [sp, #248]
  4047d4:	ldr	x0, [sp, #240]
  4047d8:	cmp	x1, x0
  4047dc:	b.cs	404914 <sqrt@plt+0x2e94>  // b.hs, b.nlast
  4047e0:	ldr	x1, [sp, #248]
  4047e4:	ldr	x0, [sp, #24]
  4047e8:	bl	403a08 <sqrt@plt+0x1f88>
  4047ec:	str	x0, [sp, #232]
  4047f0:	add	x0, sp, #0x20
  4047f4:	mov	x1, x0
  4047f8:	ldr	x0, [sp, #232]
  4047fc:	bl	409b10 <_ZdlPvm@@Base+0x238>
  404800:	lsr	w0, w0, #31
  404804:	and	w0, w0, #0xff
  404808:	cmp	w0, #0x0
  40480c:	b.eq	404854 <sqrt@plt+0x2dd4>  // b.none
  404810:	add	x0, sp, #0xa0
  404814:	ldr	x1, [sp, #232]
  404818:	bl	407448 <sqrt@plt+0x59c8>
  40481c:	bl	401900 <__errno_location@plt>
  404820:	ldr	w0, [x0]
  404824:	bl	4017f0 <strerror@plt>
  404828:	mov	x1, x0
  40482c:	add	x0, sp, #0xb0
  404830:	bl	407448 <sqrt@plt+0x59c8>
  404834:	add	x2, sp, #0xb0
  404838:	add	x1, sp, #0xa0
  40483c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  404840:	add	x3, x0, #0x3b8
  404844:	adrp	x0, 409000 <sqrt@plt+0x7580>
  404848:	add	x0, x0, #0xfa8
  40484c:	bl	407bd8 <sqrt@plt+0x6158>
  404850:	b	4048fc <sqrt@plt+0x2e7c>
  404854:	ldr	x1, [sp, #120]
  404858:	ldr	x0, [sp, #24]
  40485c:	ldr	x0, [x0, #184]
  404860:	cmp	x1, x0
  404864:	b.le	4048fc <sqrt@plt+0x2e7c>
  404868:	mov	w1, #0x0                   	// #0
  40486c:	ldr	x0, [sp, #232]
  404870:	bl	401750 <open@plt>
  404874:	str	w0, [sp, #228]
  404878:	ldr	w0, [sp, #228]
  40487c:	cmp	w0, #0x0
  404880:	b.ge	4048c8 <sqrt@plt+0x2e48>  // b.tcont
  404884:	add	x0, sp, #0xc0
  404888:	ldr	x1, [sp, #232]
  40488c:	bl	407448 <sqrt@plt+0x59c8>
  404890:	bl	401900 <__errno_location@plt>
  404894:	ldr	w0, [x0]
  404898:	bl	4017f0 <strerror@plt>
  40489c:	mov	x1, x0
  4048a0:	add	x0, sp, #0xd0
  4048a4:	bl	407448 <sqrt@plt+0x59c8>
  4048a8:	add	x2, sp, #0xd0
  4048ac:	add	x1, sp, #0xc0
  4048b0:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4048b4:	add	x3, x0, #0x3b8
  4048b8:	adrp	x0, 409000 <sqrt@plt+0x7580>
  4048bc:	add	x0, x0, #0xf50
  4048c0:	bl	407bd8 <sqrt@plt+0x6158>
  4048c4:	b	4048fc <sqrt@plt+0x2e7c>
  4048c8:	ldr	x0, [sp, #24]
  4048cc:	ldr	w0, [x0, #16]
  4048d0:	mov	w2, w0
  4048d4:	ldr	x0, [sp, #24]
  4048d8:	ldr	x0, [x0, #128]
  4048dc:	ldr	x1, [sp, #248]
  4048e0:	sub	x0, x1, x0
  4048e4:	add	w0, w2, w0
  4048e8:	mov	w3, w0
  4048ec:	ldr	x2, [sp, #232]
  4048f0:	ldr	w1, [sp, #228]
  4048f4:	ldr	x0, [sp, #24]
  4048f8:	bl	4046c0 <sqrt@plt+0x2c40>
  4048fc:	mov	w1, #0x0                   	// #0
  404900:	ldr	x0, [sp, #248]
  404904:	bl	4017c0 <strchr@plt>
  404908:	add	x0, x0, #0x1
  40490c:	str	x0, [sp, #248]
  404910:	b	4047d0 <sqrt@plt+0x2d50>
  404914:	nop
  404918:	ldp	x29, x30, [sp], #256
  40491c:	ret
  404920:	stp	x29, x30, [sp, #-32]!
  404924:	mov	x29, sp
  404928:	str	w0, [sp, #28]
  40492c:	str	w1, [sp, #24]
  404930:	ldr	w0, [sp, #28]
  404934:	cmp	w0, #0x1
  404938:	b.ne	404964 <sqrt@plt+0x2ee4>  // b.any
  40493c:	ldr	w1, [sp, #24]
  404940:	mov	w0, #0xffff                	// #65535
  404944:	cmp	w1, w0
  404948:	b.ne	404964 <sqrt@plt+0x2ee4>  // b.any
  40494c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404950:	add	x0, x0, #0x270
  404954:	bl	407010 <sqrt@plt+0x5590>
  404958:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  40495c:	add	x0, x0, #0x278
  404960:	bl	406d14 <sqrt@plt+0x5294>
  404964:	nop
  404968:	ldp	x29, x30, [sp], #32
  40496c:	ret
  404970:	stp	x29, x30, [sp, #-16]!
  404974:	mov	x29, sp
  404978:	mov	w1, #0xffff                	// #65535
  40497c:	mov	w0, #0x1                   	// #1
  404980:	bl	404920 <sqrt@plt+0x2ea0>
  404984:	ldp	x29, x30, [sp], #16
  404988:	ret
  40498c:	sub	sp, sp, #0x10
  404990:	str	x0, [sp, #8]
  404994:	strb	w1, [sp, #7]
  404998:	ldrb	w0, [sp, #7]
  40499c:	ldr	x1, [sp, #8]
  4049a0:	sxtw	x0, w0
  4049a4:	ldrb	w0, [x1, x0]
  4049a8:	add	sp, sp, #0x10
  4049ac:	ret
  4049b0:	sub	sp, sp, #0x10
  4049b4:	str	x0, [sp, #8]
  4049b8:	strb	w1, [sp, #7]
  4049bc:	ldrb	w0, [sp, #7]
  4049c0:	ldr	x1, [sp, #8]
  4049c4:	sxtw	x0, w0
  4049c8:	ldrb	w0, [x1, x0]
  4049cc:	add	sp, sp, #0x10
  4049d0:	ret
  4049d4:	sub	sp, sp, #0x10
  4049d8:	str	x0, [sp, #8]
  4049dc:	str	w1, [sp, #4]
  4049e0:	str	w2, [sp]
  4049e4:	ldr	x0, [sp, #8]
  4049e8:	ldr	w1, [sp, #4]
  4049ec:	str	w1, [x0]
  4049f0:	ldr	x0, [sp, #8]
  4049f4:	ldr	w1, [sp]
  4049f8:	str	w1, [x0, #4]
  4049fc:	nop
  404a00:	add	sp, sp, #0x10
  404a04:	ret
  404a08:	sub	sp, sp, #0x10
  404a0c:	str	x0, [sp, #8]
  404a10:	str	x1, [sp]
  404a14:	ldr	x0, [sp, #8]
  404a18:	ldr	x1, [sp]
  404a1c:	str	x1, [x0]
  404a20:	nop
  404a24:	add	sp, sp, #0x10
  404a28:	ret
  404a2c:	stp	x29, x30, [sp, #-32]!
  404a30:	mov	x29, sp
  404a34:	str	x0, [sp, #24]
  404a38:	ldr	x0, [sp, #24]
  404a3c:	ldr	x0, [x0]
  404a40:	ldr	w0, [x0]
  404a44:	bl	401930 <close@plt>
  404a48:	nop
  404a4c:	ldp	x29, x30, [sp], #32
  404a50:	ret
  404a54:	sub	sp, sp, #0x10
  404a58:	str	x0, [sp, #8]
  404a5c:	nop
  404a60:	add	sp, sp, #0x10
  404a64:	ret
  404a68:	sub	sp, sp, #0x10
  404a6c:	str	x0, [sp, #8]
  404a70:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  404a74:	add	x1, x0, #0x2b0
  404a78:	ldr	x0, [sp, #8]
  404a7c:	str	x1, [x0]
  404a80:	nop
  404a84:	add	sp, sp, #0x10
  404a88:	ret
  404a8c:	stp	x29, x30, [sp, #-48]!
  404a90:	mov	x29, sp
  404a94:	str	x0, [sp, #24]
  404a98:	str	wzr, [sp, #44]
  404a9c:	ldr	w0, [sp, #44]
  404aa0:	cmp	w0, #0xff
  404aa4:	b.gt	404b0c <sqrt@plt+0x308c>
  404aa8:	ldr	w0, [sp, #44]
  404aac:	and	w0, w0, #0xff
  404ab0:	mov	w1, w0
  404ab4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404ab8:	add	x0, x0, #0xfa8
  404abc:	bl	40498c <sqrt@plt+0x2f0c>
  404ac0:	cmp	w0, #0x0
  404ac4:	b.eq	404ae8 <sqrt@plt+0x3068>  // b.none
  404ac8:	ldr	w0, [sp, #44]
  404acc:	and	w0, w0, #0xff
  404ad0:	mov	w1, w0
  404ad4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404ad8:	add	x0, x0, #0x698
  404adc:	bl	4049b0 <sqrt@plt+0x2f30>
  404ae0:	and	w2, w0, #0xff
  404ae4:	b	404aec <sqrt@plt+0x306c>
  404ae8:	mov	w2, #0x0                   	// #0
  404aec:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404af0:	add	x1, x0, #0x290
  404af4:	ldrsw	x0, [sp, #44]
  404af8:	strb	w2, [x1, x0]
  404afc:	ldr	w0, [sp, #44]
  404b00:	add	w0, w0, #0x1
  404b04:	str	w0, [sp, #44]
  404b08:	b	404a9c <sqrt@plt+0x301c>
  404b0c:	str	wzr, [sp, #44]
  404b10:	ldr	w0, [sp, #44]
  404b14:	cmp	w0, #0xff
  404b18:	b.gt	404c84 <sqrt@plt+0x3204>
  404b1c:	ldr	w0, [sp, #44]
  404b20:	and	w0, w0, #0xff
  404b24:	mov	w1, w0
  404b28:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404b2c:	add	x0, x0, #0xaa8
  404b30:	bl	40498c <sqrt@plt+0x2f0c>
  404b34:	cmp	w0, #0x0
  404b38:	cset	w0, ne  // ne = any
  404b3c:	and	w0, w0, #0xff
  404b40:	cmp	w0, #0x0
  404b44:	b.eq	404bd8 <sqrt@plt+0x3158>  // b.none
  404b48:	ldr	w0, [sp, #44]
  404b4c:	and	w3, w0, #0xff
  404b50:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404b54:	add	x2, x0, #0x390
  404b58:	ldrsw	x1, [sp, #44]
  404b5c:	mov	x0, x1
  404b60:	lsl	x0, x0, #1
  404b64:	add	x0, x0, x1
  404b68:	add	x0, x2, x0
  404b6c:	mov	w1, w3
  404b70:	strb	w1, [x0]
  404b74:	ldr	w0, [sp, #44]
  404b78:	and	w0, w0, #0xff
  404b7c:	mov	w1, w0
  404b80:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404b84:	add	x0, x0, #0x798
  404b88:	bl	4049b0 <sqrt@plt+0x2f30>
  404b8c:	and	w3, w0, #0xff
  404b90:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404b94:	add	x2, x0, #0x390
  404b98:	ldrsw	x1, [sp, #44]
  404b9c:	mov	x0, x1
  404ba0:	lsl	x0, x0, #1
  404ba4:	add	x0, x0, x1
  404ba8:	add	x0, x2, x0
  404bac:	mov	w1, w3
  404bb0:	strb	w1, [x0, #1]
  404bb4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404bb8:	add	x2, x0, #0x390
  404bbc:	ldrsw	x1, [sp, #44]
  404bc0:	mov	x0, x1
  404bc4:	lsl	x0, x0, #1
  404bc8:	add	x0, x0, x1
  404bcc:	add	x0, x2, x0
  404bd0:	strb	wzr, [x0, #2]
  404bd4:	b	404c74 <sqrt@plt+0x31f4>
  404bd8:	ldr	w0, [sp, #44]
  404bdc:	and	w0, w0, #0xff
  404be0:	mov	w1, w0
  404be4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404be8:	add	x0, x0, #0xba8
  404bec:	bl	40498c <sqrt@plt+0x2f0c>
  404bf0:	cmp	w0, #0x0
  404bf4:	cset	w0, ne  // ne = any
  404bf8:	and	w0, w0, #0xff
  404bfc:	cmp	w0, #0x0
  404c00:	b.eq	404c54 <sqrt@plt+0x31d4>  // b.none
  404c04:	ldr	w0, [sp, #44]
  404c08:	and	w3, w0, #0xff
  404c0c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404c10:	add	x2, x0, #0x390
  404c14:	ldrsw	x1, [sp, #44]
  404c18:	mov	x0, x1
  404c1c:	lsl	x0, x0, #1
  404c20:	add	x0, x0, x1
  404c24:	add	x0, x2, x0
  404c28:	mov	w1, w3
  404c2c:	strb	w1, [x0]
  404c30:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404c34:	add	x2, x0, #0x390
  404c38:	ldrsw	x1, [sp, #44]
  404c3c:	mov	x0, x1
  404c40:	lsl	x0, x0, #1
  404c44:	add	x0, x0, x1
  404c48:	add	x0, x2, x0
  404c4c:	strb	wzr, [x0, #1]
  404c50:	b	404c74 <sqrt@plt+0x31f4>
  404c54:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404c58:	add	x2, x0, #0x390
  404c5c:	ldrsw	x1, [sp, #44]
  404c60:	mov	x0, x1
  404c64:	lsl	x0, x0, #1
  404c68:	add	x0, x0, x1
  404c6c:	add	x0, x2, x0
  404c70:	strb	wzr, [x0]
  404c74:	ldr	w0, [sp, #44]
  404c78:	add	w0, w0, #0x1
  404c7c:	str	w0, [sp, #44]
  404c80:	b	404b10 <sqrt@plt+0x3090>
  404c84:	nop
  404c88:	ldp	x29, x30, [sp], #48
  404c8c:	ret
  404c90:	stp	x29, x30, [sp, #-64]!
  404c94:	mov	x29, sp
  404c98:	str	x0, [sp, #40]
  404c9c:	str	x1, [sp, #32]
  404ca0:	str	w2, [sp, #28]
  404ca4:	ldr	x0, [sp, #40]
  404ca8:	ldr	w1, [sp, #28]
  404cac:	str	w1, [x0, #8]
  404cb0:	ldr	x0, [sp, #40]
  404cb4:	ldr	w0, [x0, #8]
  404cb8:	sxtw	x0, w0
  404cbc:	bl	4016a0 <_Znam@plt>
  404cc0:	mov	x1, x0
  404cc4:	ldr	x0, [sp, #40]
  404cc8:	str	x1, [x0]
  404ccc:	str	wzr, [sp, #60]
  404cd0:	ldr	x0, [sp, #40]
  404cd4:	ldr	w0, [x0, #8]
  404cd8:	ldr	w1, [sp, #60]
  404cdc:	cmp	w1, w0
  404ce0:	b.ge	404d2c <sqrt@plt+0x32ac>  // b.tcont
  404ce4:	ldrsw	x0, [sp, #60]
  404ce8:	ldr	x1, [sp, #32]
  404cec:	add	x0, x1, x0
  404cf0:	ldrb	w0, [x0]
  404cf4:	mov	w3, w0
  404cf8:	ldr	x0, [sp, #40]
  404cfc:	ldr	x1, [x0]
  404d00:	ldrsw	x0, [sp, #60]
  404d04:	add	x0, x1, x0
  404d08:	adrp	x1, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404d0c:	add	x2, x1, #0x290
  404d10:	sxtw	x1, w3
  404d14:	ldrb	w1, [x2, x1]
  404d18:	strb	w1, [x0]
  404d1c:	ldr	w0, [sp, #60]
  404d20:	add	w0, w0, #0x1
  404d24:	str	w0, [sp, #60]
  404d28:	b	404cd0 <sqrt@plt+0x3250>
  404d2c:	str	wzr, [sp, #60]
  404d30:	ldr	w0, [sp, #60]
  404d34:	cmp	w0, #0xff
  404d38:	b.gt	404d68 <sqrt@plt+0x32e8>
  404d3c:	ldr	x0, [sp, #40]
  404d40:	ldr	w1, [x0, #8]
  404d44:	ldr	x2, [sp, #40]
  404d48:	ldrsw	x0, [sp, #60]
  404d4c:	lsl	x0, x0, #2
  404d50:	add	x0, x2, x0
  404d54:	str	w1, [x0, #12]
  404d58:	ldr	w0, [sp, #60]
  404d5c:	add	w0, w0, #0x1
  404d60:	str	w0, [sp, #60]
  404d64:	b	404d30 <sqrt@plt+0x32b0>
  404d68:	str	wzr, [sp, #60]
  404d6c:	ldr	x0, [sp, #40]
  404d70:	ldr	w0, [x0, #8]
  404d74:	ldr	w1, [sp, #60]
  404d78:	cmp	w1, w0
  404d7c:	b.ge	404e18 <sqrt@plt+0x3398>  // b.tcont
  404d80:	ldr	x0, [sp, #40]
  404d84:	ldr	x1, [x0]
  404d88:	ldrsw	x0, [sp, #60]
  404d8c:	add	x0, x1, x0
  404d90:	ldrb	w0, [x0]
  404d94:	sxtw	x1, w0
  404d98:	mov	x0, x1
  404d9c:	lsl	x0, x0, #1
  404da0:	add	x0, x0, x1
  404da4:	adrp	x1, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  404da8:	add	x1, x1, #0x390
  404dac:	add	x0, x0, x1
  404db0:	str	x0, [sp, #48]
  404db4:	ldr	x0, [sp, #48]
  404db8:	ldrb	w0, [x0]
  404dbc:	cmp	w0, #0x0
  404dc0:	b.eq	404e08 <sqrt@plt+0x3388>  // b.none
  404dc4:	ldr	x0, [sp, #40]
  404dc8:	ldr	w1, [x0, #8]
  404dcc:	ldr	w0, [sp, #60]
  404dd0:	sub	w0, w1, w0
  404dd4:	ldr	x1, [sp, #48]
  404dd8:	ldrb	w1, [x1]
  404ddc:	mov	w3, w1
  404de0:	sub	w1, w0, #0x1
  404de4:	ldr	x2, [sp, #40]
  404de8:	sxtw	x0, w3
  404dec:	lsl	x0, x0, #2
  404df0:	add	x0, x2, x0
  404df4:	str	w1, [x0, #12]
  404df8:	ldr	x0, [sp, #48]
  404dfc:	add	x0, x0, #0x1
  404e00:	str	x0, [sp, #48]
  404e04:	b	404db4 <sqrt@plt+0x3334>
  404e08:	ldr	w0, [sp, #60]
  404e0c:	add	w0, w0, #0x1
  404e10:	str	w0, [sp, #60]
  404e14:	b	404d6c <sqrt@plt+0x32ec>
  404e18:	nop
  404e1c:	ldp	x29, x30, [sp], #64
  404e20:	ret
  404e24:	sub	sp, sp, #0x60
  404e28:	str	x0, [sp, #24]
  404e2c:	str	x1, [sp, #16]
  404e30:	str	x2, [sp, #8]
  404e34:	ldr	x1, [sp, #8]
  404e38:	ldr	x0, [sp, #16]
  404e3c:	sub	x0, x1, x0
  404e40:	str	w0, [sp, #60]
  404e44:	ldr	x0, [sp, #24]
  404e48:	ldr	w0, [x0, #8]
  404e4c:	ldr	w1, [sp, #60]
  404e50:	cmp	w1, w0
  404e54:	b.ge	404e60 <sqrt@plt+0x33e0>  // b.tcont
  404e58:	mov	x0, #0x0                   	// #0
  404e5c:	b	40507c <sqrt@plt+0x35fc>
  404e60:	ldr	x0, [sp, #24]
  404e64:	ldr	w0, [x0, #8]
  404e68:	lsl	w0, w0, #2
  404e6c:	ldr	w1, [sp, #60]
  404e70:	cmp	w1, w0
  404e74:	b.le	404e9c <sqrt@plt+0x341c>
  404e78:	ldr	x0, [sp, #24]
  404e7c:	ldr	w0, [x0, #8]
  404e80:	lsl	w0, w0, #2
  404e84:	sxtw	x0, w0
  404e88:	neg	x0, x0
  404e8c:	ldr	x1, [sp, #8]
  404e90:	add	x0, x1, x0
  404e94:	str	x0, [sp, #88]
  404e98:	b	404ea4 <sqrt@plt+0x3424>
  404e9c:	ldr	x0, [sp, #16]
  404ea0:	str	x0, [sp, #88]
  404ea4:	ldr	x0, [sp, #24]
  404ea8:	ldr	w0, [x0, #8]
  404eac:	sxtw	x0, w0
  404eb0:	sub	x0, x0, #0x1
  404eb4:	ldr	x1, [sp, #16]
  404eb8:	add	x0, x1, x0
  404ebc:	str	x0, [sp, #80]
  404ec0:	ldr	x0, [sp, #24]
  404ec4:	add	x0, x0, #0xc
  404ec8:	str	x0, [sp, #48]
  404ecc:	ldr	x0, [sp, #24]
  404ed0:	ldr	x0, [x0]
  404ed4:	str	x0, [sp, #40]
  404ed8:	ldr	x1, [sp, #80]
  404edc:	ldr	x0, [sp, #88]
  404ee0:	cmp	x1, x0
  404ee4:	b.cs	404f84 <sqrt@plt+0x3504>  // b.hs, b.nlast
  404ee8:	ldr	x0, [sp, #80]
  404eec:	ldrb	w0, [x0]
  404ef0:	and	x0, x0, #0xff
  404ef4:	lsl	x0, x0, #2
  404ef8:	ldr	x1, [sp, #48]
  404efc:	add	x0, x1, x0
  404f00:	ldr	w0, [x0]
  404f04:	str	w0, [sp, #36]
  404f08:	ldr	w0, [sp, #36]
  404f0c:	cmp	w0, #0x0
  404f10:	b.eq	404f80 <sqrt@plt+0x3500>  // b.none
  404f14:	ldrsw	x0, [sp, #36]
  404f18:	ldr	x1, [sp, #80]
  404f1c:	add	x0, x1, x0
  404f20:	str	x0, [sp, #80]
  404f24:	ldr	x0, [sp, #80]
  404f28:	ldrb	w0, [x0]
  404f2c:	and	x0, x0, #0xff
  404f30:	lsl	x0, x0, #2
  404f34:	ldr	x1, [sp, #48]
  404f38:	add	x0, x1, x0
  404f3c:	ldr	w0, [x0]
  404f40:	sxtw	x0, w0
  404f44:	ldr	x1, [sp, #80]
  404f48:	add	x0, x1, x0
  404f4c:	str	x0, [sp, #80]
  404f50:	ldr	x0, [sp, #80]
  404f54:	ldrb	w0, [x0]
  404f58:	and	x0, x0, #0xff
  404f5c:	lsl	x0, x0, #2
  404f60:	ldr	x1, [sp, #48]
  404f64:	add	x0, x1, x0
  404f68:	ldr	w0, [x0]
  404f6c:	sxtw	x0, w0
  404f70:	ldr	x1, [sp, #80]
  404f74:	add	x0, x1, x0
  404f78:	str	x0, [sp, #80]
  404f7c:	b	404ed8 <sqrt@plt+0x3458>
  404f80:	nop
  404f84:	ldr	x1, [sp, #80]
  404f88:	ldr	x0, [sp, #8]
  404f8c:	cmp	x1, x0
  404f90:	b.cs	404fc8 <sqrt@plt+0x3548>  // b.hs, b.nlast
  404f94:	ldr	x0, [sp, #80]
  404f98:	ldrb	w0, [x0]
  404f9c:	and	x0, x0, #0xff
  404fa0:	lsl	x0, x0, #2
  404fa4:	ldr	x1, [sp, #48]
  404fa8:	add	x0, x1, x0
  404fac:	ldr	w0, [x0]
  404fb0:	cmp	w0, #0x0
  404fb4:	b.eq	404fc8 <sqrt@plt+0x3548>  // b.none
  404fb8:	ldr	x0, [sp, #80]
  404fbc:	add	x0, x0, #0x1
  404fc0:	str	x0, [sp, #80]
  404fc4:	b	404f84 <sqrt@plt+0x3504>
  404fc8:	ldr	x1, [sp, #80]
  404fcc:	ldr	x0, [sp, #8]
  404fd0:	cmp	x1, x0
  404fd4:	b.eq	405074 <sqrt@plt+0x35f4>  // b.none
  404fd8:	ldr	x0, [sp, #24]
  404fdc:	ldr	w0, [x0, #8]
  404fe0:	sub	w0, w0, #0x1
  404fe4:	str	w0, [sp, #76]
  404fe8:	ldr	x0, [sp, #80]
  404fec:	str	x0, [sp, #64]
  404ff0:	ldr	w0, [sp, #76]
  404ff4:	cmp	w0, #0x0
  404ff8:	b.ne	405004 <sqrt@plt+0x3584>  // b.any
  404ffc:	ldr	x0, [sp, #64]
  405000:	b	40507c <sqrt@plt+0x35fc>
  405004:	ldr	x0, [sp, #64]
  405008:	sub	x0, x0, #0x1
  40500c:	str	x0, [sp, #64]
  405010:	ldr	x0, [sp, #64]
  405014:	ldrb	w0, [x0]
  405018:	mov	w2, w0
  40501c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  405020:	add	x1, x0, #0x290
  405024:	sxtw	x0, w2
  405028:	ldrb	w1, [x1, x0]
  40502c:	ldr	w0, [sp, #76]
  405030:	sub	w0, w0, #0x1
  405034:	str	w0, [sp, #76]
  405038:	ldrsw	x0, [sp, #76]
  40503c:	ldr	x2, [sp, #40]
  405040:	add	x0, x2, x0
  405044:	ldrb	w0, [x0]
  405048:	cmp	w1, w0
  40504c:	cset	w0, ne  // ne = any
  405050:	and	w0, w0, #0xff
  405054:	cmp	w0, #0x0
  405058:	b.ne	405060 <sqrt@plt+0x35e0>  // b.any
  40505c:	b	404ff0 <sqrt@plt+0x3570>
  405060:	nop
  405064:	ldr	x0, [sp, #80]
  405068:	add	x0, x0, #0x1
  40506c:	str	x0, [sp, #80]
  405070:	b	404ed8 <sqrt@plt+0x3458>
  405074:	nop
  405078:	mov	x0, #0x0                   	// #0
  40507c:	add	sp, sp, #0x60
  405080:	ret
  405084:	stp	x29, x30, [sp, #-32]!
  405088:	mov	x29, sp
  40508c:	str	x0, [sp, #24]
  405090:	ldr	x0, [sp, #24]
  405094:	ldr	x0, [x0]
  405098:	cmp	x0, #0x0
  40509c:	b.eq	4050ac <sqrt@plt+0x362c>  // b.none
  4050a0:	ldr	x0, [sp, #24]
  4050a4:	ldr	x0, [x0]
  4050a8:	bl	4018f0 <_ZdaPv@plt>
  4050ac:	nop
  4050b0:	ldp	x29, x30, [sp], #32
  4050b4:	ret
  4050b8:	stp	x29, x30, [sp, #-80]!
  4050bc:	mov	x29, sp
  4050c0:	str	x0, [sp, #56]
  4050c4:	str	x1, [sp, #48]
  4050c8:	str	x2, [sp, #40]
  4050cc:	str	x3, [sp, #32]
  4050d0:	str	x4, [sp, #24]
  4050d4:	ldr	x0, [sp, #40]
  4050d8:	sub	x0, x0, #0x1
  4050dc:	ldrb	w0, [x0]
  4050e0:	cmp	w0, #0xa
  4050e4:	cset	w0, eq  // eq = none
  4050e8:	and	w0, w0, #0xff
  4050ec:	mov	w3, w0
  4050f0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  4050f4:	add	x2, x0, #0xd8
  4050f8:	mov	w1, #0x9f                  	// #159
  4050fc:	mov	w0, w3
  405100:	bl	402268 <sqrt@plt+0x7e8>
  405104:	ldr	x0, [sp, #32]
  405108:	sub	x0, x0, #0x1
  40510c:	ldrb	w0, [x0]
  405110:	cmp	w0, #0xa
  405114:	cset	w0, eq  // eq = none
  405118:	and	w0, w0, #0xff
  40511c:	mov	w3, w0
  405120:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  405124:	add	x2, x0, #0xd8
  405128:	mov	w1, #0xa0                  	// #160
  40512c:	mov	w0, w3
  405130:	bl	402268 <sqrt@plt+0x7e8>
  405134:	ldr	x0, [sp, #40]
  405138:	str	x0, [sp, #64]
  40513c:	ldr	x0, [sp, #64]
  405140:	ldr	x2, [sp, #32]
  405144:	mov	x1, x0
  405148:	ldr	x0, [sp, #48]
  40514c:	bl	404e24 <sqrt@plt+0x33a4>
  405150:	str	x0, [sp, #72]
  405154:	ldr	x0, [sp, #72]
  405158:	cmp	x0, #0x0
  40515c:	b.eq	4051ac <sqrt@plt+0x372c>  // b.none
  405160:	ldr	x0, [sp, #48]
  405164:	bl	40651c <sqrt@plt+0x4a9c>
  405168:	mov	w1, w0
  40516c:	add	x0, sp, #0x40
  405170:	ldr	x6, [sp, #24]
  405174:	mov	x5, x0
  405178:	mov	w4, w1
  40517c:	ldr	x3, [sp, #72]
  405180:	ldr	x2, [sp, #32]
  405184:	ldr	x1, [sp, #40]
  405188:	ldr	x0, [sp, #56]
  40518c:	bl	405324 <sqrt@plt+0x38a4>
  405190:	cmp	w0, #0x0
  405194:	cset	w0, ne  // ne = any
  405198:	and	w0, w0, #0xff
  40519c:	cmp	w0, #0x0
  4051a0:	b.eq	40513c <sqrt@plt+0x36bc>  // b.none
  4051a4:	ldr	x0, [sp, #72]
  4051a8:	b	4051b4 <sqrt@plt+0x3734>
  4051ac:	nop
  4051b0:	mov	x0, #0x0                   	// #0
  4051b4:	ldp	x29, x30, [sp], #80
  4051b8:	ret
  4051bc:	sub	sp, sp, #0x20
  4051c0:	str	x0, [sp, #8]
  4051c4:	str	x1, [sp]
  4051c8:	ldr	x0, [sp]
  4051cc:	add	x1, x0, #0x1
  4051d0:	str	x1, [sp]
  4051d4:	ldrb	w0, [x0]
  4051d8:	cmp	w0, #0xa
  4051dc:	cset	w0, eq  // eq = none
  4051e0:	and	w0, w0, #0xff
  4051e4:	cmp	w0, #0x0
  4051e8:	b.eq	4051c8 <sqrt@plt+0x3748>  // b.none
  4051ec:	ldr	x1, [sp]
  4051f0:	ldr	x0, [sp, #8]
  4051f4:	cmp	x1, x0
  4051f8:	b.eq	405268 <sqrt@plt+0x37e8>  // b.none
  4051fc:	ldr	x0, [sp]
  405200:	ldrb	w0, [x0]
  405204:	cmp	w0, #0x25
  405208:	b.eq	405268 <sqrt@plt+0x37e8>  // b.none
  40520c:	ldr	x0, [sp]
  405210:	str	x0, [sp, #24]
  405214:	ldr	x0, [sp, #24]
  405218:	ldrb	w0, [x0]
  40521c:	cmp	w0, #0x20
  405220:	b.eq	405234 <sqrt@plt+0x37b4>  // b.none
  405224:	ldr	x0, [sp, #24]
  405228:	ldrb	w0, [x0]
  40522c:	cmp	w0, #0x9
  405230:	b.ne	405244 <sqrt@plt+0x37c4>  // b.any
  405234:	ldr	x0, [sp, #24]
  405238:	add	x0, x0, #0x1
  40523c:	str	x0, [sp, #24]
  405240:	b	405214 <sqrt@plt+0x3794>
  405244:	ldr	x0, [sp, #24]
  405248:	ldrb	w0, [x0]
  40524c:	cmp	w0, #0xa
  405250:	b.eq	405264 <sqrt@plt+0x37e4>  // b.none
  405254:	ldr	x0, [sp, #24]
  405258:	add	x0, x0, #0x1
  40525c:	str	x0, [sp]
  405260:	b	4051c8 <sqrt@plt+0x3748>
  405264:	nop
  405268:	ldr	x0, [sp]
  40526c:	add	sp, sp, #0x20
  405270:	ret
  405274:	sub	sp, sp, #0x20
  405278:	str	x0, [sp, #8]
  40527c:	str	x1, [sp]
  405280:	ldr	x0, [sp]
  405284:	add	x1, x0, #0x1
  405288:	str	x1, [sp]
  40528c:	ldrb	w0, [x0]
  405290:	cmp	w0, #0xa
  405294:	cset	w0, eq  // eq = none
  405298:	and	w0, w0, #0xff
  40529c:	cmp	w0, #0x0
  4052a0:	b.eq	405280 <sqrt@plt+0x3800>  // b.none
  4052a4:	ldr	x1, [sp]
  4052a8:	ldr	x0, [sp, #8]
  4052ac:	cmp	x1, x0
  4052b0:	b.eq	40530c <sqrt@plt+0x388c>  // b.none
  4052b4:	ldr	x0, [sp]
  4052b8:	str	x0, [sp, #24]
  4052bc:	ldr	x0, [sp, #24]
  4052c0:	ldrb	w0, [x0]
  4052c4:	cmp	w0, #0x20
  4052c8:	b.eq	4052dc <sqrt@plt+0x385c>  // b.none
  4052cc:	ldr	x0, [sp, #24]
  4052d0:	ldrb	w0, [x0]
  4052d4:	cmp	w0, #0x9
  4052d8:	b.ne	4052ec <sqrt@plt+0x386c>  // b.any
  4052dc:	ldr	x0, [sp, #24]
  4052e0:	add	x0, x0, #0x1
  4052e4:	str	x0, [sp, #24]
  4052e8:	b	4052bc <sqrt@plt+0x383c>
  4052ec:	ldr	x0, [sp, #24]
  4052f0:	ldrb	w0, [x0]
  4052f4:	cmp	w0, #0xa
  4052f8:	b.eq	405314 <sqrt@plt+0x3894>  // b.none
  4052fc:	ldr	x0, [sp, #24]
  405300:	add	x0, x0, #0x1
  405304:	str	x0, [sp]
  405308:	b	405280 <sqrt@plt+0x3800>
  40530c:	nop
  405310:	b	405318 <sqrt@plt+0x3898>
  405314:	nop
  405318:	ldr	x0, [sp]
  40531c:	add	sp, sp, #0x20
  405320:	ret
  405324:	stp	x29, x30, [sp, #-112]!
  405328:	mov	x29, sp
  40532c:	str	x0, [sp, #72]
  405330:	str	x1, [sp, #64]
  405334:	str	x2, [sp, #56]
  405338:	str	x3, [sp, #48]
  40533c:	str	w4, [sp, #44]
  405340:	str	x5, [sp, #32]
  405344:	str	x6, [sp, #24]
  405348:	ldr	x0, [sp, #48]
  40534c:	add	x1, x0, #0x1
  405350:	ldr	x0, [sp, #32]
  405354:	str	x1, [x0]
  405358:	ldr	x0, [sp, #72]
  40535c:	ldr	w0, [x0, #8]
  405360:	cmp	w0, #0x0
  405364:	b.le	40537c <sqrt@plt+0x38fc>
  405368:	ldr	x0, [sp, #72]
  40536c:	ldr	w0, [x0, #8]
  405370:	ldr	w1, [sp, #44]
  405374:	cmp	w1, w0
  405378:	b.ge	4053b0 <sqrt@plt+0x3930>  // b.tcont
  40537c:	ldrsw	x0, [sp, #44]
  405380:	ldr	x1, [sp, #48]
  405384:	add	x0, x1, x0
  405388:	ldrb	w0, [x0]
  40538c:	mov	w2, w0
  405390:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  405394:	add	x1, x0, #0x290
  405398:	sxtw	x0, w2
  40539c:	ldrb	w0, [x1, x0]
  4053a0:	cmp	w0, #0x0
  4053a4:	b.eq	4053b0 <sqrt@plt+0x3930>  // b.none
  4053a8:	mov	w0, #0x0                   	// #0
  4053ac:	b	405714 <sqrt@plt+0x3c94>
  4053b0:	ldr	x1, [sp, #48]
  4053b4:	ldr	x0, [sp, #64]
  4053b8:	sub	x0, x1, x0
  4053bc:	cmp	x0, #0x2
  4053c0:	b.eq	405420 <sqrt@plt+0x39a0>  // b.none
  4053c4:	cmp	x0, #0x2
  4053c8:	b.gt	4054a8 <sqrt@plt+0x3a28>
  4053cc:	cmp	x0, #0x0
  4053d0:	b.eq	405580 <sqrt@plt+0x3b00>  // b.none
  4053d4:	cmp	x0, #0x1
  4053d8:	b.ne	4054a8 <sqrt@plt+0x3a28>  // b.any
  4053dc:	ldr	x0, [sp, #48]
  4053e0:	sub	x0, x0, #0x1
  4053e4:	ldrb	w0, [x0]
  4053e8:	cmp	w0, #0x25
  4053ec:	b.eq	405418 <sqrt@plt+0x3998>  // b.none
  4053f0:	ldr	x0, [sp, #48]
  4053f4:	sub	x0, x0, #0x1
  4053f8:	ldrb	w0, [x0]
  4053fc:	mov	w2, w0
  405400:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  405404:	add	x1, x0, #0x290
  405408:	sxtw	x0, w2
  40540c:	ldrb	w0, [x1, x0]
  405410:	cmp	w0, #0x0
  405414:	b.eq	405588 <sqrt@plt+0x3b08>  // b.none
  405418:	mov	w0, #0x0                   	// #0
  40541c:	b	405714 <sqrt@plt+0x3c94>
  405420:	ldr	x0, [sp, #48]
  405424:	sub	x0, x0, #0x1
  405428:	ldrb	w0, [x0]
  40542c:	mov	w2, w0
  405430:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  405434:	add	x1, x0, #0x290
  405438:	sxtw	x0, w2
  40543c:	ldrb	w0, [x1, x0]
  405440:	cmp	w0, #0x0
  405444:	b.eq	405464 <sqrt@plt+0x39e4>  // b.none
  405448:	ldr	x0, [sp, #48]
  40544c:	sub	x0, x0, #0x2
  405450:	ldrb	w0, [x0]
  405454:	cmp	w0, #0x25
  405458:	b.eq	405464 <sqrt@plt+0x39e4>  // b.none
  40545c:	mov	w0, #0x0                   	// #0
  405460:	b	405714 <sqrt@plt+0x3c94>
  405464:	ldr	x0, [sp, #48]
  405468:	sub	x0, x0, #0x1
  40546c:	ldrb	w0, [x0]
  405470:	cmp	w0, #0x25
  405474:	b.ne	405590 <sqrt@plt+0x3b10>  // b.any
  405478:	ldr	x0, [sp, #48]
  40547c:	sub	x0, x0, #0x2
  405480:	ldrb	w0, [x0]
  405484:	cmp	w0, #0xa
  405488:	b.eq	4054a0 <sqrt@plt+0x3a20>  // b.none
  40548c:	ldr	x0, [sp, #48]
  405490:	sub	x0, x0, #0x2
  405494:	ldrb	w0, [x0]
  405498:	cmp	w0, #0x25
  40549c:	b.ne	405590 <sqrt@plt+0x3b10>  // b.any
  4054a0:	mov	w0, #0x0                   	// #0
  4054a4:	b	405714 <sqrt@plt+0x3c94>
  4054a8:	ldr	x0, [sp, #48]
  4054ac:	sub	x0, x0, #0x1
  4054b0:	ldrb	w0, [x0]
  4054b4:	mov	w2, w0
  4054b8:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4054bc:	add	x1, x0, #0x290
  4054c0:	sxtw	x0, w2
  4054c4:	ldrb	w0, [x1, x0]
  4054c8:	cmp	w0, #0x0
  4054cc:	b.eq	405528 <sqrt@plt+0x3aa8>  // b.none
  4054d0:	ldr	x0, [sp, #48]
  4054d4:	sub	x0, x0, #0x2
  4054d8:	ldrb	w0, [x0]
  4054dc:	cmp	w0, #0x25
  4054e0:	b.ne	405520 <sqrt@plt+0x3aa0>  // b.any
  4054e4:	ldr	x0, [sp, #48]
  4054e8:	sub	x0, x0, #0x3
  4054ec:	ldrb	w0, [x0]
  4054f0:	cmp	w0, #0xa
  4054f4:	b.eq	405528 <sqrt@plt+0x3aa8>  // b.none
  4054f8:	ldr	x0, [sp, #48]
  4054fc:	sub	x0, x0, #0x3
  405500:	ldrb	w0, [x0]
  405504:	cmp	w0, #0x25
  405508:	b.ne	405520 <sqrt@plt+0x3aa0>  // b.any
  40550c:	ldr	x0, [sp, #48]
  405510:	sub	x0, x0, #0x4
  405514:	ldrb	w0, [x0]
  405518:	cmp	w0, #0xa
  40551c:	b.eq	405528 <sqrt@plt+0x3aa8>  // b.none
  405520:	mov	w0, #0x0                   	// #0
  405524:	b	405714 <sqrt@plt+0x3c94>
  405528:	ldr	x0, [sp, #48]
  40552c:	sub	x0, x0, #0x1
  405530:	ldrb	w0, [x0]
  405534:	cmp	w0, #0x25
  405538:	b.ne	405594 <sqrt@plt+0x3b14>  // b.any
  40553c:	ldr	x0, [sp, #48]
  405540:	sub	x0, x0, #0x2
  405544:	ldrb	w0, [x0]
  405548:	cmp	w0, #0xa
  40554c:	b.eq	405578 <sqrt@plt+0x3af8>  // b.none
  405550:	ldr	x0, [sp, #48]
  405554:	sub	x0, x0, #0x2
  405558:	ldrb	w0, [x0]
  40555c:	cmp	w0, #0x25
  405560:	b.ne	405594 <sqrt@plt+0x3b14>  // b.any
  405564:	ldr	x0, [sp, #48]
  405568:	sub	x0, x0, #0x3
  40556c:	ldrb	w0, [x0]
  405570:	cmp	w0, #0xa
  405574:	b.ne	405594 <sqrt@plt+0x3b14>  // b.any
  405578:	mov	w0, #0x0                   	// #0
  40557c:	b	405714 <sqrt@plt+0x3c94>
  405580:	nop
  405584:	b	405594 <sqrt@plt+0x3b14>
  405588:	nop
  40558c:	b	405594 <sqrt@plt+0x3b14>
  405590:	nop
  405594:	ldr	x0, [sp, #48]
  405598:	str	x0, [sp, #104]
  40559c:	str	wzr, [sp, #100]
  4055a0:	ldr	x0, [sp, #104]
  4055a4:	ldrb	w0, [x0]
  4055a8:	cmp	w0, #0xa
  4055ac:	b.ne	4056f4 <sqrt@plt+0x3c74>  // b.any
  4055b0:	ldr	w0, [sp, #100]
  4055b4:	cmp	w0, #0x0
  4055b8:	b.ne	40564c <sqrt@plt+0x3bcc>  // b.any
  4055bc:	ldr	x0, [sp, #104]
  4055c0:	add	x0, x0, #0x1
  4055c4:	ldrb	w0, [x0]
  4055c8:	cmp	w0, #0x25
  4055cc:	b.ne	40564c <sqrt@plt+0x3bcc>  // b.any
  4055d0:	ldr	x0, [sp, #104]
  4055d4:	add	x0, x0, #0x2
  4055d8:	ldrb	w0, [x0]
  4055dc:	cmp	w0, #0x0
  4055e0:	b.eq	405638 <sqrt@plt+0x3bb8>  // b.none
  4055e4:	ldr	x0, [sp, #72]
  4055e8:	ldr	x2, [x0]
  4055ec:	ldr	x0, [sp, #104]
  4055f0:	add	x0, x0, #0x2
  4055f4:	ldrb	w0, [x0]
  4055f8:	mov	w1, w0
  4055fc:	mov	x0, x2
  405600:	bl	4017c0 <strchr@plt>
  405604:	cmp	x0, #0x0
  405608:	b.eq	405638 <sqrt@plt+0x3bb8>  // b.none
  40560c:	ldrsw	x0, [sp, #44]
  405610:	ldr	x1, [sp, #48]
  405614:	add	x0, x1, x0
  405618:	mov	x1, x0
  40561c:	ldr	x0, [sp, #56]
  405620:	bl	4051bc <sqrt@plt+0x373c>
  405624:	mov	x1, x0
  405628:	ldr	x0, [sp, #32]
  40562c:	str	x1, [x0]
  405630:	mov	w0, #0x0                   	// #0
  405634:	b	405714 <sqrt@plt+0x3c94>
  405638:	ldr	x0, [sp, #24]
  40563c:	cmp	x0, #0x0
  405640:	b.eq	405704 <sqrt@plt+0x3c84>  // b.none
  405644:	mov	w0, #0x1                   	// #1
  405648:	str	w0, [sp, #100]
  40564c:	ldr	x1, [sp, #104]
  405650:	ldr	x0, [sp, #64]
  405654:	cmp	x1, x0
  405658:	b.hi	405680 <sqrt@plt+0x3c00>  // b.pmore
  40565c:	ldr	x0, [sp, #24]
  405660:	cmp	x0, #0x0
  405664:	b.eq	405678 <sqrt@plt+0x3bf8>  // b.none
  405668:	ldr	x0, [sp, #104]
  40566c:	add	x1, x0, #0x1
  405670:	ldr	x0, [sp, #24]
  405674:	str	x1, [x0]
  405678:	mov	w0, #0x1                   	// #1
  40567c:	b	405714 <sqrt@plt+0x3c94>
  405680:	ldr	x0, [sp, #104]
  405684:	sub	x0, x0, #0x1
  405688:	str	x0, [sp, #88]
  40568c:	ldr	x0, [sp, #88]
  405690:	ldrb	w0, [x0]
  405694:	cmp	w0, #0x20
  405698:	b.eq	4056ac <sqrt@plt+0x3c2c>  // b.none
  40569c:	ldr	x0, [sp, #88]
  4056a0:	ldrb	w0, [x0]
  4056a4:	cmp	w0, #0x9
  4056a8:	b.ne	4056bc <sqrt@plt+0x3c3c>  // b.any
  4056ac:	ldr	x0, [sp, #88]
  4056b0:	sub	x0, x0, #0x1
  4056b4:	str	x0, [sp, #88]
  4056b8:	b	40568c <sqrt@plt+0x3c0c>
  4056bc:	ldr	x0, [sp, #88]
  4056c0:	ldrb	w0, [x0]
  4056c4:	cmp	w0, #0xa
  4056c8:	b.ne	4056ec <sqrt@plt+0x3c6c>  // b.any
  4056cc:	ldr	x0, [sp, #24]
  4056d0:	cmp	x0, #0x0
  4056d4:	b.eq	40570c <sqrt@plt+0x3c8c>  // b.none
  4056d8:	ldr	x0, [sp, #104]
  4056dc:	add	x1, x0, #0x1
  4056e0:	ldr	x0, [sp, #24]
  4056e4:	str	x1, [x0]
  4056e8:	b	40570c <sqrt@plt+0x3c8c>
  4056ec:	ldr	x0, [sp, #88]
  4056f0:	str	x0, [sp, #104]
  4056f4:	ldr	x0, [sp, #104]
  4056f8:	sub	x0, x0, #0x1
  4056fc:	str	x0, [sp, #104]
  405700:	b	4055a0 <sqrt@plt+0x3b20>
  405704:	nop
  405708:	b	405710 <sqrt@plt+0x3c90>
  40570c:	nop
  405710:	mov	w0, #0x1                   	// #1
  405714:	ldp	x29, x30, [sp], #112
  405718:	ret
  40571c:	sub	sp, sp, #0x10
  405720:	str	x0, [sp, #8]
  405724:	ldr	x0, [sp, #8]
  405728:	str	xzr, [x0]
  40572c:	ldr	x0, [sp, #8]
  405730:	str	xzr, [x0, #8]
  405734:	nop
  405738:	add	sp, sp, #0x10
  40573c:	ret
  405740:	stp	x29, x30, [sp, #-32]!
  405744:	mov	x29, sp
  405748:	str	x0, [sp, #24]
  40574c:	ldr	x0, [sp, #24]
  405750:	ldr	x0, [x0]
  405754:	cmp	x0, #0x0
  405758:	b.eq	405768 <sqrt@plt+0x3ce8>  // b.none
  40575c:	ldr	x0, [sp, #24]
  405760:	ldr	x0, [x0]
  405764:	bl	4018f0 <_ZdaPv@plt>
  405768:	nop
  40576c:	ldp	x29, x30, [sp], #32
  405770:	ret
  405774:	sub	sp, sp, #0x10
  405778:	str	x0, [sp, #8]
  40577c:	ldr	x0, [sp, #8]
  405780:	ldr	x0, [x0]
  405784:	cmp	x0, #0x0
  405788:	b.eq	40579c <sqrt@plt+0x3d1c>  // b.none
  40578c:	ldr	x0, [sp, #8]
  405790:	ldr	x0, [x0]
  405794:	add	x0, x0, #0x4
  405798:	b	4057a0 <sqrt@plt+0x3d20>
  40579c:	mov	x0, #0x0                   	// #0
  4057a0:	add	sp, sp, #0x10
  4057a4:	ret
  4057a8:	sub	sp, sp, #0x10
  4057ac:	str	x0, [sp, #8]
  4057b0:	ldr	x0, [sp, #8]
  4057b4:	ldr	x0, [x0, #8]
  4057b8:	add	sp, sp, #0x10
  4057bc:	ret
  4057c0:	stp	x29, x30, [sp, #-336]!
  4057c4:	mov	x29, sp
  4057c8:	str	x0, [sp, #40]
  4057cc:	str	w1, [sp, #36]
  4057d0:	str	x2, [sp, #24]
  4057d4:	add	x0, sp, #0x40
  4057d8:	mov	x1, x0
  4057dc:	ldr	w0, [sp, #36]
  4057e0:	bl	409b20 <_ZdlPvm@@Base+0x248>
  4057e4:	lsr	w0, w0, #31
  4057e8:	and	w0, w0, #0xff
  4057ec:	cmp	w0, #0x0
  4057f0:	b.eq	405838 <sqrt@plt+0x3db8>  // b.none
  4057f4:	add	x0, sp, #0xc0
  4057f8:	ldr	x1, [sp, #24]
  4057fc:	bl	407448 <sqrt@plt+0x59c8>
  405800:	bl	401900 <__errno_location@plt>
  405804:	ldr	w0, [x0]
  405808:	bl	4017f0 <strerror@plt>
  40580c:	mov	x1, x0
  405810:	add	x0, sp, #0xd0
  405814:	bl	407448 <sqrt@plt+0x59c8>
  405818:	add	x2, sp, #0xd0
  40581c:	add	x1, sp, #0xc0
  405820:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  405824:	add	x3, x0, #0x3b8
  405828:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  40582c:	add	x0, x0, #0xf8
  405830:	bl	407bd8 <sqrt@plt+0x6158>
  405834:	b	405ba4 <sqrt@plt+0x4124>
  405838:	ldr	w0, [sp, #80]
  40583c:	and	w0, w0, #0xf000
  405840:	cmp	w0, #0x8, lsl #12
  405844:	b.eq	405878 <sqrt@plt+0x3df8>  // b.none
  405848:	add	x0, sp, #0xe0
  40584c:	ldr	x1, [sp, #24]
  405850:	bl	407448 <sqrt@plt+0x59c8>
  405854:	add	x1, sp, #0xe0
  405858:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  40585c:	add	x3, x0, #0x3b8
  405860:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  405864:	add	x2, x0, #0x3b8
  405868:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  40586c:	add	x0, x0, #0x110
  405870:	bl	407bd8 <sqrt@plt+0x6158>
  405874:	b	405ba4 <sqrt@plt+0x4124>
  405878:	ldr	x0, [sp, #112]
  40587c:	str	w0, [sp, #332]
  405880:	ldr	w0, [sp, #332]
  405884:	add	w0, w0, #0x5
  405888:	sxtw	x0, w0
  40588c:	bl	4016a0 <_Znam@plt>
  405890:	mov	x1, x0
  405894:	ldr	x0, [sp, #40]
  405898:	str	x1, [x0]
  40589c:	ldr	x0, [sp, #40]
  4058a0:	ldr	x0, [x0]
  4058a4:	add	x0, x0, #0x4
  4058a8:	ldrsw	x1, [sp, #332]
  4058ac:	mov	x2, x1
  4058b0:	mov	x1, x0
  4058b4:	ldr	w0, [sp, #36]
  4058b8:	bl	4017e0 <read@plt>
  4058bc:	str	w0, [sp, #320]
  4058c0:	ldr	w0, [sp, #320]
  4058c4:	cmp	w0, #0x0
  4058c8:	b.ge	405910 <sqrt@plt+0x3e90>  // b.tcont
  4058cc:	add	x0, sp, #0xf0
  4058d0:	ldr	x1, [sp, #24]
  4058d4:	bl	407448 <sqrt@plt+0x59c8>
  4058d8:	bl	401900 <__errno_location@plt>
  4058dc:	ldr	w0, [x0]
  4058e0:	bl	4017f0 <strerror@plt>
  4058e4:	mov	x1, x0
  4058e8:	add	x0, sp, #0x100
  4058ec:	bl	407448 <sqrt@plt+0x59c8>
  4058f0:	add	x2, sp, #0x100
  4058f4:	add	x1, sp, #0xf0
  4058f8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4058fc:	add	x3, x0, #0x3b8
  405900:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  405904:	add	x0, x0, #0x130
  405908:	bl	407bd8 <sqrt@plt+0x6158>
  40590c:	b	405b80 <sqrt@plt+0x4100>
  405910:	ldr	w1, [sp, #320]
  405914:	ldr	w0, [sp, #332]
  405918:	cmp	w1, w0
  40591c:	b.eq	405950 <sqrt@plt+0x3ed0>  // b.none
  405920:	add	x0, sp, #0x110
  405924:	ldr	x1, [sp, #24]
  405928:	bl	407448 <sqrt@plt+0x59c8>
  40592c:	add	x1, sp, #0x110
  405930:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  405934:	add	x3, x0, #0x3b8
  405938:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  40593c:	add	x2, x0, #0x3b8
  405940:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  405944:	add	x0, x0, #0x148
  405948:	bl	407bd8 <sqrt@plt+0x6158>
  40594c:	b	405b80 <sqrt@plt+0x4100>
  405950:	add	x0, sp, #0x3f
  405954:	mov	x2, #0x1                   	// #1
  405958:	mov	x1, x0
  40595c:	ldr	w0, [sp, #36]
  405960:	bl	4017e0 <read@plt>
  405964:	str	w0, [sp, #320]
  405968:	ldr	w0, [sp, #320]
  40596c:	cmp	w0, #0x0
  405970:	b.eq	4059a4 <sqrt@plt+0x3f24>  // b.none
  405974:	add	x0, sp, #0x120
  405978:	ldr	x1, [sp, #24]
  40597c:	bl	407448 <sqrt@plt+0x59c8>
  405980:	add	x1, sp, #0x120
  405984:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  405988:	add	x3, x0, #0x3b8
  40598c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  405990:	add	x2, x0, #0x3b8
  405994:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  405998:	add	x0, x0, #0x160
  40599c:	bl	407bd8 <sqrt@plt+0x6158>
  4059a0:	b	405b80 <sqrt@plt+0x4100>
  4059a4:	ldr	x0, [sp, #40]
  4059a8:	ldr	x0, [x0]
  4059ac:	add	x3, x0, #0x4
  4059b0:	ldr	w2, [sp, #332]
  4059b4:	ldr	w1, [sp, #332]
  4059b8:	mov	w0, #0x400                 	// #1024
  4059bc:	cmp	w2, #0x400
  4059c0:	csel	w0, w1, w0, le
  4059c4:	sxtw	x0, w0
  4059c8:	mov	x2, x0
  4059cc:	mov	w1, #0x0                   	// #0
  4059d0:	mov	x0, x3
  4059d4:	bl	401840 <memchr@plt>
  4059d8:	cmp	x0, #0x0
  4059dc:	b.eq	405a10 <sqrt@plt+0x3f90>  // b.none
  4059e0:	add	x0, sp, #0x130
  4059e4:	ldr	x1, [sp, #24]
  4059e8:	bl	407448 <sqrt@plt+0x59c8>
  4059ec:	add	x1, sp, #0x130
  4059f0:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4059f4:	add	x3, x0, #0x3b8
  4059f8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4059fc:	add	x2, x0, #0x3b8
  405a00:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  405a04:	add	x0, x0, #0x178
  405a08:	bl	407bd8 <sqrt@plt+0x6158>
  405a0c:	b	405b80 <sqrt@plt+0x4100>
  405a10:	ldr	w0, [sp, #36]
  405a14:	bl	401930 <close@plt>
  405a18:	ldr	x0, [sp, #40]
  405a1c:	ldr	x0, [x0]
  405a20:	add	x0, x0, #0x3
  405a24:	mov	w1, #0xa                   	// #10
  405a28:	strb	w1, [x0]
  405a2c:	mov	w0, #0x4                   	// #4
  405a30:	str	w0, [sp, #328]
  405a34:	mov	w0, #0x4                   	// #4
  405a38:	str	w0, [sp, #324]
  405a3c:	ldr	w0, [sp, #332]
  405a40:	add	w0, w0, #0x3
  405a44:	ldr	w1, [sp, #328]
  405a48:	cmp	w1, w0
  405a4c:	b.gt	405b28 <sqrt@plt+0x40a8>
  405a50:	ldr	x0, [sp, #40]
  405a54:	ldr	x1, [x0]
  405a58:	ldrsw	x0, [sp, #328]
  405a5c:	add	x0, x1, x0
  405a60:	ldrb	w0, [x0]
  405a64:	cmp	w0, #0xd
  405a68:	b.ne	405ad4 <sqrt@plt+0x4054>  // b.any
  405a6c:	ldr	x0, [sp, #40]
  405a70:	ldr	x1, [x0]
  405a74:	ldr	w0, [sp, #328]
  405a78:	add	w0, w0, #0x1
  405a7c:	str	w0, [sp, #328]
  405a80:	ldrsw	x0, [sp, #328]
  405a84:	add	x0, x1, x0
  405a88:	ldrb	w0, [x0]
  405a8c:	cmp	w0, #0xa
  405a90:	cset	w0, ne  // ne = any
  405a94:	and	w0, w0, #0xff
  405a98:	cmp	w0, #0x0
  405a9c:	b.eq	405ac8 <sqrt@plt+0x4048>  // b.none
  405aa0:	ldr	x0, [sp, #40]
  405aa4:	ldr	x1, [x0]
  405aa8:	ldr	w0, [sp, #324]
  405aac:	add	w2, w0, #0x1
  405ab0:	str	w2, [sp, #324]
  405ab4:	sxtw	x0, w0
  405ab8:	add	x0, x1, x0
  405abc:	mov	w1, #0xd                   	// #13
  405ac0:	strb	w1, [x0]
  405ac4:	b	405ad4 <sqrt@plt+0x4054>
  405ac8:	ldr	w0, [sp, #332]
  405acc:	sub	w0, w0, #0x1
  405ad0:	str	w0, [sp, #332]
  405ad4:	ldr	w1, [sp, #328]
  405ad8:	ldr	w0, [sp, #324]
  405adc:	cmp	w1, w0
  405ae0:	b.eq	405b0c <sqrt@plt+0x408c>  // b.none
  405ae4:	ldr	x0, [sp, #40]
  405ae8:	ldr	x1, [x0]
  405aec:	ldrsw	x0, [sp, #328]
  405af0:	add	x1, x1, x0
  405af4:	ldr	x0, [sp, #40]
  405af8:	ldr	x2, [x0]
  405afc:	ldrsw	x0, [sp, #324]
  405b00:	add	x0, x2, x0
  405b04:	ldrb	w1, [x1]
  405b08:	strb	w1, [x0]
  405b0c:	ldr	w0, [sp, #328]
  405b10:	add	w0, w0, #0x1
  405b14:	str	w0, [sp, #328]
  405b18:	ldr	w0, [sp, #324]
  405b1c:	add	w0, w0, #0x1
  405b20:	str	w0, [sp, #324]
  405b24:	b	405a3c <sqrt@plt+0x3fbc>
  405b28:	ldr	x0, [sp, #40]
  405b2c:	ldr	x1, [x0]
  405b30:	ldrsw	x0, [sp, #332]
  405b34:	add	x0, x0, #0x4
  405b38:	add	x1, x1, x0
  405b3c:	ldr	x0, [sp, #40]
  405b40:	str	x1, [x0, #8]
  405b44:	ldr	x0, [sp, #40]
  405b48:	ldr	x0, [x0, #8]
  405b4c:	sub	x0, x0, #0x1
  405b50:	ldrb	w0, [x0]
  405b54:	cmp	w0, #0xa
  405b58:	b.eq	405b78 <sqrt@plt+0x40f8>  // b.none
  405b5c:	ldr	x0, [sp, #40]
  405b60:	ldr	x0, [x0, #8]
  405b64:	add	x2, x0, #0x1
  405b68:	ldr	x1, [sp, #40]
  405b6c:	str	x2, [x1, #8]
  405b70:	mov	w1, #0xa                   	// #10
  405b74:	strb	w1, [x0]
  405b78:	mov	w0, #0x1                   	// #1
  405b7c:	b	405bb0 <sqrt@plt+0x4130>
  405b80:	ldr	x0, [sp, #40]
  405b84:	ldr	x0, [x0]
  405b88:	cmp	x0, #0x0
  405b8c:	b.eq	405b9c <sqrt@plt+0x411c>  // b.none
  405b90:	ldr	x0, [sp, #40]
  405b94:	ldr	x0, [x0]
  405b98:	bl	4018f0 <_ZdaPv@plt>
  405b9c:	ldr	x0, [sp, #40]
  405ba0:	str	xzr, [x0]
  405ba4:	ldr	w0, [sp, #36]
  405ba8:	bl	401930 <close@plt>
  405bac:	mov	w0, #0x0                   	// #0
  405bb0:	ldp	x29, x30, [sp], #336
  405bb4:	ret
  405bb8:	stp	x29, x30, [sp, #-96]!
  405bbc:	mov	x29, sp
  405bc0:	stp	x19, x20, [sp, #16]
  405bc4:	str	x0, [sp, #56]
  405bc8:	str	x1, [sp, #48]
  405bcc:	str	w2, [sp, #44]
  405bd0:	str	x3, [sp, #32]
  405bd4:	str	w4, [sp, #40]
  405bd8:	ldr	x0, [sp, #56]
  405bdc:	ldr	x1, [sp, #32]
  405be0:	str	x1, [x0]
  405be4:	ldr	x0, [sp, #56]
  405be8:	ldr	w1, [sp, #40]
  405bec:	str	w1, [x0, #8]
  405bf0:	ldr	x0, [sp, #56]
  405bf4:	str	xzr, [x0, #16]
  405bf8:	ldr	x0, [sp, #56]
  405bfc:	str	wzr, [x0, #24]
  405c00:	ldrsw	x0, [sp, #44]
  405c04:	ldr	x1, [sp, #48]
  405c08:	add	x0, x1, x0
  405c0c:	str	x0, [sp, #72]
  405c10:	str	wzr, [sp, #92]
  405c14:	ldr	x0, [sp, #48]
  405c18:	str	x0, [sp, #80]
  405c1c:	ldr	x1, [sp, #80]
  405c20:	ldr	x0, [sp, #72]
  405c24:	cmp	x1, x0
  405c28:	b.cs	405ca8 <sqrt@plt+0x4228>  // b.hs, b.nlast
  405c2c:	ldr	x0, [sp, #80]
  405c30:	ldrb	w0, [x0]
  405c34:	mov	w2, w0
  405c38:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  405c3c:	add	x1, x0, #0x290
  405c40:	sxtw	x0, w2
  405c44:	ldrb	w0, [x1, x0]
  405c48:	cmp	w0, #0x0
  405c4c:	b.eq	405c98 <sqrt@plt+0x4218>  // b.none
  405c50:	ldr	x0, [sp, #80]
  405c54:	add	x0, x0, #0x1
  405c58:	ldrb	w0, [x0]
  405c5c:	cmp	w0, #0x0
  405c60:	b.eq	405c8c <sqrt@plt+0x420c>  // b.none
  405c64:	ldr	x0, [sp, #80]
  405c68:	add	x0, x0, #0x1
  405c6c:	ldrb	w0, [x0]
  405c70:	mov	w2, w0
  405c74:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  405c78:	add	x1, x0, #0x290
  405c7c:	sxtw	x0, w2
  405c80:	ldrb	w0, [x1, x0]
  405c84:	cmp	w0, #0x0
  405c88:	b.ne	405c98 <sqrt@plt+0x4218>  // b.any
  405c8c:	ldr	w0, [sp, #92]
  405c90:	add	w0, w0, #0x1
  405c94:	str	w0, [sp, #92]
  405c98:	ldr	x0, [sp, #80]
  405c9c:	add	x0, x0, #0x1
  405ca0:	str	x0, [sp, #80]
  405ca4:	b	405c1c <sqrt@plt+0x419c>
  405ca8:	ldr	w0, [sp, #92]
  405cac:	cmp	w0, #0x0
  405cb0:	b.eq	405e64 <sqrt@plt+0x43e4>  // b.none
  405cb4:	ldrsw	x0, [sp, #92]
  405cb8:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  405cbc:	cmp	x0, x1
  405cc0:	b.hi	405ce4 <sqrt@plt+0x4264>  // b.pmore
  405cc4:	lsl	x0, x0, #3
  405cc8:	bl	4016a0 <_Znam@plt>
  405ccc:	mov	x1, x0
  405cd0:	ldr	x0, [sp, #56]
  405cd4:	str	x1, [x0, #16]
  405cd8:	ldr	x0, [sp, #48]
  405cdc:	str	x0, [sp, #80]
  405ce0:	b	405ce8 <sqrt@plt+0x4268>
  405ce4:	bl	401920 <__cxa_throw_bad_array_new_length@plt>
  405ce8:	ldr	x1, [sp, #80]
  405cec:	ldr	x0, [sp, #72]
  405cf0:	cmp	x1, x0
  405cf4:	b.cs	405d2c <sqrt@plt+0x42ac>  // b.hs, b.nlast
  405cf8:	ldr	x0, [sp, #80]
  405cfc:	ldrb	w0, [x0]
  405d00:	mov	w2, w0
  405d04:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  405d08:	add	x1, x0, #0x290
  405d0c:	sxtw	x0, w2
  405d10:	ldrb	w0, [x1, x0]
  405d14:	cmp	w0, #0x0
  405d18:	b.ne	405d2c <sqrt@plt+0x42ac>  // b.any
  405d1c:	ldr	x0, [sp, #80]
  405d20:	add	x0, x0, #0x1
  405d24:	str	x0, [sp, #80]
  405d28:	b	405ce8 <sqrt@plt+0x4268>
  405d2c:	ldr	x1, [sp, #80]
  405d30:	ldr	x0, [sp, #72]
  405d34:	cmp	x1, x0
  405d38:	b.eq	405de0 <sqrt@plt+0x4360>  // b.none
  405d3c:	ldr	x0, [sp, #80]
  405d40:	str	x0, [sp, #64]
  405d44:	ldr	x1, [sp, #80]
  405d48:	ldr	x0, [sp, #72]
  405d4c:	cmp	x1, x0
  405d50:	b.cs	405d88 <sqrt@plt+0x4308>  // b.hs, b.nlast
  405d54:	ldr	x0, [sp, #80]
  405d58:	ldrb	w0, [x0]
  405d5c:	mov	w2, w0
  405d60:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  405d64:	add	x1, x0, #0x290
  405d68:	sxtw	x0, w2
  405d6c:	ldrb	w0, [x1, x0]
  405d70:	cmp	w0, #0x0
  405d74:	b.eq	405d88 <sqrt@plt+0x4308>  // b.none
  405d78:	ldr	x0, [sp, #80]
  405d7c:	add	x0, x0, #0x1
  405d80:	str	x0, [sp, #80]
  405d84:	b	405d44 <sqrt@plt+0x42c4>
  405d88:	mov	x0, #0x410                 	// #1040
  405d8c:	bl	40981c <_Znwm@@Base>
  405d90:	mov	x19, x0
  405d94:	ldr	x1, [sp, #80]
  405d98:	ldr	x0, [sp, #64]
  405d9c:	sub	x0, x1, x0
  405da0:	mov	w2, w0
  405da4:	ldr	x1, [sp, #64]
  405da8:	mov	x0, x19
  405dac:	bl	404c90 <sqrt@plt+0x3210>
  405db0:	ldr	x0, [sp, #56]
  405db4:	ldr	x1, [x0, #16]
  405db8:	ldr	x0, [sp, #56]
  405dbc:	ldr	w0, [x0, #24]
  405dc0:	add	w3, w0, #0x1
  405dc4:	ldr	x2, [sp, #56]
  405dc8:	str	w3, [x2, #24]
  405dcc:	sxtw	x0, w0
  405dd0:	lsl	x0, x0, #3
  405dd4:	add	x0, x1, x0
  405dd8:	str	x19, [x0]
  405ddc:	b	405ce8 <sqrt@plt+0x4268>
  405de0:	nop
  405de4:	ldr	x0, [sp, #56]
  405de8:	ldr	w0, [x0, #24]
  405dec:	ldr	w1, [sp, #92]
  405df0:	cmp	w1, w0
  405df4:	cset	w0, ge  // ge = tcont
  405df8:	and	w0, w0, #0xff
  405dfc:	mov	w3, w0
  405e00:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  405e04:	add	x2, x0, #0xd8
  405e08:	mov	w1, #0x17f                 	// #383
  405e0c:	mov	w0, w3
  405e10:	bl	402268 <sqrt@plt+0x7e8>
  405e14:	ldr	x0, [sp, #56]
  405e18:	ldr	w0, [x0, #24]
  405e1c:	cmp	w0, #0x0
  405e20:	b.ne	405e68 <sqrt@plt+0x43e8>  // b.any
  405e24:	ldr	x0, [sp, #56]
  405e28:	ldr	x0, [x0, #16]
  405e2c:	cmp	x0, #0x0
  405e30:	b.eq	405e40 <sqrt@plt+0x43c0>  // b.none
  405e34:	ldr	x0, [sp, #56]
  405e38:	ldr	x0, [x0, #16]
  405e3c:	bl	4018f0 <_ZdaPv@plt>
  405e40:	ldr	x0, [sp, #56]
  405e44:	str	xzr, [x0, #16]
  405e48:	b	405e68 <sqrt@plt+0x43e8>
  405e4c:	mov	x20, x0
  405e50:	mov	x1, #0x410                 	// #1040
  405e54:	mov	x0, x19
  405e58:	bl	4098d8 <_ZdlPvm@@Base>
  405e5c:	mov	x0, x20
  405e60:	bl	401a00 <_Unwind_Resume@plt>
  405e64:	nop
  405e68:	ldp	x19, x20, [sp, #16]
  405e6c:	ldp	x29, x30, [sp], #96
  405e70:	ret
  405e74:	stp	x29, x30, [sp, #-64]!
  405e78:	mov	x29, sp
  405e7c:	str	x19, [sp, #16]
  405e80:	str	x0, [sp, #40]
  405e84:	str	wzr, [sp, #60]
  405e88:	ldr	x0, [sp, #40]
  405e8c:	ldr	w0, [x0, #24]
  405e90:	ldr	w1, [sp, #60]
  405e94:	cmp	w1, w0
  405e98:	b.ge	405ee0 <sqrt@plt+0x4460>  // b.tcont
  405e9c:	ldr	x0, [sp, #40]
  405ea0:	ldr	x1, [x0, #16]
  405ea4:	ldrsw	x0, [sp, #60]
  405ea8:	lsl	x0, x0, #3
  405eac:	add	x0, x1, x0
  405eb0:	ldr	x19, [x0]
  405eb4:	cmp	x19, #0x0
  405eb8:	b.eq	405ed0 <sqrt@plt+0x4450>  // b.none
  405ebc:	mov	x0, x19
  405ec0:	bl	405084 <sqrt@plt+0x3604>
  405ec4:	mov	x1, #0x410                 	// #1040
  405ec8:	mov	x0, x19
  405ecc:	bl	4098d8 <_ZdlPvm@@Base>
  405ed0:	ldr	w0, [sp, #60]
  405ed4:	add	w0, w0, #0x1
  405ed8:	str	w0, [sp, #60]
  405edc:	b	405e88 <sqrt@plt+0x4408>
  405ee0:	ldr	x0, [sp, #40]
  405ee4:	ldr	x0, [x0, #16]
  405ee8:	cmp	x0, #0x0
  405eec:	b.eq	405efc <sqrt@plt+0x447c>  // b.none
  405ef0:	ldr	x0, [sp, #40]
  405ef4:	ldr	x0, [x0, #16]
  405ef8:	bl	4018f0 <_ZdaPv@plt>
  405efc:	nop
  405f00:	ldr	x19, [sp, #16]
  405f04:	ldp	x29, x30, [sp], #64
  405f08:	ret
  405f0c:	stp	x29, x30, [sp, #-96]!
  405f10:	mov	x29, sp
  405f14:	str	x0, [sp, #56]
  405f18:	str	x1, [sp, #48]
  405f1c:	str	x2, [sp, #40]
  405f20:	str	x3, [sp, #32]
  405f24:	str	x4, [sp, #24]
  405f28:	ldr	x1, [sp, #40]
  405f2c:	ldr	x0, [sp, #48]
  405f30:	sub	x0, x1, x0
  405f34:	cmp	x0, #0x0
  405f38:	cset	w0, gt
  405f3c:	and	w0, w0, #0xff
  405f40:	mov	w3, w0
  405f44:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  405f48:	add	x2, x0, #0xd8
  405f4c:	mov	w1, #0x190                 	// #400
  405f50:	mov	w0, w3
  405f54:	bl	402268 <sqrt@plt+0x7e8>
  405f58:	ldr	x0, [sp, #48]
  405f5c:	sub	x0, x0, #0x1
  405f60:	ldrb	w0, [x0]
  405f64:	cmp	w0, #0xa
  405f68:	cset	w0, eq  // eq = none
  405f6c:	and	w0, w0, #0xff
  405f70:	mov	w3, w0
  405f74:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  405f78:	add	x2, x0, #0xd8
  405f7c:	mov	w1, #0x191                 	// #401
  405f80:	mov	w0, w3
  405f84:	bl	402268 <sqrt@plt+0x7e8>
  405f88:	ldr	x0, [sp, #40]
  405f8c:	sub	x0, x0, #0x1
  405f90:	ldrb	w0, [x0]
  405f94:	cmp	w0, #0xa
  405f98:	cset	w0, eq  // eq = none
  405f9c:	and	w0, w0, #0xff
  405fa0:	mov	w3, w0
  405fa4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  405fa8:	add	x2, x0, #0xd8
  405fac:	mov	w1, #0x192                 	// #402
  405fb0:	mov	w0, w3
  405fb4:	bl	402268 <sqrt@plt+0x7e8>
  405fb8:	ldr	x0, [sp, #56]
  405fbc:	ldr	w0, [x0, #24]
  405fc0:	cmp	w0, #0x0
  405fc4:	b.ne	405fd0 <sqrt@plt+0x4550>  // b.any
  405fc8:	mov	w0, #0x0                   	// #0
  405fcc:	b	406100 <sqrt@plt+0x4680>
  405fd0:	ldr	x0, [sp, #56]
  405fd4:	ldr	x0, [x0, #16]
  405fd8:	ldr	x0, [x0]
  405fdc:	add	x1, sp, #0x40
  405fe0:	mov	x4, x1
  405fe4:	ldr	x3, [sp, #40]
  405fe8:	ldr	x2, [sp, #48]
  405fec:	mov	x1, x0
  405ff0:	ldr	x0, [sp, #56]
  405ff4:	bl	4050b8 <sqrt@plt+0x3638>
  405ff8:	str	x0, [sp, #80]
  405ffc:	ldr	x0, [sp, #80]
  406000:	cmp	x0, #0x0
  406004:	b.ne	406010 <sqrt@plt+0x4590>  // b.any
  406008:	mov	w0, #0x0                   	// #0
  40600c:	b	406100 <sqrt@plt+0x4680>
  406010:	ldr	x0, [sp, #56]
  406014:	ldr	x0, [x0, #16]
  406018:	ldr	x0, [x0]
  40601c:	bl	40651c <sqrt@plt+0x4a9c>
  406020:	sxtw	x0, w0
  406024:	ldr	x1, [sp, #80]
  406028:	add	x0, x1, x0
  40602c:	mov	x1, x0
  406030:	ldr	x0, [sp, #40]
  406034:	bl	405274 <sqrt@plt+0x37f4>
  406038:	str	x0, [sp, #72]
  40603c:	mov	w0, #0x1                   	// #1
  406040:	str	w0, [sp, #92]
  406044:	ldr	x0, [sp, #56]
  406048:	ldr	w0, [x0, #24]
  40604c:	ldr	w1, [sp, #92]
  406050:	cmp	w1, w0
  406054:	b.ge	4060b4 <sqrt@plt+0x4634>  // b.tcont
  406058:	ldr	x0, [sp, #56]
  40605c:	ldr	x1, [x0, #16]
  406060:	ldrsw	x0, [sp, #92]
  406064:	lsl	x0, x0, #3
  406068:	add	x0, x1, x0
  40606c:	ldr	x0, [x0]
  406070:	ldr	x1, [sp, #64]
  406074:	mov	x4, #0x0                   	// #0
  406078:	ldr	x3, [sp, #72]
  40607c:	mov	x2, x1
  406080:	mov	x1, x0
  406084:	ldr	x0, [sp, #56]
  406088:	bl	4050b8 <sqrt@plt+0x3638>
  40608c:	cmp	x0, #0x0
  406090:	cset	w0, eq  // eq = none
  406094:	and	w0, w0, #0xff
  406098:	cmp	w0, #0x0
  40609c:	b.ne	4060b0 <sqrt@plt+0x4630>  // b.any
  4060a0:	ldr	w0, [sp, #92]
  4060a4:	add	w0, w0, #0x1
  4060a8:	str	w0, [sp, #92]
  4060ac:	b	406044 <sqrt@plt+0x45c4>
  4060b0:	nop
  4060b4:	ldr	x0, [sp, #56]
  4060b8:	ldr	w0, [x0, #24]
  4060bc:	ldr	w1, [sp, #92]
  4060c0:	cmp	w1, w0
  4060c4:	b.lt	4060f4 <sqrt@plt+0x4674>  // b.tstop
  4060c8:	ldr	x1, [sp, #64]
  4060cc:	ldr	x0, [sp, #32]
  4060d0:	str	x1, [x0]
  4060d4:	ldr	x0, [sp, #64]
  4060d8:	ldr	x1, [sp, #72]
  4060dc:	sub	x0, x1, x0
  4060e0:	mov	w1, w0
  4060e4:	ldr	x0, [sp, #24]
  4060e8:	str	w1, [x0]
  4060ec:	mov	w0, #0x1                   	// #1
  4060f0:	b	406100 <sqrt@plt+0x4680>
  4060f4:	ldr	x0, [sp, #72]
  4060f8:	str	x0, [sp, #48]
  4060fc:	b	405fd0 <sqrt@plt+0x4550>
  406100:	ldp	x29, x30, [sp], #96
  406104:	ret
  406108:	stp	x29, x30, [sp, #-64]!
  40610c:	mov	x29, sp
  406110:	stp	x19, x20, [sp, #16]
  406114:	str	w0, [sp, #44]
  406118:	str	x1, [sp, #32]
  40611c:	str	w2, [sp, #40]
  406120:	mov	x0, #0x30                  	// #48
  406124:	bl	40981c <_Znwm@@Base>
  406128:	mov	x19, x0
  40612c:	ldr	w2, [sp, #40]
  406130:	ldr	x1, [sp, #32]
  406134:	mov	x0, x19
  406138:	bl	4061b0 <sqrt@plt+0x4730>
  40613c:	str	x19, [sp, #56]
  406140:	ldr	w1, [sp, #44]
  406144:	ldr	x0, [sp, #56]
  406148:	bl	406260 <sqrt@plt+0x47e0>
  40614c:	cmp	w0, #0x0
  406150:	cset	w0, eq  // eq = none
  406154:	and	w0, w0, #0xff
  406158:	cmp	w0, #0x0
  40615c:	b.eq	406184 <sqrt@plt+0x4704>  // b.none
  406160:	ldr	x0, [sp, #56]
  406164:	cmp	x0, #0x0
  406168:	b.eq	40617c <sqrt@plt+0x46fc>  // b.none
  40616c:	ldr	x1, [x0]
  406170:	add	x1, x1, #0x10
  406174:	ldr	x1, [x1]
  406178:	blr	x1
  40617c:	mov	x0, #0x0                   	// #0
  406180:	b	4061a4 <sqrt@plt+0x4724>
  406184:	ldr	x0, [sp, #56]
  406188:	b	4061a4 <sqrt@plt+0x4724>
  40618c:	mov	x20, x0
  406190:	mov	x1, #0x30                  	// #48
  406194:	mov	x0, x19
  406198:	bl	4098d8 <_ZdlPvm@@Base>
  40619c:	mov	x0, x20
  4061a0:	bl	401a00 <_Unwind_Resume@plt>
  4061a4:	ldp	x19, x20, [sp, #16]
  4061a8:	ldp	x29, x30, [sp], #64
  4061ac:	ret
  4061b0:	stp	x29, x30, [sp, #-48]!
  4061b4:	mov	x29, sp
  4061b8:	str	x0, [sp, #40]
  4061bc:	str	x1, [sp, #32]
  4061c0:	str	w2, [sp, #28]
  4061c4:	ldr	x0, [sp, #40]
  4061c8:	ldr	w2, [sp, #28]
  4061cc:	ldr	x1, [sp, #32]
  4061d0:	bl	4069c4 <sqrt@plt+0x4f44>
  4061d4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  4061d8:	add	x1, x0, #0x1d0
  4061dc:	ldr	x0, [sp, #40]
  4061e0:	str	x1, [x0]
  4061e4:	ldr	x0, [sp, #40]
  4061e8:	add	x0, x0, #0x20
  4061ec:	bl	40571c <sqrt@plt+0x3c9c>
  4061f0:	nop
  4061f4:	ldp	x29, x30, [sp], #48
  4061f8:	ret
  4061fc:	stp	x29, x30, [sp, #-32]!
  406200:	mov	x29, sp
  406204:	str	x0, [sp, #24]
  406208:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  40620c:	add	x1, x0, #0x1d0
  406210:	ldr	x0, [sp, #24]
  406214:	str	x1, [x0]
  406218:	ldr	x0, [sp, #24]
  40621c:	add	x0, x0, #0x20
  406220:	bl	405740 <sqrt@plt+0x3cc0>
  406224:	ldr	x0, [sp, #24]
  406228:	bl	406a1c <sqrt@plt+0x4f9c>
  40622c:	nop
  406230:	ldp	x29, x30, [sp], #32
  406234:	ret
  406238:	stp	x29, x30, [sp, #-32]!
  40623c:	mov	x29, sp
  406240:	str	x0, [sp, #24]
  406244:	ldr	x0, [sp, #24]
  406248:	bl	4061fc <sqrt@plt+0x477c>
  40624c:	mov	x1, #0x30                  	// #48
  406250:	ldr	x0, [sp, #24]
  406254:	bl	4098d8 <_ZdlPvm@@Base>
  406258:	ldp	x29, x30, [sp], #32
  40625c:	ret
  406260:	stp	x29, x30, [sp, #-32]!
  406264:	mov	x29, sp
  406268:	str	x0, [sp, #24]
  40626c:	str	w1, [sp, #20]
  406270:	ldr	x0, [sp, #24]
  406274:	add	x3, x0, #0x20
  406278:	ldr	x0, [sp, #24]
  40627c:	ldr	x0, [x0, #8]
  406280:	mov	x2, x0
  406284:	ldr	w1, [sp, #20]
  406288:	mov	x0, x3
  40628c:	bl	4057c0 <sqrt@plt+0x3d40>
  406290:	ldp	x29, x30, [sp], #32
  406294:	ret
  406298:	stp	x29, x30, [sp, #-48]!
  40629c:	mov	x29, sp
  4062a0:	str	x19, [sp, #16]
  4062a4:	str	x0, [sp, #40]
  4062a8:	str	x1, [sp, #32]
  4062ac:	mov	x0, #0x20                  	// #32
  4062b0:	bl	40981c <_Znwm@@Base>
  4062b4:	mov	x19, x0
  4062b8:	ldr	x2, [sp, #32]
  4062bc:	ldr	x1, [sp, #40]
  4062c0:	mov	x0, x19
  4062c4:	bl	4062d8 <sqrt@plt+0x4858>
  4062c8:	mov	x0, x19
  4062cc:	ldr	x19, [sp, #16]
  4062d0:	ldp	x29, x30, [sp], #48
  4062d4:	ret
  4062d8:	stp	x29, x30, [sp, #-48]!
  4062dc:	mov	x29, sp
  4062e0:	str	x0, [sp, #40]
  4062e4:	str	x1, [sp, #32]
  4062e8:	str	x2, [sp, #24]
  4062ec:	ldr	x0, [sp, #40]
  4062f0:	bl	404a68 <sqrt@plt+0x2fe8>
  4062f4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  4062f8:	add	x1, x0, #0x1a8
  4062fc:	ldr	x0, [sp, #40]
  406300:	str	x1, [x0]
  406304:	ldr	x0, [sp, #40]
  406308:	ldr	x1, [sp, #32]
  40630c:	str	x1, [x0, #16]
  406310:	ldr	x0, [sp, #40]
  406314:	str	wzr, [x0, #24]
  406318:	nop
  40631c:	ldp	x29, x30, [sp], #48
  406320:	ret
  406324:	stp	x29, x30, [sp, #-32]!
  406328:	mov	x29, sp
  40632c:	str	x0, [sp, #24]
  406330:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  406334:	add	x1, x0, #0x1a8
  406338:	ldr	x0, [sp, #24]
  40633c:	str	x1, [x0]
  406340:	ldr	x0, [sp, #24]
  406344:	bl	406ad8 <sqrt@plt+0x5058>
  406348:	nop
  40634c:	ldp	x29, x30, [sp], #32
  406350:	ret
  406354:	stp	x29, x30, [sp, #-32]!
  406358:	mov	x29, sp
  40635c:	str	x0, [sp, #24]
  406360:	ldr	x0, [sp, #24]
  406364:	bl	406324 <sqrt@plt+0x48a4>
  406368:	mov	x1, #0x20                  	// #32
  40636c:	ldr	x0, [sp, #24]
  406370:	bl	4098d8 <_ZdlPvm@@Base>
  406374:	ldp	x29, x30, [sp], #32
  406378:	ret
  40637c:	stp	x29, x30, [sp, #-96]!
  406380:	mov	x29, sp
  406384:	str	x0, [sp, #56]
  406388:	str	x1, [sp, #48]
  40638c:	str	x2, [sp, #40]
  406390:	str	x3, [sp, #32]
  406394:	str	x4, [sp, #24]
  406398:	ldr	x0, [sp, #56]
  40639c:	ldr	x0, [x0, #16]
  4063a0:	add	x0, x0, #0x20
  4063a4:	bl	405774 <sqrt@plt+0x3cf4>
  4063a8:	str	x0, [sp, #88]
  4063ac:	ldr	x0, [sp, #56]
  4063b0:	ldr	x0, [x0, #16]
  4063b4:	add	x0, x0, #0x20
  4063b8:	bl	4057a8 <sqrt@plt+0x3d28>
  4063bc:	str	x0, [sp, #80]
  4063c0:	ldr	x0, [sp, #56]
  4063c4:	ldr	w0, [x0, #24]
  4063c8:	sxtw	x0, w0
  4063cc:	ldr	x1, [sp, #88]
  4063d0:	add	x0, x1, x0
  4063d4:	str	x0, [sp, #72]
  4063d8:	ldr	x1, [sp, #72]
  4063dc:	ldr	x0, [sp, #80]
  4063e0:	cmp	x1, x0
  4063e4:	b.cs	406410 <sqrt@plt+0x4990>  // b.hs, b.nlast
  4063e8:	ldr	x4, [sp, #32]
  4063ec:	ldr	x3, [sp, #40]
  4063f0:	ldr	x2, [sp, #80]
  4063f4:	ldr	x1, [sp, #72]
  4063f8:	ldr	x0, [sp, #48]
  4063fc:	bl	405f0c <sqrt@plt+0x448c>
  406400:	cmp	w0, #0x0
  406404:	b.eq	406410 <sqrt@plt+0x4990>  // b.none
  406408:	mov	w0, #0x1                   	// #1
  40640c:	b	406414 <sqrt@plt+0x4994>
  406410:	mov	w0, #0x0                   	// #0
  406414:	cmp	w0, #0x0
  406418:	b.eq	406498 <sqrt@plt+0x4a18>  // b.none
  40641c:	ldr	x0, [sp, #40]
  406420:	ldr	x1, [x0]
  406424:	ldr	x0, [sp, #32]
  406428:	ldr	w0, [x0]
  40642c:	sxtw	x0, w0
  406430:	add	x1, x1, x0
  406434:	ldr	x0, [sp, #88]
  406438:	sub	x0, x1, x0
  40643c:	mov	w1, w0
  406440:	ldr	x0, [sp, #56]
  406444:	str	w1, [x0, #24]
  406448:	ldr	x0, [sp, #24]
  40644c:	cmp	x0, #0x0
  406450:	b.eq	406490 <sqrt@plt+0x4a10>  // b.none
  406454:	ldr	x0, [sp, #56]
  406458:	ldr	x0, [x0, #16]
  40645c:	ldr	w3, [x0, #16]
  406460:	ldr	x0, [sp, #40]
  406464:	ldr	x1, [x0]
  406468:	ldr	x0, [sp, #88]
  40646c:	sub	x0, x1, x0
  406470:	mov	w1, w0
  406474:	add	x0, sp, #0x40
  406478:	mov	w2, w1
  40647c:	mov	w1, w3
  406480:	bl	4049d4 <sqrt@plt+0x2f54>
  406484:	ldr	x0, [sp, #24]
  406488:	ldr	x1, [sp, #64]
  40648c:	str	x1, [x0]
  406490:	mov	w0, #0x1                   	// #1
  406494:	b	40649c <sqrt@plt+0x4a1c>
  406498:	mov	w0, #0x0                   	// #0
  40649c:	ldp	x29, x30, [sp], #96
  4064a0:	ret
  4064a4:	stp	x29, x30, [sp, #-32]!
  4064a8:	mov	x29, sp
  4064ac:	str	w0, [sp, #28]
  4064b0:	str	w1, [sp, #24]
  4064b4:	ldr	w0, [sp, #28]
  4064b8:	cmp	w0, #0x1
  4064bc:	b.ne	4064f4 <sqrt@plt+0x4a74>  // b.any
  4064c0:	ldr	w1, [sp, #24]
  4064c4:	mov	w0, #0xffff                	// #65535
  4064c8:	cmp	w1, w0
  4064cc:	b.ne	4064f4 <sqrt@plt+0x4a74>  // b.any
  4064d0:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4064d4:	add	x0, x0, #0x280
  4064d8:	bl	407010 <sqrt@plt+0x5590>
  4064dc:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4064e0:	add	x0, x0, #0x288
  4064e4:	bl	406d14 <sqrt@plt+0x5294>
  4064e8:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4064ec:	add	x0, x0, #0x690
  4064f0:	bl	404a8c <sqrt@plt+0x300c>
  4064f4:	nop
  4064f8:	ldp	x29, x30, [sp], #32
  4064fc:	ret
  406500:	stp	x29, x30, [sp, #-16]!
  406504:	mov	x29, sp
  406508:	mov	w1, #0xffff                	// #65535
  40650c:	mov	w0, #0x1                   	// #1
  406510:	bl	4064a4 <sqrt@plt+0x4a24>
  406514:	ldp	x29, x30, [sp], #16
  406518:	ret
  40651c:	sub	sp, sp, #0x10
  406520:	str	x0, [sp, #8]
  406524:	ldr	x0, [sp, #8]
  406528:	ldr	w0, [x0, #8]
  40652c:	add	sp, sp, #0x10
  406530:	ret
  406534:	sub	sp, sp, #0x10
  406538:	str	x0, [sp, #8]
  40653c:	ldr	x0, [sp, #8]
  406540:	str	xzr, [x0]
  406544:	ldr	x0, [sp, #8]
  406548:	str	wzr, [x0, #8]
  40654c:	ldr	x0, [sp, #8]
  406550:	mov	w1, #0x1                   	// #1
  406554:	str	w1, [x0, #12]
  406558:	nop
  40655c:	add	sp, sp, #0x10
  406560:	ret
  406564:	stp	x29, x30, [sp, #-48]!
  406568:	mov	x29, sp
  40656c:	str	x0, [sp, #24]
  406570:	ldr	x0, [sp, #24]
  406574:	ldr	w0, [x0, #8]
  406578:	cmp	w0, #0x0
  40657c:	cset	w0, eq  // eq = none
  406580:	and	w0, w0, #0xff
  406584:	mov	w3, w0
  406588:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  40658c:	add	x2, x0, #0x268
  406590:	mov	w1, #0x2c                  	// #44
  406594:	mov	w0, w3
  406598:	bl	402268 <sqrt@plt+0x7e8>
  40659c:	ldr	x0, [sp, #24]
  4065a0:	ldr	x0, [x0]
  4065a4:	cmp	x0, #0x0
  4065a8:	b.eq	4065ec <sqrt@plt+0x4b6c>  // b.none
  4065ac:	ldr	x0, [sp, #24]
  4065b0:	ldr	x0, [x0]
  4065b4:	ldr	x0, [x0, #24]
  4065b8:	str	x0, [sp, #40]
  4065bc:	ldr	x0, [sp, #24]
  4065c0:	ldr	x0, [x0]
  4065c4:	cmp	x0, #0x0
  4065c8:	b.eq	4065dc <sqrt@plt+0x4b5c>  // b.none
  4065cc:	ldr	x1, [x0]
  4065d0:	add	x1, x1, #0x10
  4065d4:	ldr	x1, [x1]
  4065d8:	blr	x1
  4065dc:	ldr	x0, [sp, #24]
  4065e0:	ldr	x1, [sp, #40]
  4065e4:	str	x1, [x0]
  4065e8:	b	40659c <sqrt@plt+0x4b1c>
  4065ec:	nop
  4065f0:	ldp	x29, x30, [sp], #48
  4065f4:	ret
  4065f8:	stp	x29, x30, [sp, #-112]!
  4065fc:	mov	x29, sp
  406600:	str	x0, [sp, #40]
  406604:	str	x1, [sp, #32]
  406608:	str	w2, [sp, #28]
  40660c:	ldr	x0, [sp, #40]
  406610:	ldr	w0, [x0, #12]
  406614:	mov	w1, w0
  406618:	ldr	x0, [sp, #32]
  40661c:	bl	402dfc <sqrt@plt+0x137c>
  406620:	str	x0, [sp, #104]
  406624:	ldr	x0, [sp, #104]
  406628:	cmp	x0, #0x0
  40662c:	b.ne	4066b8 <sqrt@plt+0x4c38>  // b.any
  406630:	mov	w1, #0x0                   	// #0
  406634:	ldr	x0, [sp, #32]
  406638:	bl	401750 <open@plt>
  40663c:	str	w0, [sp, #92]
  406640:	ldr	w0, [sp, #92]
  406644:	cmp	w0, #0x0
  406648:	b.ge	40669c <sqrt@plt+0x4c1c>  // b.tcont
  40664c:	ldr	w0, [sp, #28]
  406650:	cmp	w0, #0x0
  406654:	b.ne	4066b8 <sqrt@plt+0x4c38>  // b.any
  406658:	add	x0, sp, #0x38
  40665c:	ldr	x1, [sp, #32]
  406660:	bl	407448 <sqrt@plt+0x59c8>
  406664:	bl	401900 <__errno_location@plt>
  406668:	ldr	w0, [x0]
  40666c:	bl	4017f0 <strerror@plt>
  406670:	mov	x1, x0
  406674:	add	x0, sp, #0x48
  406678:	bl	407448 <sqrt@plt+0x59c8>
  40667c:	add	x2, sp, #0x48
  406680:	add	x1, sp, #0x38
  406684:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  406688:	add	x3, x0, #0x3b8
  40668c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  406690:	add	x0, x0, #0x288
  406694:	bl	407bd8 <sqrt@plt+0x6158>
  406698:	b	4066b8 <sqrt@plt+0x4c38>
  40669c:	ldr	x0, [sp, #40]
  4066a0:	ldr	w0, [x0, #12]
  4066a4:	mov	w2, w0
  4066a8:	ldr	x1, [sp, #32]
  4066ac:	ldr	w0, [sp, #92]
  4066b0:	bl	406108 <sqrt@plt+0x4688>
  4066b4:	str	x0, [sp, #104]
  4066b8:	ldr	x0, [sp, #104]
  4066bc:	cmp	x0, #0x0
  4066c0:	b.eq	406720 <sqrt@plt+0x4ca0>  // b.none
  4066c4:	ldr	x0, [sp, #40]
  4066c8:	str	x0, [sp, #96]
  4066cc:	ldr	x0, [sp, #96]
  4066d0:	ldr	x0, [x0]
  4066d4:	cmp	x0, #0x0
  4066d8:	b.eq	4066f0 <sqrt@plt+0x4c70>  // b.none
  4066dc:	ldr	x0, [sp, #96]
  4066e0:	ldr	x0, [x0]
  4066e4:	add	x0, x0, #0x18
  4066e8:	str	x0, [sp, #96]
  4066ec:	b	4066cc <sqrt@plt+0x4c4c>
  4066f0:	ldr	x0, [sp, #96]
  4066f4:	ldr	x1, [sp, #104]
  4066f8:	str	x1, [x0]
  4066fc:	ldr	x0, [sp, #104]
  406700:	ldr	x0, [x0]
  406704:	add	x0, x0, #0x18
  406708:	ldr	x1, [x0]
  40670c:	ldr	x0, [sp, #104]
  406710:	blr	x1
  406714:	mov	w1, w0
  406718:	ldr	x0, [sp, #40]
  40671c:	str	w1, [x0, #12]
  406720:	nop
  406724:	ldp	x29, x30, [sp], #112
  406728:	ret
  40672c:	sub	sp, sp, #0x20
  406730:	str	x0, [sp, #8]
  406734:	str	wzr, [sp, #28]
  406738:	ldr	x0, [sp, #8]
  40673c:	ldr	x0, [x0]
  406740:	str	x0, [sp, #16]
  406744:	ldr	x0, [sp, #16]
  406748:	cmp	x0, #0x0
  40674c:	b.eq	40676c <sqrt@plt+0x4cec>  // b.none
  406750:	ldr	w0, [sp, #28]
  406754:	add	w0, w0, #0x1
  406758:	str	w0, [sp, #28]
  40675c:	ldr	x0, [sp, #16]
  406760:	ldr	x0, [x0, #24]
  406764:	str	x0, [sp, #16]
  406768:	b	406744 <sqrt@plt+0x4cc4>
  40676c:	ldr	w0, [sp, #28]
  406770:	add	sp, sp, #0x20
  406774:	ret
  406778:	stp	x29, x30, [sp, #-64]!
  40677c:	mov	x29, sp
  406780:	str	x19, [sp, #16]
  406784:	str	x0, [sp, #56]
  406788:	str	x1, [sp, #48]
  40678c:	str	x2, [sp, #40]
  406790:	ldr	x0, [sp, #56]
  406794:	ldr	x1, [sp, #48]
  406798:	str	x1, [x0]
  40679c:	ldr	x0, [sp, #48]
  4067a0:	ldr	x1, [x0]
  4067a4:	ldr	x0, [sp, #56]
  4067a8:	str	x1, [x0, #8]
  4067ac:	ldr	x0, [sp, #56]
  4067b0:	str	xzr, [x0, #16]
  4067b4:	ldr	x0, [sp, #40]
  4067b8:	bl	409a38 <_ZdlPvm@@Base+0x160>
  4067bc:	mov	x1, x0
  4067c0:	ldr	x0, [sp, #56]
  4067c4:	str	x1, [x0, #24]
  4067c8:	ldr	x0, [sp, #56]
  4067cc:	add	x19, x0, #0x20
  4067d0:	ldr	x0, [sp, #40]
  4067d4:	bl	401710 <strlen@plt>
  4067d8:	mov	w2, w0
  4067dc:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4067e0:	add	x0, x0, #0x220
  4067e4:	ldr	x1, [x0]
  4067e8:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4067ec:	add	x0, x0, #0x218
  4067f0:	ldr	w0, [x0]
  4067f4:	mov	w4, w0
  4067f8:	mov	x3, x1
  4067fc:	ldr	x1, [sp, #40]
  406800:	mov	x0, x19
  406804:	bl	405bb8 <sqrt@plt+0x4138>
  406808:	ldr	x0, [sp, #56]
  40680c:	ldr	x0, [x0]
  406810:	ldr	w1, [x0, #8]
  406814:	ldr	x0, [sp, #56]
  406818:	ldr	x0, [x0]
  40681c:	add	w1, w1, #0x1
  406820:	str	w1, [x0, #8]
  406824:	nop
  406828:	ldr	x19, [sp, #16]
  40682c:	ldp	x29, x30, [sp], #64
  406830:	ret
  406834:	stp	x29, x30, [sp, #-32]!
  406838:	mov	x29, sp
  40683c:	str	x0, [sp, #24]
  406840:	ldr	x0, [sp, #24]
  406844:	ldr	x0, [x0]
  406848:	ldr	w1, [x0, #8]
  40684c:	ldr	x0, [sp, #24]
  406850:	ldr	x0, [x0]
  406854:	sub	w1, w1, #0x1
  406858:	str	w1, [x0, #8]
  40685c:	ldr	x0, [sp, #24]
  406860:	ldr	x0, [x0, #24]
  406864:	cmp	x0, #0x0
  406868:	b.eq	406878 <sqrt@plt+0x4df8>  // b.none
  40686c:	ldr	x0, [sp, #24]
  406870:	ldr	x0, [x0, #24]
  406874:	bl	4018f0 <_ZdaPv@plt>
  406878:	ldr	x0, [sp, #24]
  40687c:	ldr	x0, [x0, #16]
  406880:	cmp	x0, #0x0
  406884:	b.eq	406898 <sqrt@plt+0x4e18>  // b.none
  406888:	ldr	x1, [x0]
  40688c:	add	x1, x1, #0x8
  406890:	ldr	x1, [x1]
  406894:	blr	x1
  406898:	ldr	x0, [sp, #24]
  40689c:	add	x0, x0, #0x20
  4068a0:	bl	405e74 <sqrt@plt+0x43f4>
  4068a4:	nop
  4068a8:	ldp	x29, x30, [sp], #32
  4068ac:	ret
  4068b0:	stp	x29, x30, [sp, #-48]!
  4068b4:	mov	x29, sp
  4068b8:	str	x0, [sp, #40]
  4068bc:	str	x1, [sp, #32]
  4068c0:	str	x2, [sp, #24]
  4068c4:	str	x3, [sp, #16]
  4068c8:	ldr	x0, [sp, #40]
  4068cc:	ldr	x0, [x0, #8]
  4068d0:	cmp	x0, #0x0
  4068d4:	b.eq	4069b8 <sqrt@plt+0x4f38>  // b.none
  4068d8:	ldr	x0, [sp, #40]
  4068dc:	ldr	x0, [x0, #16]
  4068e0:	cmp	x0, #0x0
  4068e4:	b.ne	406920 <sqrt@plt+0x4ea0>  // b.any
  4068e8:	ldr	x0, [sp, #40]
  4068ec:	ldr	x3, [x0, #8]
  4068f0:	ldr	x0, [sp, #40]
  4068f4:	ldr	x0, [x0, #8]
  4068f8:	ldr	x0, [x0]
  4068fc:	ldr	x2, [x0]
  406900:	ldr	x0, [sp, #40]
  406904:	ldr	x0, [x0, #24]
  406908:	mov	x1, x0
  40690c:	mov	x0, x3
  406910:	blr	x2
  406914:	mov	x1, x0
  406918:	ldr	x0, [sp, #40]
  40691c:	str	x1, [x0, #16]
  406920:	ldr	x0, [sp, #40]
  406924:	ldr	x6, [x0, #16]
  406928:	ldr	x0, [sp, #40]
  40692c:	ldr	x0, [x0, #16]
  406930:	ldr	x0, [x0]
  406934:	add	x0, x0, #0x10
  406938:	ldr	x5, [x0]
  40693c:	ldr	x0, [sp, #40]
  406940:	add	x0, x0, #0x20
  406944:	ldr	x4, [sp, #16]
  406948:	ldr	x3, [sp, #24]
  40694c:	ldr	x2, [sp, #32]
  406950:	mov	x1, x0
  406954:	mov	x0, x6
  406958:	blr	x5
  40695c:	cmp	w0, #0x0
  406960:	cset	w0, ne  // ne = any
  406964:	and	w0, w0, #0xff
  406968:	cmp	w0, #0x0
  40696c:	b.eq	406978 <sqrt@plt+0x4ef8>  // b.none
  406970:	mov	w0, #0x1                   	// #1
  406974:	b	4069bc <sqrt@plt+0x4f3c>
  406978:	ldr	x0, [sp, #40]
  40697c:	ldr	x0, [x0, #16]
  406980:	cmp	x0, #0x0
  406984:	b.eq	406998 <sqrt@plt+0x4f18>  // b.none
  406988:	ldr	x1, [x0]
  40698c:	add	x1, x1, #0x8
  406990:	ldr	x1, [x1]
  406994:	blr	x1
  406998:	ldr	x0, [sp, #40]
  40699c:	str	xzr, [x0, #16]
  4069a0:	ldr	x0, [sp, #40]
  4069a4:	ldr	x0, [x0, #8]
  4069a8:	ldr	x1, [x0, #24]
  4069ac:	ldr	x0, [sp, #40]
  4069b0:	str	x1, [x0, #8]
  4069b4:	b	4068c8 <sqrt@plt+0x4e48>
  4069b8:	mov	w0, #0x0                   	// #0
  4069bc:	ldp	x29, x30, [sp], #48
  4069c0:	ret
  4069c4:	stp	x29, x30, [sp, #-48]!
  4069c8:	mov	x29, sp
  4069cc:	str	x0, [sp, #40]
  4069d0:	str	x1, [sp, #32]
  4069d4:	str	w2, [sp, #28]
  4069d8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  4069dc:	add	x1, x0, #0x2d8
  4069e0:	ldr	x0, [sp, #40]
  4069e4:	str	x1, [x0]
  4069e8:	ldr	x0, [sp, #32]
  4069ec:	bl	409a38 <_ZdlPvm@@Base+0x160>
  4069f0:	mov	x1, x0
  4069f4:	ldr	x0, [sp, #40]
  4069f8:	str	x1, [x0, #8]
  4069fc:	ldr	x0, [sp, #40]
  406a00:	ldr	w1, [sp, #28]
  406a04:	str	w1, [x0, #16]
  406a08:	ldr	x0, [sp, #40]
  406a0c:	str	xzr, [x0, #24]
  406a10:	nop
  406a14:	ldp	x29, x30, [sp], #48
  406a18:	ret
  406a1c:	stp	x29, x30, [sp, #-32]!
  406a20:	mov	x29, sp
  406a24:	str	x0, [sp, #24]
  406a28:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  406a2c:	add	x1, x0, #0x2d8
  406a30:	ldr	x0, [sp, #24]
  406a34:	str	x1, [x0]
  406a38:	ldr	x0, [sp, #24]
  406a3c:	ldr	x0, [x0, #8]
  406a40:	cmp	x0, #0x0
  406a44:	b.eq	406a54 <sqrt@plt+0x4fd4>  // b.none
  406a48:	ldr	x0, [sp, #24]
  406a4c:	ldr	x0, [x0, #8]
  406a50:	bl	4018f0 <_ZdaPv@plt>
  406a54:	nop
  406a58:	ldp	x29, x30, [sp], #32
  406a5c:	ret
  406a60:	stp	x29, x30, [sp, #-32]!
  406a64:	mov	x29, sp
  406a68:	str	x0, [sp, #24]
  406a6c:	ldr	x0, [sp, #24]
  406a70:	bl	406a1c <sqrt@plt+0x4f9c>
  406a74:	mov	x1, #0x20                  	// #32
  406a78:	ldr	x0, [sp, #24]
  406a7c:	bl	4098d8 <_ZdlPvm@@Base>
  406a80:	ldp	x29, x30, [sp], #32
  406a84:	ret
  406a88:	stp	x29, x30, [sp, #-32]!
  406a8c:	mov	x29, sp
  406a90:	str	x0, [sp, #24]
  406a94:	str	x1, [sp, #16]
  406a98:	ldr	x0, [sp, #24]
  406a9c:	ldr	x0, [x0, #8]
  406aa0:	ldr	x1, [sp, #16]
  406aa4:	bl	401940 <strcmp@plt>
  406aa8:	cmp	w0, #0x0
  406aac:	cset	w0, eq  // eq = none
  406ab0:	and	w0, w0, #0xff
  406ab4:	ldp	x29, x30, [sp], #32
  406ab8:	ret
  406abc:	sub	sp, sp, #0x10
  406ac0:	str	x0, [sp, #8]
  406ac4:	ldr	x0, [sp, #8]
  406ac8:	ldr	w0, [x0, #16]
  406acc:	add	w0, w0, #0x1
  406ad0:	add	sp, sp, #0x10
  406ad4:	ret
  406ad8:	sub	sp, sp, #0x10
  406adc:	str	x0, [sp, #8]
  406ae0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  406ae4:	add	x1, x0, #0x2b0
  406ae8:	ldr	x0, [sp, #8]
  406aec:	str	x1, [x0]
  406af0:	nop
  406af4:	add	sp, sp, #0x10
  406af8:	ret
  406afc:	stp	x29, x30, [sp, #-32]!
  406b00:	mov	x29, sp
  406b04:	str	x0, [sp, #24]
  406b08:	ldr	x0, [sp, #24]
  406b0c:	bl	406ad8 <sqrt@plt+0x5058>
  406b10:	mov	x1, #0x10                  	// #16
  406b14:	ldr	x0, [sp, #24]
  406b18:	bl	4098d8 <_ZdlPvm@@Base>
  406b1c:	ldp	x29, x30, [sp], #32
  406b20:	ret
  406b24:	stp	x29, x30, [sp, #-48]!
  406b28:	mov	x29, sp
  406b2c:	str	w0, [sp, #28]
  406b30:	str	w1, [sp, #24]
  406b34:	ldrsw	x0, [sp, #24]
  406b38:	mov	x5, #0x0                   	// #0
  406b3c:	ldr	w4, [sp, #28]
  406b40:	mov	w3, #0x2                   	// #2
  406b44:	mov	w2, #0x1                   	// #1
  406b48:	mov	x1, x0
  406b4c:	mov	x0, #0x0                   	// #0
  406b50:	bl	401870 <mmap@plt>
  406b54:	str	x0, [sp, #40]
  406b58:	ldr	x0, [sp, #40]
  406b5c:	cmn	x0, #0x1
  406b60:	b.ne	406b6c <sqrt@plt+0x50ec>  // b.any
  406b64:	mov	x0, #0x0                   	// #0
  406b68:	b	406b80 <sqrt@plt+0x5100>
  406b6c:	ldr	x0, [sp, #40]
  406b70:	cmp	x0, #0x0
  406b74:	b.ne	406b7c <sqrt@plt+0x50fc>  // b.any
  406b78:	bl	4019b0 <abort@plt>
  406b7c:	ldr	x0, [sp, #40]
  406b80:	ldp	x29, x30, [sp], #48
  406b84:	ret
  406b88:	stp	x29, x30, [sp, #-32]!
  406b8c:	mov	x29, sp
  406b90:	str	x0, [sp, #24]
  406b94:	str	w1, [sp, #20]
  406b98:	ldrsw	x0, [sp, #20]
  406b9c:	mov	x1, x0
  406ba0:	ldr	x0, [sp, #24]
  406ba4:	bl	4018c0 <munmap@plt>
  406ba8:	ldp	x29, x30, [sp], #32
  406bac:	ret
  406bb0:	sub	sp, sp, #0x20
  406bb4:	str	x0, [sp, #8]
  406bb8:	str	w1, [sp, #4]
  406bbc:	str	wzr, [sp, #28]
  406bc0:	ldr	w0, [sp, #4]
  406bc4:	sub	w0, w0, #0x1
  406bc8:	str	w0, [sp, #4]
  406bcc:	ldr	w0, [sp, #4]
  406bd0:	mvn	w0, w0
  406bd4:	lsr	w0, w0, #31
  406bd8:	and	w0, w0, #0xff
  406bdc:	cmp	w0, #0x0
  406be0:	b.eq	406c14 <sqrt@plt+0x5194>  // b.none
  406be4:	ldr	x0, [sp, #8]
  406be8:	add	x1, x0, #0x1
  406bec:	str	x1, [sp, #8]
  406bf0:	ldrb	w0, [x0]
  406bf4:	mov	w2, w0
  406bf8:	ldr	w1, [sp, #28]
  406bfc:	mov	w0, #0x33                  	// #51
  406c00:	movk	w0, #0x1, lsl #16
  406c04:	mul	w0, w1, w0
  406c08:	add	w0, w2, w0
  406c0c:	str	w0, [sp, #28]
  406c10:	b	406bc0 <sqrt@plt+0x5140>
  406c14:	ldr	w0, [sp, #28]
  406c18:	add	sp, sp, #0x20
  406c1c:	ret
  406c20:	stp	x29, x30, [sp, #-32]!
  406c24:	mov	x29, sp
  406c28:	str	w0, [sp, #28]
  406c2c:	str	x1, [sp, #16]
  406c30:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  406c34:	add	x0, x0, #0x448
  406c38:	ldr	x0, [x0]
  406c3c:	cmp	x0, #0x0
  406c40:	b.eq	406c70 <sqrt@plt+0x51f0>  // b.none
  406c44:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  406c48:	add	x0, x0, #0x258
  406c4c:	ldr	x3, [x0]
  406c50:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  406c54:	add	x0, x0, #0x448
  406c58:	ldr	x0, [x0]
  406c5c:	mov	x2, x0
  406c60:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  406c64:	add	x1, x0, #0x340
  406c68:	mov	x0, x3
  406c6c:	bl	401720 <fprintf@plt>
  406c70:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  406c74:	add	x0, x0, #0x258
  406c78:	ldr	x4, [x0]
  406c7c:	ldr	x3, [sp, #16]
  406c80:	ldr	w2, [sp, #28]
  406c84:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  406c88:	add	x1, x0, #0x348
  406c8c:	mov	x0, x4
  406c90:	bl	401720 <fprintf@plt>
  406c94:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  406c98:	add	x0, x0, #0x258
  406c9c:	ldr	x0, [x0]
  406ca0:	bl	4018d0 <fflush@plt>
  406ca4:	bl	4019b0 <abort@plt>
  406ca8:	sub	sp, sp, #0x20
  406cac:	str	x0, [sp, #8]
  406cb0:	ldr	x0, [sp, #8]
  406cb4:	str	x0, [sp, #16]
  406cb8:	str	wzr, [sp, #28]
  406cbc:	ldr	w0, [sp, #28]
  406cc0:	cmp	w0, #0xff
  406cc4:	b.gt	406cf0 <sqrt@plt+0x5270>
  406cc8:	ldrsw	x0, [sp, #28]
  406ccc:	ldr	x1, [sp, #16]
  406cd0:	add	x0, x1, x0
  406cd4:	ldr	w1, [sp, #28]
  406cd8:	and	w1, w1, #0xff
  406cdc:	strb	w1, [x0]
  406ce0:	ldr	w0, [sp, #28]
  406ce4:	add	w0, w0, #0x1
  406ce8:	str	w0, [sp, #28]
  406cec:	b	406cbc <sqrt@plt+0x523c>
  406cf0:	nop
  406cf4:	add	sp, sp, #0x20
  406cf8:	ret
  406cfc:	sub	sp, sp, #0x10
  406d00:	str	x0, [sp, #8]
  406d04:	str	w1, [sp, #4]
  406d08:	nop
  406d0c:	add	sp, sp, #0x10
  406d10:	ret
  406d14:	stp	x29, x30, [sp, #-48]!
  406d18:	mov	x29, sp
  406d1c:	str	x0, [sp, #24]
  406d20:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  406d24:	add	x0, x0, #0x898
  406d28:	ldr	w0, [x0]
  406d2c:	cmp	w0, #0x0
  406d30:	b.ne	406df4 <sqrt@plt+0x5374>  // b.any
  406d34:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  406d38:	add	x0, x0, #0x898
  406d3c:	mov	w1, #0x1                   	// #1
  406d40:	str	w1, [x0]
  406d44:	str	wzr, [sp, #44]
  406d48:	ldr	w0, [sp, #44]
  406d4c:	cmp	w0, #0xff
  406d50:	b.gt	406df8 <sqrt@plt+0x5378>
  406d54:	ldr	w0, [sp, #44]
  406d58:	and	w0, w0, #0xffffff80
  406d5c:	cmp	w0, #0x0
  406d60:	b.ne	406d84 <sqrt@plt+0x5304>  // b.any
  406d64:	ldr	w0, [sp, #44]
  406d68:	bl	401760 <islower@plt>
  406d6c:	cmp	w0, #0x0
  406d70:	b.eq	406d84 <sqrt@plt+0x5304>  // b.none
  406d74:	ldr	w0, [sp, #44]
  406d78:	bl	401950 <toupper@plt>
  406d7c:	and	w0, w0, #0xff
  406d80:	b	406d8c <sqrt@plt+0x530c>
  406d84:	ldr	w0, [sp, #44]
  406d88:	and	w0, w0, #0xff
  406d8c:	adrp	x1, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  406d90:	add	x2, x1, #0x798
  406d94:	ldrsw	x1, [sp, #44]
  406d98:	strb	w0, [x2, x1]
  406d9c:	ldr	w0, [sp, #44]
  406da0:	and	w0, w0, #0xffffff80
  406da4:	cmp	w0, #0x0
  406da8:	b.ne	406dcc <sqrt@plt+0x534c>  // b.any
  406dac:	ldr	w0, [sp, #44]
  406db0:	bl	4018a0 <isupper@plt>
  406db4:	cmp	w0, #0x0
  406db8:	b.eq	406dcc <sqrt@plt+0x534c>  // b.none
  406dbc:	ldr	w0, [sp, #44]
  406dc0:	bl	4016f0 <tolower@plt>
  406dc4:	and	w0, w0, #0xff
  406dc8:	b	406dd4 <sqrt@plt+0x5354>
  406dcc:	ldr	w0, [sp, #44]
  406dd0:	and	w0, w0, #0xff
  406dd4:	adrp	x1, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  406dd8:	add	x2, x1, #0x698
  406ddc:	ldrsw	x1, [sp, #44]
  406de0:	strb	w0, [x2, x1]
  406de4:	ldr	w0, [sp, #44]
  406de8:	add	w0, w0, #0x1
  406dec:	str	w0, [sp, #44]
  406df0:	b	406d48 <sqrt@plt+0x52c8>
  406df4:	nop
  406df8:	ldp	x29, x30, [sp], #48
  406dfc:	ret
  406e00:	stp	x29, x30, [sp, #-32]!
  406e04:	mov	x29, sp
  406e08:	str	w0, [sp, #28]
  406e0c:	str	w1, [sp, #24]
  406e10:	ldr	w0, [sp, #28]
  406e14:	cmp	w0, #0x1
  406e18:	b.ne	406e58 <sqrt@plt+0x53d8>  // b.any
  406e1c:	ldr	w1, [sp, #24]
  406e20:	mov	w0, #0xffff                	// #65535
  406e24:	cmp	w1, w0
  406e28:	b.ne	406e58 <sqrt@plt+0x53d8>  // b.any
  406e2c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  406e30:	add	x0, x0, #0x8a0
  406e34:	bl	406d14 <sqrt@plt+0x5294>
  406e38:	mov	w1, #0x0                   	// #0
  406e3c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  406e40:	add	x0, x0, #0x698
  406e44:	bl	406cfc <sqrt@plt+0x527c>
  406e48:	mov	w1, #0x0                   	// #0
  406e4c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  406e50:	add	x0, x0, #0x798
  406e54:	bl	406cfc <sqrt@plt+0x527c>
  406e58:	nop
  406e5c:	ldp	x29, x30, [sp], #32
  406e60:	ret
  406e64:	stp	x29, x30, [sp, #-16]!
  406e68:	mov	x29, sp
  406e6c:	mov	w1, #0xffff                	// #65535
  406e70:	mov	w0, #0x1                   	// #1
  406e74:	bl	406e00 <sqrt@plt+0x5380>
  406e78:	ldp	x29, x30, [sp], #16
  406e7c:	ret
  406e80:	sub	sp, sp, #0x20
  406e84:	str	x0, [sp, #8]
  406e88:	ldr	x0, [sp, #8]
  406e8c:	str	x0, [sp, #16]
  406e90:	str	wzr, [sp, #28]
  406e94:	ldr	w0, [sp, #28]
  406e98:	cmp	w0, #0xff
  406e9c:	b.gt	406ec0 <sqrt@plt+0x5440>
  406ea0:	ldrsw	x0, [sp, #28]
  406ea4:	ldr	x1, [sp, #16]
  406ea8:	add	x0, x1, x0
  406eac:	strb	wzr, [x0]
  406eb0:	ldr	w0, [sp, #28]
  406eb4:	add	w0, w0, #0x1
  406eb8:	str	w0, [sp, #28]
  406ebc:	b	406e94 <sqrt@plt+0x5414>
  406ec0:	nop
  406ec4:	add	sp, sp, #0x20
  406ec8:	ret
  406ecc:	stp	x29, x30, [sp, #-32]!
  406ed0:	mov	x29, sp
  406ed4:	str	x0, [sp, #24]
  406ed8:	ldr	x0, [sp, #24]
  406edc:	bl	406e80 <sqrt@plt+0x5400>
  406ee0:	nop
  406ee4:	ldp	x29, x30, [sp], #32
  406ee8:	ret
  406eec:	stp	x29, x30, [sp, #-32]!
  406ef0:	mov	x29, sp
  406ef4:	str	x0, [sp, #24]
  406ef8:	str	x1, [sp, #16]
  406efc:	ldr	x0, [sp, #24]
  406f00:	bl	406e80 <sqrt@plt+0x5400>
  406f04:	ldr	x0, [sp, #16]
  406f08:	ldrb	w0, [x0]
  406f0c:	cmp	w0, #0x0
  406f10:	b.eq	406f38 <sqrt@plt+0x54b8>  // b.none
  406f14:	ldr	x0, [sp, #16]
  406f18:	add	x1, x0, #0x1
  406f1c:	str	x1, [sp, #16]
  406f20:	ldrb	w0, [x0]
  406f24:	ldr	x1, [sp, #24]
  406f28:	sxtw	x0, w0
  406f2c:	mov	w2, #0x1                   	// #1
  406f30:	strb	w2, [x1, x0]
  406f34:	b	406f04 <sqrt@plt+0x5484>
  406f38:	nop
  406f3c:	ldp	x29, x30, [sp], #32
  406f40:	ret
  406f44:	stp	x29, x30, [sp, #-32]!
  406f48:	mov	x29, sp
  406f4c:	str	x0, [sp, #24]
  406f50:	str	x1, [sp, #16]
  406f54:	ldr	x0, [sp, #24]
  406f58:	bl	406e80 <sqrt@plt+0x5400>
  406f5c:	ldr	x0, [sp, #16]
  406f60:	ldrb	w0, [x0]
  406f64:	cmp	w0, #0x0
  406f68:	b.eq	406f90 <sqrt@plt+0x5510>  // b.none
  406f6c:	ldr	x0, [sp, #16]
  406f70:	add	x1, x0, #0x1
  406f74:	str	x1, [sp, #16]
  406f78:	ldrb	w0, [x0]
  406f7c:	ldr	x1, [sp, #24]
  406f80:	sxtw	x0, w0
  406f84:	mov	w2, #0x1                   	// #1
  406f88:	strb	w2, [x1, x0]
  406f8c:	b	406f5c <sqrt@plt+0x54dc>
  406f90:	nop
  406f94:	ldp	x29, x30, [sp], #32
  406f98:	ret
  406f9c:	sub	sp, sp, #0x10
  406fa0:	str	x0, [sp, #8]
  406fa4:	str	w1, [sp, #4]
  406fa8:	nop
  406fac:	add	sp, sp, #0x10
  406fb0:	ret
  406fb4:	sub	sp, sp, #0x20
  406fb8:	str	x0, [sp, #8]
  406fbc:	str	x1, [sp]
  406fc0:	str	wzr, [sp, #28]
  406fc4:	ldr	w0, [sp, #28]
  406fc8:	cmp	w0, #0xff
  406fcc:	b.gt	407004 <sqrt@plt+0x5584>
  406fd0:	ldr	x1, [sp]
  406fd4:	ldrsw	x0, [sp, #28]
  406fd8:	ldrb	w0, [x1, x0]
  406fdc:	cmp	w0, #0x0
  406fe0:	b.eq	406ff4 <sqrt@plt+0x5574>  // b.none
  406fe4:	ldr	x1, [sp, #8]
  406fe8:	ldrsw	x0, [sp, #28]
  406fec:	mov	w2, #0x1                   	// #1
  406ff0:	strb	w2, [x1, x0]
  406ff4:	ldr	w0, [sp, #28]
  406ff8:	add	w0, w0, #0x1
  406ffc:	str	w0, [sp, #28]
  407000:	b	406fc4 <sqrt@plt+0x5544>
  407004:	ldr	x0, [sp, #8]
  407008:	add	sp, sp, #0x20
  40700c:	ret
  407010:	stp	x29, x30, [sp, #-48]!
  407014:	mov	x29, sp
  407018:	str	x0, [sp, #24]
  40701c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407020:	add	x0, x0, #0x3a8
  407024:	ldr	w0, [x0]
  407028:	cmp	w0, #0x0
  40702c:	b.ne	40732c <sqrt@plt+0x58ac>  // b.any
  407030:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407034:	add	x0, x0, #0x3a8
  407038:	mov	w1, #0x1                   	// #1
  40703c:	str	w1, [x0]
  407040:	str	wzr, [sp, #44]
  407044:	ldr	w0, [sp, #44]
  407048:	cmp	w0, #0xff
  40704c:	b.gt	407330 <sqrt@plt+0x58b0>
  407050:	ldr	w0, [sp, #44]
  407054:	and	w0, w0, #0xffffff80
  407058:	cmp	w0, #0x0
  40705c:	b.ne	407078 <sqrt@plt+0x55f8>  // b.any
  407060:	ldr	w0, [sp, #44]
  407064:	bl	4018e0 <isalpha@plt>
  407068:	cmp	w0, #0x0
  40706c:	b.eq	407078 <sqrt@plt+0x55f8>  // b.none
  407070:	mov	w0, #0x1                   	// #1
  407074:	b	40707c <sqrt@plt+0x55fc>
  407078:	mov	w0, #0x0                   	// #0
  40707c:	mov	w2, w0
  407080:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  407084:	add	x1, x0, #0x8a8
  407088:	ldrsw	x0, [sp, #44]
  40708c:	strb	w2, [x1, x0]
  407090:	ldr	w0, [sp, #44]
  407094:	and	w0, w0, #0xffffff80
  407098:	cmp	w0, #0x0
  40709c:	b.ne	4070b8 <sqrt@plt+0x5638>  // b.any
  4070a0:	ldr	w0, [sp, #44]
  4070a4:	bl	4018a0 <isupper@plt>
  4070a8:	cmp	w0, #0x0
  4070ac:	b.eq	4070b8 <sqrt@plt+0x5638>  // b.none
  4070b0:	mov	w0, #0x1                   	// #1
  4070b4:	b	4070bc <sqrt@plt+0x563c>
  4070b8:	mov	w0, #0x0                   	// #0
  4070bc:	mov	w2, w0
  4070c0:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4070c4:	add	x1, x0, #0x9a8
  4070c8:	ldrsw	x0, [sp, #44]
  4070cc:	strb	w2, [x1, x0]
  4070d0:	ldr	w0, [sp, #44]
  4070d4:	and	w0, w0, #0xffffff80
  4070d8:	cmp	w0, #0x0
  4070dc:	b.ne	4070f8 <sqrt@plt+0x5678>  // b.any
  4070e0:	ldr	w0, [sp, #44]
  4070e4:	bl	401760 <islower@plt>
  4070e8:	cmp	w0, #0x0
  4070ec:	b.eq	4070f8 <sqrt@plt+0x5678>  // b.none
  4070f0:	mov	w0, #0x1                   	// #1
  4070f4:	b	4070fc <sqrt@plt+0x567c>
  4070f8:	mov	w0, #0x0                   	// #0
  4070fc:	mov	w2, w0
  407100:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  407104:	add	x1, x0, #0xaa8
  407108:	ldrsw	x0, [sp, #44]
  40710c:	strb	w2, [x1, x0]
  407110:	ldr	w0, [sp, #44]
  407114:	and	w0, w0, #0xffffff80
  407118:	cmp	w0, #0x0
  40711c:	b.ne	407144 <sqrt@plt+0x56c4>  // b.any
  407120:	ldr	w0, [sp, #44]
  407124:	sub	w0, w0, #0x30
  407128:	cmp	w0, #0x9
  40712c:	cset	w0, ls  // ls = plast
  407130:	and	w0, w0, #0xff
  407134:	cmp	w0, #0x0
  407138:	b.eq	407144 <sqrt@plt+0x56c4>  // b.none
  40713c:	mov	w0, #0x1                   	// #1
  407140:	b	407148 <sqrt@plt+0x56c8>
  407144:	mov	w0, #0x0                   	// #0
  407148:	mov	w2, w0
  40714c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  407150:	add	x1, x0, #0xba8
  407154:	ldrsw	x0, [sp, #44]
  407158:	strb	w2, [x1, x0]
  40715c:	ldr	w0, [sp, #44]
  407160:	and	w0, w0, #0xffffff80
  407164:	cmp	w0, #0x0
  407168:	b.ne	407184 <sqrt@plt+0x5704>  // b.any
  40716c:	ldr	w0, [sp, #44]
  407170:	bl	401810 <isxdigit@plt>
  407174:	cmp	w0, #0x0
  407178:	b.eq	407184 <sqrt@plt+0x5704>  // b.none
  40717c:	mov	w0, #0x1                   	// #1
  407180:	b	407188 <sqrt@plt+0x5708>
  407184:	mov	w0, #0x0                   	// #0
  407188:	mov	w2, w0
  40718c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  407190:	add	x1, x0, #0xca8
  407194:	ldrsw	x0, [sp, #44]
  407198:	strb	w2, [x1, x0]
  40719c:	ldr	w0, [sp, #44]
  4071a0:	and	w0, w0, #0xffffff80
  4071a4:	cmp	w0, #0x0
  4071a8:	b.ne	4071c4 <sqrt@plt+0x5744>  // b.any
  4071ac:	ldr	w0, [sp, #44]
  4071b0:	bl	401780 <isspace@plt>
  4071b4:	cmp	w0, #0x0
  4071b8:	b.eq	4071c4 <sqrt@plt+0x5744>  // b.none
  4071bc:	mov	w0, #0x1                   	// #1
  4071c0:	b	4071c8 <sqrt@plt+0x5748>
  4071c4:	mov	w0, #0x0                   	// #0
  4071c8:	mov	w2, w0
  4071cc:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4071d0:	add	x1, x0, #0xda8
  4071d4:	ldrsw	x0, [sp, #44]
  4071d8:	strb	w2, [x1, x0]
  4071dc:	ldr	w0, [sp, #44]
  4071e0:	and	w0, w0, #0xffffff80
  4071e4:	cmp	w0, #0x0
  4071e8:	b.ne	407204 <sqrt@plt+0x5784>  // b.any
  4071ec:	ldr	w0, [sp, #44]
  4071f0:	bl	401990 <ispunct@plt>
  4071f4:	cmp	w0, #0x0
  4071f8:	b.eq	407204 <sqrt@plt+0x5784>  // b.none
  4071fc:	mov	w0, #0x1                   	// #1
  407200:	b	407208 <sqrt@plt+0x5788>
  407204:	mov	w0, #0x0                   	// #0
  407208:	mov	w2, w0
  40720c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  407210:	add	x1, x0, #0xea8
  407214:	ldrsw	x0, [sp, #44]
  407218:	strb	w2, [x1, x0]
  40721c:	ldr	w0, [sp, #44]
  407220:	and	w0, w0, #0xffffff80
  407224:	cmp	w0, #0x0
  407228:	b.ne	407244 <sqrt@plt+0x57c4>  // b.any
  40722c:	ldr	w0, [sp, #44]
  407230:	bl	401700 <isalnum@plt>
  407234:	cmp	w0, #0x0
  407238:	b.eq	407244 <sqrt@plt+0x57c4>  // b.none
  40723c:	mov	w0, #0x1                   	// #1
  407240:	b	407248 <sqrt@plt+0x57c8>
  407244:	mov	w0, #0x0                   	// #0
  407248:	mov	w2, w0
  40724c:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  407250:	add	x1, x0, #0xfa8
  407254:	ldrsw	x0, [sp, #44]
  407258:	strb	w2, [x1, x0]
  40725c:	ldr	w0, [sp, #44]
  407260:	and	w0, w0, #0xffffff80
  407264:	cmp	w0, #0x0
  407268:	b.ne	407284 <sqrt@plt+0x5804>  // b.any
  40726c:	ldr	w0, [sp, #44]
  407270:	bl	401890 <isprint@plt>
  407274:	cmp	w0, #0x0
  407278:	b.eq	407284 <sqrt@plt+0x5804>  // b.none
  40727c:	mov	w0, #0x1                   	// #1
  407280:	b	407288 <sqrt@plt+0x5808>
  407284:	mov	w0, #0x0                   	// #0
  407288:	mov	w2, w0
  40728c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407290:	add	x1, x0, #0xa8
  407294:	ldrsw	x0, [sp, #44]
  407298:	strb	w2, [x1, x0]
  40729c:	ldr	w0, [sp, #44]
  4072a0:	and	w0, w0, #0xffffff80
  4072a4:	cmp	w0, #0x0
  4072a8:	b.ne	4072c4 <sqrt@plt+0x5844>  // b.any
  4072ac:	ldr	w0, [sp, #44]
  4072b0:	bl	401850 <isgraph@plt>
  4072b4:	cmp	w0, #0x0
  4072b8:	b.eq	4072c4 <sqrt@plt+0x5844>  // b.none
  4072bc:	mov	w0, #0x1                   	// #1
  4072c0:	b	4072c8 <sqrt@plt+0x5848>
  4072c4:	mov	w0, #0x0                   	// #0
  4072c8:	mov	w2, w0
  4072cc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4072d0:	add	x1, x0, #0x1a8
  4072d4:	ldrsw	x0, [sp, #44]
  4072d8:	strb	w2, [x1, x0]
  4072dc:	ldr	w0, [sp, #44]
  4072e0:	and	w0, w0, #0xffffff80
  4072e4:	cmp	w0, #0x0
  4072e8:	b.ne	407304 <sqrt@plt+0x5884>  // b.any
  4072ec:	ldr	w0, [sp, #44]
  4072f0:	bl	4019a0 <iscntrl@plt>
  4072f4:	cmp	w0, #0x0
  4072f8:	b.eq	407304 <sqrt@plt+0x5884>  // b.none
  4072fc:	mov	w0, #0x1                   	// #1
  407300:	b	407308 <sqrt@plt+0x5888>
  407304:	mov	w0, #0x0                   	// #0
  407308:	mov	w2, w0
  40730c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407310:	add	x1, x0, #0x2a8
  407314:	ldrsw	x0, [sp, #44]
  407318:	strb	w2, [x1, x0]
  40731c:	ldr	w0, [sp, #44]
  407320:	add	w0, w0, #0x1
  407324:	str	w0, [sp, #44]
  407328:	b	407044 <sqrt@plt+0x55c4>
  40732c:	nop
  407330:	ldp	x29, x30, [sp], #48
  407334:	ret
  407338:	stp	x29, x30, [sp, #-32]!
  40733c:	mov	x29, sp
  407340:	str	w0, [sp, #28]
  407344:	str	w1, [sp, #24]
  407348:	ldr	w0, [sp, #28]
  40734c:	cmp	w0, #0x1
  407350:	b.ne	407420 <sqrt@plt+0x59a0>  // b.any
  407354:	ldr	w1, [sp, #24]
  407358:	mov	w0, #0xffff                	// #65535
  40735c:	cmp	w1, w0
  407360:	b.ne	407420 <sqrt@plt+0x59a0>  // b.any
  407364:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407368:	add	x0, x0, #0x3b0
  40736c:	bl	407010 <sqrt@plt+0x5590>
  407370:	mov	w1, #0x0                   	// #0
  407374:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  407378:	add	x0, x0, #0x8a8
  40737c:	bl	406f9c <sqrt@plt+0x551c>
  407380:	mov	w1, #0x0                   	// #0
  407384:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  407388:	add	x0, x0, #0x9a8
  40738c:	bl	406f9c <sqrt@plt+0x551c>
  407390:	mov	w1, #0x0                   	// #0
  407394:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  407398:	add	x0, x0, #0xaa8
  40739c:	bl	406f9c <sqrt@plt+0x551c>
  4073a0:	mov	w1, #0x0                   	// #0
  4073a4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4073a8:	add	x0, x0, #0xba8
  4073ac:	bl	406f9c <sqrt@plt+0x551c>
  4073b0:	mov	w1, #0x0                   	// #0
  4073b4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4073b8:	add	x0, x0, #0xca8
  4073bc:	bl	406f9c <sqrt@plt+0x551c>
  4073c0:	mov	w1, #0x0                   	// #0
  4073c4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4073c8:	add	x0, x0, #0xda8
  4073cc:	bl	406f9c <sqrt@plt+0x551c>
  4073d0:	mov	w1, #0x0                   	// #0
  4073d4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4073d8:	add	x0, x0, #0xea8
  4073dc:	bl	406f9c <sqrt@plt+0x551c>
  4073e0:	mov	w1, #0x0                   	// #0
  4073e4:	adrp	x0, 41e000 <stderr@@GLIBC_2.17+0x1da8>
  4073e8:	add	x0, x0, #0xfa8
  4073ec:	bl	406f9c <sqrt@plt+0x551c>
  4073f0:	mov	w1, #0x0                   	// #0
  4073f4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  4073f8:	add	x0, x0, #0xa8
  4073fc:	bl	406f9c <sqrt@plt+0x551c>
  407400:	mov	w1, #0x0                   	// #0
  407404:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407408:	add	x0, x0, #0x1a8
  40740c:	bl	406f9c <sqrt@plt+0x551c>
  407410:	mov	w1, #0x0                   	// #0
  407414:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407418:	add	x0, x0, #0x2a8
  40741c:	bl	406f9c <sqrt@plt+0x551c>
  407420:	nop
  407424:	ldp	x29, x30, [sp], #32
  407428:	ret
  40742c:	stp	x29, x30, [sp, #-16]!
  407430:	mov	x29, sp
  407434:	mov	w1, #0xffff                	// #65535
  407438:	mov	w0, #0x1                   	// #1
  40743c:	bl	407338 <sqrt@plt+0x58b8>
  407440:	ldp	x29, x30, [sp], #16
  407444:	ret
  407448:	sub	sp, sp, #0x10
  40744c:	str	x0, [sp, #8]
  407450:	str	x1, [sp]
  407454:	ldr	x0, [sp, #8]
  407458:	mov	w1, #0x1                   	// #1
  40745c:	str	w1, [x0]
  407460:	ldr	x0, [sp]
  407464:	cmp	x0, #0x0
  407468:	b.eq	407474 <sqrt@plt+0x59f4>  // b.none
  40746c:	ldr	x0, [sp]
  407470:	b	40747c <sqrt@plt+0x59fc>
  407474:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  407478:	add	x0, x0, #0x380
  40747c:	ldr	x1, [sp, #8]
  407480:	str	x0, [x1, #8]
  407484:	nop
  407488:	add	sp, sp, #0x10
  40748c:	ret
  407490:	sub	sp, sp, #0x10
  407494:	str	x0, [sp, #8]
  407498:	ldr	x0, [sp, #8]
  40749c:	str	wzr, [x0]
  4074a0:	nop
  4074a4:	add	sp, sp, #0x10
  4074a8:	ret
  4074ac:	sub	sp, sp, #0x10
  4074b0:	str	x0, [sp, #8]
  4074b4:	str	w1, [sp, #4]
  4074b8:	ldr	x0, [sp, #8]
  4074bc:	mov	w1, #0x3                   	// #3
  4074c0:	str	w1, [x0]
  4074c4:	ldr	x0, [sp, #8]
  4074c8:	ldr	w1, [sp, #4]
  4074cc:	str	w1, [x0, #8]
  4074d0:	nop
  4074d4:	add	sp, sp, #0x10
  4074d8:	ret
  4074dc:	sub	sp, sp, #0x10
  4074e0:	str	x0, [sp, #8]
  4074e4:	str	w1, [sp, #4]
  4074e8:	ldr	x0, [sp, #8]
  4074ec:	mov	w1, #0x4                   	// #4
  4074f0:	str	w1, [x0]
  4074f4:	ldr	x0, [sp, #8]
  4074f8:	ldr	w1, [sp, #4]
  4074fc:	str	w1, [x0, #8]
  407500:	nop
  407504:	add	sp, sp, #0x10
  407508:	ret
  40750c:	sub	sp, sp, #0x10
  407510:	str	x0, [sp, #8]
  407514:	strb	w1, [sp, #7]
  407518:	ldr	x0, [sp, #8]
  40751c:	mov	w1, #0x2                   	// #2
  407520:	str	w1, [x0]
  407524:	ldr	x0, [sp, #8]
  407528:	ldrb	w1, [sp, #7]
  40752c:	strb	w1, [x0, #8]
  407530:	nop
  407534:	add	sp, sp, #0x10
  407538:	ret
  40753c:	sub	sp, sp, #0x10
  407540:	str	x0, [sp, #8]
  407544:	strb	w1, [sp, #7]
  407548:	ldr	x0, [sp, #8]
  40754c:	mov	w1, #0x2                   	// #2
  407550:	str	w1, [x0]
  407554:	ldr	x0, [sp, #8]
  407558:	ldrb	w1, [sp, #7]
  40755c:	strb	w1, [x0, #8]
  407560:	nop
  407564:	add	sp, sp, #0x10
  407568:	ret
  40756c:	sub	sp, sp, #0x10
  407570:	str	x0, [sp, #8]
  407574:	str	d0, [sp]
  407578:	ldr	x0, [sp, #8]
  40757c:	mov	w1, #0x5                   	// #5
  407580:	str	w1, [x0]
  407584:	ldr	x0, [sp, #8]
  407588:	ldr	d0, [sp]
  40758c:	str	d0, [x0, #8]
  407590:	nop
  407594:	add	sp, sp, #0x10
  407598:	ret
  40759c:	sub	sp, sp, #0x10
  4075a0:	str	x0, [sp, #8]
  4075a4:	ldr	x0, [sp, #8]
  4075a8:	ldr	w0, [x0]
  4075ac:	cmp	w0, #0x0
  4075b0:	cset	w0, eq  // eq = none
  4075b4:	and	w0, w0, #0xff
  4075b8:	add	sp, sp, #0x10
  4075bc:	ret
  4075c0:	stp	x29, x30, [sp, #-32]!
  4075c4:	mov	x29, sp
  4075c8:	str	x0, [sp, #24]
  4075cc:	ldr	x0, [sp, #24]
  4075d0:	ldr	w0, [x0]
  4075d4:	cmp	w0, #0x5
  4075d8:	b.eq	4076cc <sqrt@plt+0x5c4c>  // b.none
  4075dc:	cmp	w0, #0x5
  4075e0:	b.gt	4076f8 <sqrt@plt+0x5c78>
  4075e4:	cmp	w0, #0x4
  4075e8:	b.eq	407654 <sqrt@plt+0x5bd4>  // b.none
  4075ec:	cmp	w0, #0x4
  4075f0:	b.gt	4076f8 <sqrt@plt+0x5c78>
  4075f4:	cmp	w0, #0x3
  4075f8:	b.eq	407628 <sqrt@plt+0x5ba8>  // b.none
  4075fc:	cmp	w0, #0x3
  407600:	b.gt	4076f8 <sqrt@plt+0x5c78>
  407604:	cmp	w0, #0x2
  407608:	b.eq	407680 <sqrt@plt+0x5c00>  // b.none
  40760c:	cmp	w0, #0x2
  407610:	b.gt	4076f8 <sqrt@plt+0x5c78>
  407614:	cmp	w0, #0x0
  407618:	b.eq	4076f4 <sqrt@plt+0x5c74>  // b.none
  40761c:	cmp	w0, #0x1
  407620:	b.eq	4076a8 <sqrt@plt+0x5c28>  // b.none
  407624:	b	4076f8 <sqrt@plt+0x5c78>
  407628:	ldr	x0, [sp, #24]
  40762c:	ldr	w0, [x0, #8]
  407630:	bl	409600 <sqrt@plt+0x7b80>
  407634:	mov	x2, x0
  407638:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  40763c:	add	x0, x0, #0x258
  407640:	ldr	x0, [x0]
  407644:	mov	x1, x0
  407648:	mov	x0, x2
  40764c:	bl	4016c0 <fputs@plt>
  407650:	b	4076f8 <sqrt@plt+0x5c78>
  407654:	ldr	x0, [sp, #24]
  407658:	ldr	w0, [x0, #8]
  40765c:	bl	409758 <sqrt@plt+0x7cd8>
  407660:	mov	x2, x0
  407664:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  407668:	add	x0, x0, #0x258
  40766c:	ldr	x0, [x0]
  407670:	mov	x1, x0
  407674:	mov	x0, x2
  407678:	bl	4016c0 <fputs@plt>
  40767c:	b	4076f8 <sqrt@plt+0x5c78>
  407680:	ldr	x0, [sp, #24]
  407684:	ldrb	w0, [x0, #8]
  407688:	mov	w2, w0
  40768c:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  407690:	add	x0, x0, #0x258
  407694:	ldr	x0, [x0]
  407698:	mov	x1, x0
  40769c:	mov	w0, w2
  4076a0:	bl	401740 <putc@plt>
  4076a4:	b	4076f8 <sqrt@plt+0x5c78>
  4076a8:	ldr	x0, [sp, #24]
  4076ac:	ldr	x2, [x0, #8]
  4076b0:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4076b4:	add	x0, x0, #0x258
  4076b8:	ldr	x0, [x0]
  4076bc:	mov	x1, x0
  4076c0:	mov	x0, x2
  4076c4:	bl	4016c0 <fputs@plt>
  4076c8:	b	4076f8 <sqrt@plt+0x5c78>
  4076cc:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4076d0:	add	x0, x0, #0x258
  4076d4:	ldr	x2, [x0]
  4076d8:	ldr	x0, [sp, #24]
  4076dc:	ldr	d0, [x0, #8]
  4076e0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  4076e4:	add	x1, x0, #0x388
  4076e8:	mov	x0, x2
  4076ec:	bl	401720 <fprintf@plt>
  4076f0:	b	4076f8 <sqrt@plt+0x5c78>
  4076f4:	nop
  4076f8:	nop
  4076fc:	ldp	x29, x30, [sp], #32
  407700:	ret
  407704:	stp	x29, x30, [sp, #-64]!
  407708:	mov	x29, sp
  40770c:	str	x0, [sp, #40]
  407710:	str	x1, [sp, #32]
  407714:	str	x2, [sp, #24]
  407718:	str	x3, [sp, #16]
  40771c:	ldr	x0, [sp, #40]
  407720:	cmp	x0, #0x0
  407724:	cset	w0, ne  // ne = any
  407728:	and	w0, w0, #0xff
  40772c:	mov	w3, w0
  407730:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  407734:	add	x2, x0, #0x390
  407738:	mov	w1, #0x62                  	// #98
  40773c:	mov	w0, w3
  407740:	bl	402268 <sqrt@plt+0x7e8>
  407744:	ldr	x0, [sp, #40]
  407748:	add	x1, x0, #0x1
  40774c:	str	x1, [sp, #40]
  407750:	ldrb	w0, [x0]
  407754:	strb	w0, [sp, #63]
  407758:	ldrb	w0, [sp, #63]
  40775c:	cmp	w0, #0x0
  407760:	cset	w0, ne  // ne = any
  407764:	and	w0, w0, #0xff
  407768:	cmp	w0, #0x0
  40776c:	b.eq	4078c4 <sqrt@plt+0x5e44>  // b.none
  407770:	ldrb	w0, [sp, #63]
  407774:	cmp	w0, #0x25
  407778:	b.ne	4078a4 <sqrt@plt+0x5e24>  // b.any
  40777c:	ldr	x0, [sp, #40]
  407780:	add	x1, x0, #0x1
  407784:	str	x1, [sp, #40]
  407788:	ldrb	w0, [x0]
  40778c:	strb	w0, [sp, #63]
  407790:	ldrb	w0, [sp, #63]
  407794:	cmp	w0, #0x33
  407798:	b.eq	407854 <sqrt@plt+0x5dd4>  // b.none
  40779c:	cmp	w0, #0x33
  4077a0:	b.gt	40788c <sqrt@plt+0x5e0c>
  4077a4:	cmp	w0, #0x32
  4077a8:	b.eq	40781c <sqrt@plt+0x5d9c>  // b.none
  4077ac:	cmp	w0, #0x32
  4077b0:	b.gt	40788c <sqrt@plt+0x5e0c>
  4077b4:	cmp	w0, #0x25
  4077b8:	b.eq	4077c8 <sqrt@plt+0x5d48>  // b.none
  4077bc:	cmp	w0, #0x31
  4077c0:	b.eq	4077e4 <sqrt@plt+0x5d64>  // b.none
  4077c4:	b	40788c <sqrt@plt+0x5e0c>
  4077c8:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4077cc:	add	x0, x0, #0x258
  4077d0:	ldr	x0, [x0]
  4077d4:	mov	x1, x0
  4077d8:	mov	w0, #0x25                  	// #37
  4077dc:	bl	4018b0 <fputc@plt>
  4077e0:	b	4078c0 <sqrt@plt+0x5e40>
  4077e4:	ldr	x0, [sp, #32]
  4077e8:	bl	40759c <sqrt@plt+0x5b1c>
  4077ec:	cmp	w0, #0x0
  4077f0:	cset	w0, eq  // eq = none
  4077f4:	and	w0, w0, #0xff
  4077f8:	mov	w3, w0
  4077fc:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  407800:	add	x2, x0, #0x390
  407804:	mov	w1, #0x6c                  	// #108
  407808:	mov	w0, w3
  40780c:	bl	402268 <sqrt@plt+0x7e8>
  407810:	ldr	x0, [sp, #32]
  407814:	bl	4075c0 <sqrt@plt+0x5b40>
  407818:	b	4078c0 <sqrt@plt+0x5e40>
  40781c:	ldr	x0, [sp, #24]
  407820:	bl	40759c <sqrt@plt+0x5b1c>
  407824:	cmp	w0, #0x0
  407828:	cset	w0, eq  // eq = none
  40782c:	and	w0, w0, #0xff
  407830:	mov	w3, w0
  407834:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  407838:	add	x2, x0, #0x390
  40783c:	mov	w1, #0x70                  	// #112
  407840:	mov	w0, w3
  407844:	bl	402268 <sqrt@plt+0x7e8>
  407848:	ldr	x0, [sp, #24]
  40784c:	bl	4075c0 <sqrt@plt+0x5b40>
  407850:	b	4078c0 <sqrt@plt+0x5e40>
  407854:	ldr	x0, [sp, #16]
  407858:	bl	40759c <sqrt@plt+0x5b1c>
  40785c:	cmp	w0, #0x0
  407860:	cset	w0, eq  // eq = none
  407864:	and	w0, w0, #0xff
  407868:	mov	w3, w0
  40786c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  407870:	add	x2, x0, #0x390
  407874:	mov	w1, #0x74                  	// #116
  407878:	mov	w0, w3
  40787c:	bl	402268 <sqrt@plt+0x7e8>
  407880:	ldr	x0, [sp, #16]
  407884:	bl	4075c0 <sqrt@plt+0x5b40>
  407888:	b	4078c0 <sqrt@plt+0x5e40>
  40788c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  407890:	add	x2, x0, #0x390
  407894:	mov	w1, #0x78                  	// #120
  407898:	mov	w0, #0x0                   	// #0
  40789c:	bl	402268 <sqrt@plt+0x7e8>
  4078a0:	b	407744 <sqrt@plt+0x5cc4>
  4078a4:	ldrb	w2, [sp, #63]
  4078a8:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4078ac:	add	x0, x0, #0x258
  4078b0:	ldr	x0, [x0]
  4078b4:	mov	x1, x0
  4078b8:	mov	w0, w2
  4078bc:	bl	401740 <putc@plt>
  4078c0:	b	407744 <sqrt@plt+0x5cc4>
  4078c4:	nop
  4078c8:	ldp	x29, x30, [sp], #64
  4078cc:	ret
  4078d0:	stp	x29, x30, [sp, #-32]!
  4078d4:	mov	x29, sp
  4078d8:	str	w0, [sp, #28]
  4078dc:	str	w1, [sp, #24]
  4078e0:	ldr	w0, [sp, #28]
  4078e4:	cmp	w0, #0x1
  4078e8:	b.ne	407908 <sqrt@plt+0x5e88>  // b.any
  4078ec:	ldr	w1, [sp, #24]
  4078f0:	mov	w0, #0xffff                	// #65535
  4078f4:	cmp	w1, w0
  4078f8:	b.ne	407908 <sqrt@plt+0x5e88>  // b.any
  4078fc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407900:	add	x0, x0, #0x3b8
  407904:	bl	407490 <sqrt@plt+0x5a10>
  407908:	nop
  40790c:	ldp	x29, x30, [sp], #32
  407910:	ret
  407914:	stp	x29, x30, [sp, #-16]!
  407918:	mov	x29, sp
  40791c:	mov	w1, #0xffff                	// #65535
  407920:	mov	w0, #0x1                   	// #1
  407924:	bl	4078d0 <sqrt@plt+0x5e50>
  407928:	ldp	x29, x30, [sp], #16
  40792c:	ret
  407930:	stp	x29, x30, [sp, #-96]!
  407934:	mov	x29, sp
  407938:	str	x0, [sp, #72]
  40793c:	str	x1, [sp, #64]
  407940:	str	w2, [sp, #60]
  407944:	str	w3, [sp, #56]
  407948:	str	x4, [sp, #48]
  40794c:	str	x5, [sp, #40]
  407950:	str	x6, [sp, #32]
  407954:	str	x7, [sp, #24]
  407958:	str	wzr, [sp, #92]
  40795c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407960:	add	x0, x0, #0x448
  407964:	ldr	x0, [x0]
  407968:	cmp	x0, #0x0
  40796c:	b.eq	4079a4 <sqrt@plt+0x5f24>  // b.none
  407970:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  407974:	add	x0, x0, #0x258
  407978:	ldr	x3, [x0]
  40797c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407980:	add	x0, x0, #0x448
  407984:	ldr	x0, [x0]
  407988:	mov	x2, x0
  40798c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  407990:	add	x1, x0, #0x3b0
  407994:	mov	x0, x3
  407998:	bl	401720 <fprintf@plt>
  40799c:	mov	w0, #0x1                   	// #1
  4079a0:	str	w0, [sp, #92]
  4079a4:	ldr	w0, [sp, #60]
  4079a8:	cmp	w0, #0x0
  4079ac:	b.lt	407a44 <sqrt@plt+0x5fc4>  // b.tstop
  4079b0:	ldr	x0, [sp, #72]
  4079b4:	cmp	x0, #0x0
  4079b8:	b.eq	407a44 <sqrt@plt+0x5fc4>  // b.none
  4079bc:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  4079c0:	add	x1, x0, #0x3b8
  4079c4:	ldr	x0, [sp, #72]
  4079c8:	bl	401940 <strcmp@plt>
  4079cc:	cmp	w0, #0x0
  4079d0:	b.ne	4079e0 <sqrt@plt+0x5f60>  // b.any
  4079d4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  4079d8:	add	x0, x0, #0x3c0
  4079dc:	str	x0, [sp, #72]
  4079e0:	ldr	x0, [sp, #64]
  4079e4:	cmp	x0, #0x0
  4079e8:	b.eq	407a18 <sqrt@plt+0x5f98>  // b.none
  4079ec:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4079f0:	add	x0, x0, #0x258
  4079f4:	ldr	x5, [x0]
  4079f8:	ldr	w4, [sp, #60]
  4079fc:	ldr	x3, [sp, #64]
  407a00:	ldr	x2, [sp, #72]
  407a04:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  407a08:	add	x1, x0, #0x3d8
  407a0c:	mov	x0, x5
  407a10:	bl	401720 <fprintf@plt>
  407a14:	b	407a3c <sqrt@plt+0x5fbc>
  407a18:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  407a1c:	add	x0, x0, #0x258
  407a20:	ldr	x4, [x0]
  407a24:	ldr	w3, [sp, #60]
  407a28:	ldr	x2, [sp, #72]
  407a2c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  407a30:	add	x1, x0, #0x3e8
  407a34:	mov	x0, x4
  407a38:	bl	401720 <fprintf@plt>
  407a3c:	mov	w0, #0x1                   	// #1
  407a40:	str	w0, [sp, #92]
  407a44:	ldr	w0, [sp, #92]
  407a48:	cmp	w0, #0x0
  407a4c:	b.eq	407a6c <sqrt@plt+0x5fec>  // b.none
  407a50:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  407a54:	add	x0, x0, #0x258
  407a58:	ldr	x0, [x0]
  407a5c:	mov	x1, x0
  407a60:	mov	w0, #0x20                  	// #32
  407a64:	bl	4018b0 <fputc@plt>
  407a68:	str	wzr, [sp, #92]
  407a6c:	ldr	w0, [sp, #56]
  407a70:	cmp	w0, #0x2
  407a74:	b.eq	407a90 <sqrt@plt+0x6010>  // b.none
  407a78:	cmp	w0, #0x2
  407a7c:	b.gt	407af0 <sqrt@plt+0x6070>
  407a80:	cmp	w0, #0x0
  407a84:	b.eq	407ac0 <sqrt@plt+0x6040>  // b.none
  407a88:	cmp	w0, #0x1
  407a8c:	b	407af0 <sqrt@plt+0x6070>
  407a90:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  407a94:	add	x0, x0, #0x258
  407a98:	ldr	x0, [x0]
  407a9c:	mov	x3, x0
  407aa0:	mov	x2, #0xc                   	// #12
  407aa4:	mov	x1, #0x1                   	// #1
  407aa8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  407aac:	add	x0, x0, #0x3f0
  407ab0:	bl	4019f0 <fwrite@plt>
  407ab4:	mov	w0, #0x1                   	// #1
  407ab8:	str	w0, [sp, #92]
  407abc:	b	407af0 <sqrt@plt+0x6070>
  407ac0:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  407ac4:	add	x0, x0, #0x258
  407ac8:	ldr	x0, [x0]
  407acc:	mov	x3, x0
  407ad0:	mov	x2, #0x8                   	// #8
  407ad4:	mov	x1, #0x1                   	// #1
  407ad8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  407adc:	add	x0, x0, #0x400
  407ae0:	bl	4019f0 <fwrite@plt>
  407ae4:	mov	w0, #0x1                   	// #1
  407ae8:	str	w0, [sp, #92]
  407aec:	nop
  407af0:	ldr	w0, [sp, #92]
  407af4:	cmp	w0, #0x0
  407af8:	b.eq	407b14 <sqrt@plt+0x6094>  // b.none
  407afc:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  407b00:	add	x0, x0, #0x258
  407b04:	ldr	x0, [x0]
  407b08:	mov	x1, x0
  407b0c:	mov	w0, #0x20                  	// #32
  407b10:	bl	4018b0 <fputc@plt>
  407b14:	ldr	x3, [sp, #24]
  407b18:	ldr	x2, [sp, #32]
  407b1c:	ldr	x1, [sp, #40]
  407b20:	ldr	x0, [sp, #48]
  407b24:	bl	407704 <sqrt@plt+0x5c84>
  407b28:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  407b2c:	add	x0, x0, #0x258
  407b30:	ldr	x0, [x0]
  407b34:	mov	x1, x0
  407b38:	mov	w0, #0xa                   	// #10
  407b3c:	bl	4018b0 <fputc@plt>
  407b40:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  407b44:	add	x0, x0, #0x258
  407b48:	ldr	x0, [x0]
  407b4c:	bl	4018d0 <fflush@plt>
  407b50:	ldr	w0, [sp, #56]
  407b54:	cmp	w0, #0x2
  407b58:	b.ne	407b60 <sqrt@plt+0x60e0>  // b.any
  407b5c:	bl	407d7c <sqrt@plt+0x62fc>
  407b60:	nop
  407b64:	ldp	x29, x30, [sp], #96
  407b68:	ret
  407b6c:	stp	x29, x30, [sp, #-64]!
  407b70:	mov	x29, sp
  407b74:	str	w0, [sp, #60]
  407b78:	str	x1, [sp, #48]
  407b7c:	str	x2, [sp, #40]
  407b80:	str	x3, [sp, #32]
  407b84:	str	x4, [sp, #24]
  407b88:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407b8c:	add	x0, x0, #0x3c8
  407b90:	ldr	x8, [x0]
  407b94:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407b98:	add	x0, x0, #0x3d0
  407b9c:	ldr	x1, [x0]
  407ba0:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  407ba4:	add	x0, x0, #0x440
  407ba8:	ldr	w0, [x0]
  407bac:	ldr	x7, [sp, #24]
  407bb0:	ldr	x6, [sp, #32]
  407bb4:	ldr	x5, [sp, #40]
  407bb8:	ldr	x4, [sp, #48]
  407bbc:	ldr	w3, [sp, #60]
  407bc0:	mov	w2, w0
  407bc4:	mov	x0, x8
  407bc8:	bl	407930 <sqrt@plt+0x5eb0>
  407bcc:	nop
  407bd0:	ldp	x29, x30, [sp], #64
  407bd4:	ret
  407bd8:	stp	x29, x30, [sp, #-48]!
  407bdc:	mov	x29, sp
  407be0:	str	x0, [sp, #40]
  407be4:	str	x1, [sp, #32]
  407be8:	str	x2, [sp, #24]
  407bec:	str	x3, [sp, #16]
  407bf0:	ldr	x4, [sp, #16]
  407bf4:	ldr	x3, [sp, #24]
  407bf8:	ldr	x2, [sp, #32]
  407bfc:	ldr	x1, [sp, #40]
  407c00:	mov	w0, #0x1                   	// #1
  407c04:	bl	407b6c <sqrt@plt+0x60ec>
  407c08:	nop
  407c0c:	ldp	x29, x30, [sp], #48
  407c10:	ret
  407c14:	stp	x29, x30, [sp, #-48]!
  407c18:	mov	x29, sp
  407c1c:	str	x0, [sp, #40]
  407c20:	str	x1, [sp, #32]
  407c24:	str	x2, [sp, #24]
  407c28:	str	x3, [sp, #16]
  407c2c:	ldr	x4, [sp, #16]
  407c30:	ldr	x3, [sp, #24]
  407c34:	ldr	x2, [sp, #32]
  407c38:	ldr	x1, [sp, #40]
  407c3c:	mov	w0, #0x0                   	// #0
  407c40:	bl	407b6c <sqrt@plt+0x60ec>
  407c44:	nop
  407c48:	ldp	x29, x30, [sp], #48
  407c4c:	ret
  407c50:	stp	x29, x30, [sp, #-48]!
  407c54:	mov	x29, sp
  407c58:	str	x0, [sp, #40]
  407c5c:	str	x1, [sp, #32]
  407c60:	str	x2, [sp, #24]
  407c64:	str	x3, [sp, #16]
  407c68:	ldr	x4, [sp, #16]
  407c6c:	ldr	x3, [sp, #24]
  407c70:	ldr	x2, [sp, #32]
  407c74:	ldr	x1, [sp, #40]
  407c78:	mov	w0, #0x2                   	// #2
  407c7c:	bl	407b6c <sqrt@plt+0x60ec>
  407c80:	nop
  407c84:	ldp	x29, x30, [sp], #48
  407c88:	ret
  407c8c:	stp	x29, x30, [sp, #-64]!
  407c90:	mov	x29, sp
  407c94:	str	x0, [sp, #56]
  407c98:	str	w1, [sp, #52]
  407c9c:	str	x2, [sp, #40]
  407ca0:	str	x3, [sp, #32]
  407ca4:	str	x4, [sp, #24]
  407ca8:	str	x5, [sp, #16]
  407cac:	ldr	x7, [sp, #16]
  407cb0:	ldr	x6, [sp, #24]
  407cb4:	ldr	x5, [sp, #32]
  407cb8:	ldr	x4, [sp, #40]
  407cbc:	mov	w3, #0x1                   	// #1
  407cc0:	ldr	w2, [sp, #52]
  407cc4:	mov	x1, #0x0                   	// #0
  407cc8:	ldr	x0, [sp, #56]
  407ccc:	bl	407930 <sqrt@plt+0x5eb0>
  407cd0:	nop
  407cd4:	ldp	x29, x30, [sp], #64
  407cd8:	ret
  407cdc:	stp	x29, x30, [sp, #-64]!
  407ce0:	mov	x29, sp
  407ce4:	str	x0, [sp, #56]
  407ce8:	str	w1, [sp, #52]
  407cec:	str	x2, [sp, #40]
  407cf0:	str	x3, [sp, #32]
  407cf4:	str	x4, [sp, #24]
  407cf8:	str	x5, [sp, #16]
  407cfc:	ldr	x7, [sp, #16]
  407d00:	ldr	x6, [sp, #24]
  407d04:	ldr	x5, [sp, #32]
  407d08:	ldr	x4, [sp, #40]
  407d0c:	mov	w3, #0x0                   	// #0
  407d10:	ldr	w2, [sp, #52]
  407d14:	mov	x1, #0x0                   	// #0
  407d18:	ldr	x0, [sp, #56]
  407d1c:	bl	407930 <sqrt@plt+0x5eb0>
  407d20:	nop
  407d24:	ldp	x29, x30, [sp], #64
  407d28:	ret
  407d2c:	stp	x29, x30, [sp, #-64]!
  407d30:	mov	x29, sp
  407d34:	str	x0, [sp, #56]
  407d38:	str	w1, [sp, #52]
  407d3c:	str	x2, [sp, #40]
  407d40:	str	x3, [sp, #32]
  407d44:	str	x4, [sp, #24]
  407d48:	str	x5, [sp, #16]
  407d4c:	ldr	x7, [sp, #16]
  407d50:	ldr	x6, [sp, #24]
  407d54:	ldr	x5, [sp, #32]
  407d58:	ldr	x4, [sp, #40]
  407d5c:	mov	w3, #0x2                   	// #2
  407d60:	ldr	w2, [sp, #52]
  407d64:	mov	x1, #0x0                   	// #0
  407d68:	ldr	x0, [sp, #56]
  407d6c:	bl	407930 <sqrt@plt+0x5eb0>
  407d70:	nop
  407d74:	ldp	x29, x30, [sp], #64
  407d78:	ret
  407d7c:	stp	x29, x30, [sp, #-16]!
  407d80:	mov	x29, sp
  407d84:	mov	w0, #0x3                   	// #3
  407d88:	bl	4019e0 <exit@plt>
  407d8c:	str	x19, [sp, #-64]!
  407d90:	str	x0, [sp, #24]
  407d94:	str	x1, [sp, #16]
  407d98:	ldr	x0, [sp, #16]
  407d9c:	ldr	w0, [x0, #48]
  407da0:	str	w0, [sp, #60]
  407da4:	ldr	x0, [sp, #16]
  407da8:	ldr	w0, [x0, #52]
  407dac:	str	w0, [sp, #52]
  407db0:	ldr	x0, [sp, #16]
  407db4:	ldr	w0, [x0]
  407db8:	str	w0, [sp, #56]
  407dbc:	b	407f64 <sqrt@plt+0x64e4>
  407dc0:	ldr	w1, [sp, #56]
  407dc4:	ldr	w0, [sp, #52]
  407dc8:	sub	w1, w1, w0
  407dcc:	ldr	w2, [sp, #52]
  407dd0:	ldr	w0, [sp, #60]
  407dd4:	sub	w0, w2, w0
  407dd8:	cmp	w1, w0
  407ddc:	b.le	407eb4 <sqrt@plt+0x6434>
  407de0:	ldr	w1, [sp, #52]
  407de4:	ldr	w0, [sp, #60]
  407de8:	sub	w0, w1, w0
  407dec:	str	w0, [sp, #36]
  407df0:	mov	w19, #0x0                   	// #0
  407df4:	b	407e94 <sqrt@plt+0x6414>
  407df8:	ldr	w0, [sp, #60]
  407dfc:	add	w0, w19, w0
  407e00:	sxtw	x0, w0
  407e04:	lsl	x0, x0, #3
  407e08:	ldr	x1, [sp, #24]
  407e0c:	add	x0, x1, x0
  407e10:	ldr	x0, [x0]
  407e14:	str	x0, [sp, #40]
  407e18:	ldr	w1, [sp, #52]
  407e1c:	ldr	w0, [sp, #60]
  407e20:	sub	w0, w1, w0
  407e24:	ldr	w1, [sp, #56]
  407e28:	sub	w0, w1, w0
  407e2c:	add	w0, w19, w0
  407e30:	sxtw	x0, w0
  407e34:	lsl	x0, x0, #3
  407e38:	ldr	x1, [sp, #24]
  407e3c:	add	x1, x1, x0
  407e40:	ldr	w0, [sp, #60]
  407e44:	add	w0, w19, w0
  407e48:	sxtw	x0, w0
  407e4c:	lsl	x0, x0, #3
  407e50:	ldr	x2, [sp, #24]
  407e54:	add	x0, x2, x0
  407e58:	ldr	x1, [x1]
  407e5c:	str	x1, [x0]
  407e60:	ldr	w1, [sp, #52]
  407e64:	ldr	w0, [sp, #60]
  407e68:	sub	w0, w1, w0
  407e6c:	ldr	w1, [sp, #56]
  407e70:	sub	w0, w1, w0
  407e74:	add	w0, w19, w0
  407e78:	sxtw	x0, w0
  407e7c:	lsl	x0, x0, #3
  407e80:	ldr	x1, [sp, #24]
  407e84:	add	x0, x1, x0
  407e88:	ldr	x1, [sp, #40]
  407e8c:	str	x1, [x0]
  407e90:	add	w19, w19, #0x1
  407e94:	ldr	w0, [sp, #36]
  407e98:	cmp	w19, w0
  407e9c:	b.lt	407df8 <sqrt@plt+0x6378>  // b.tstop
  407ea0:	ldr	w1, [sp, #56]
  407ea4:	ldr	w0, [sp, #36]
  407ea8:	sub	w0, w1, w0
  407eac:	str	w0, [sp, #56]
  407eb0:	b	407f64 <sqrt@plt+0x64e4>
  407eb4:	ldr	w1, [sp, #56]
  407eb8:	ldr	w0, [sp, #52]
  407ebc:	sub	w0, w1, w0
  407ec0:	str	w0, [sp, #48]
  407ec4:	mov	w19, #0x0                   	// #0
  407ec8:	b	407f48 <sqrt@plt+0x64c8>
  407ecc:	ldr	w0, [sp, #60]
  407ed0:	add	w0, w19, w0
  407ed4:	sxtw	x0, w0
  407ed8:	lsl	x0, x0, #3
  407edc:	ldr	x1, [sp, #24]
  407ee0:	add	x0, x1, x0
  407ee4:	ldr	x0, [x0]
  407ee8:	str	x0, [sp, #40]
  407eec:	ldr	w0, [sp, #52]
  407ef0:	add	w0, w19, w0
  407ef4:	sxtw	x0, w0
  407ef8:	lsl	x0, x0, #3
  407efc:	ldr	x1, [sp, #24]
  407f00:	add	x1, x1, x0
  407f04:	ldr	w0, [sp, #60]
  407f08:	add	w0, w19, w0
  407f0c:	sxtw	x0, w0
  407f10:	lsl	x0, x0, #3
  407f14:	ldr	x2, [sp, #24]
  407f18:	add	x0, x2, x0
  407f1c:	ldr	x1, [x1]
  407f20:	str	x1, [x0]
  407f24:	ldr	w0, [sp, #52]
  407f28:	add	w0, w19, w0
  407f2c:	sxtw	x0, w0
  407f30:	lsl	x0, x0, #3
  407f34:	ldr	x1, [sp, #24]
  407f38:	add	x0, x1, x0
  407f3c:	ldr	x1, [sp, #40]
  407f40:	str	x1, [x0]
  407f44:	add	w19, w19, #0x1
  407f48:	ldr	w0, [sp, #48]
  407f4c:	cmp	w19, w0
  407f50:	b.lt	407ecc <sqrt@plt+0x644c>  // b.tstop
  407f54:	ldr	w1, [sp, #60]
  407f58:	ldr	w0, [sp, #48]
  407f5c:	add	w0, w1, w0
  407f60:	str	w0, [sp, #60]
  407f64:	ldr	w1, [sp, #56]
  407f68:	ldr	w0, [sp, #52]
  407f6c:	cmp	w1, w0
  407f70:	b.le	407f84 <sqrt@plt+0x6504>
  407f74:	ldr	w1, [sp, #52]
  407f78:	ldr	w0, [sp, #60]
  407f7c:	cmp	w1, w0
  407f80:	b.gt	407dc0 <sqrt@plt+0x6340>
  407f84:	ldr	x0, [sp, #16]
  407f88:	ldr	w1, [x0, #48]
  407f8c:	ldr	x0, [sp, #16]
  407f90:	ldr	w2, [x0]
  407f94:	ldr	x0, [sp, #16]
  407f98:	ldr	w0, [x0, #52]
  407f9c:	sub	w0, w2, w0
  407fa0:	add	w1, w1, w0
  407fa4:	ldr	x0, [sp, #16]
  407fa8:	str	w1, [x0, #48]
  407fac:	ldr	x0, [sp, #16]
  407fb0:	ldr	w1, [x0]
  407fb4:	ldr	x0, [sp, #16]
  407fb8:	str	w1, [x0, #52]
  407fbc:	nop
  407fc0:	ldr	x19, [sp], #64
  407fc4:	ret
  407fc8:	stp	x29, x30, [sp, #-48]!
  407fcc:	mov	x29, sp
  407fd0:	str	w0, [sp, #44]
  407fd4:	str	x1, [sp, #32]
  407fd8:	str	x2, [sp, #24]
  407fdc:	str	w3, [sp, #40]
  407fe0:	str	x4, [sp, #16]
  407fe4:	ldr	x0, [sp, #16]
  407fe8:	ldr	w1, [x0]
  407fec:	ldr	x0, [sp, #16]
  407ff0:	str	w1, [x0, #52]
  407ff4:	ldr	x0, [sp, #16]
  407ff8:	ldr	w1, [x0, #52]
  407ffc:	ldr	x0, [sp, #16]
  408000:	str	w1, [x0, #48]
  408004:	ldr	x0, [sp, #16]
  408008:	str	xzr, [x0, #32]
  40800c:	ldr	w0, [sp, #40]
  408010:	cmp	w0, #0x0
  408014:	b.ne	40802c <sqrt@plt+0x65ac>  // b.any
  408018:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  40801c:	add	x0, x0, #0x410
  408020:	bl	4019c0 <getenv@plt>
  408024:	cmp	x0, #0x0
  408028:	b.eq	408034 <sqrt@plt+0x65b4>  // b.none
  40802c:	mov	w0, #0x1                   	// #1
  408030:	b	408038 <sqrt@plt+0x65b8>
  408034:	mov	w0, #0x0                   	// #0
  408038:	ldr	x1, [sp, #16]
  40803c:	str	w0, [x1, #44]
  408040:	ldr	x0, [sp, #24]
  408044:	ldrb	w0, [x0]
  408048:	cmp	w0, #0x2d
  40804c:	b.ne	40806c <sqrt@plt+0x65ec>  // b.any
  408050:	ldr	x0, [sp, #16]
  408054:	mov	w1, #0x2                   	// #2
  408058:	str	w1, [x0, #40]
  40805c:	ldr	x0, [sp, #24]
  408060:	add	x0, x0, #0x1
  408064:	str	x0, [sp, #24]
  408068:	b	4080bc <sqrt@plt+0x663c>
  40806c:	ldr	x0, [sp, #24]
  408070:	ldrb	w0, [x0]
  408074:	cmp	w0, #0x2b
  408078:	b.ne	408094 <sqrt@plt+0x6614>  // b.any
  40807c:	ldr	x0, [sp, #16]
  408080:	str	wzr, [x0, #40]
  408084:	ldr	x0, [sp, #24]
  408088:	add	x0, x0, #0x1
  40808c:	str	x0, [sp, #24]
  408090:	b	4080bc <sqrt@plt+0x663c>
  408094:	ldr	x0, [sp, #16]
  408098:	ldr	w0, [x0, #44]
  40809c:	cmp	w0, #0x0
  4080a0:	b.eq	4080b0 <sqrt@plt+0x6630>  // b.none
  4080a4:	ldr	x0, [sp, #16]
  4080a8:	str	wzr, [x0, #40]
  4080ac:	b	4080bc <sqrt@plt+0x663c>
  4080b0:	ldr	x0, [sp, #16]
  4080b4:	mov	w1, #0x1                   	// #1
  4080b8:	str	w1, [x0, #40]
  4080bc:	ldr	x0, [sp, #24]
  4080c0:	ldp	x29, x30, [sp], #48
  4080c4:	ret
  4080c8:	stp	x29, x30, [sp, #-208]!
  4080cc:	mov	x29, sp
  4080d0:	str	x19, [sp, #16]
  4080d4:	str	w0, [sp, #92]
  4080d8:	str	x1, [sp, #80]
  4080dc:	str	x2, [sp, #72]
  4080e0:	str	x3, [sp, #64]
  4080e4:	str	x4, [sp, #56]
  4080e8:	str	w5, [sp, #88]
  4080ec:	str	w6, [sp, #52]
  4080f0:	str	x7, [sp, #40]
  4080f4:	ldr	x0, [sp, #40]
  4080f8:	ldr	w0, [x0, #4]
  4080fc:	str	w0, [sp, #204]
  408100:	ldr	x0, [sp, #72]
  408104:	ldrb	w0, [x0]
  408108:	cmp	w0, #0x3a
  40810c:	b.ne	408114 <sqrt@plt+0x6694>  // b.any
  408110:	str	wzr, [sp, #204]
  408114:	ldr	w0, [sp, #92]
  408118:	cmp	w0, #0x0
  40811c:	b.gt	408128 <sqrt@plt+0x66a8>
  408120:	mov	w0, #0xffffffff            	// #-1
  408124:	b	4093c4 <sqrt@plt+0x7944>
  408128:	ldr	x0, [sp, #40]
  40812c:	str	xzr, [x0, #16]
  408130:	ldr	x0, [sp, #40]
  408134:	ldr	w0, [x0]
  408138:	cmp	w0, #0x0
  40813c:	b.eq	408150 <sqrt@plt+0x66d0>  // b.none
  408140:	ldr	x0, [sp, #40]
  408144:	ldr	w0, [x0, #24]
  408148:	cmp	w0, #0x0
  40814c:	b.ne	408194 <sqrt@plt+0x6714>  // b.any
  408150:	ldr	x0, [sp, #40]
  408154:	ldr	w0, [x0]
  408158:	cmp	w0, #0x0
  40815c:	b.ne	40816c <sqrt@plt+0x66ec>  // b.any
  408160:	ldr	x0, [sp, #40]
  408164:	mov	w1, #0x1                   	// #1
  408168:	str	w1, [x0]
  40816c:	ldr	x4, [sp, #40]
  408170:	ldr	w3, [sp, #52]
  408174:	ldr	x2, [sp, #72]
  408178:	ldr	x1, [sp, #80]
  40817c:	ldr	w0, [sp, #92]
  408180:	bl	407fc8 <sqrt@plt+0x6548>
  408184:	str	x0, [sp, #72]
  408188:	ldr	x0, [sp, #40]
  40818c:	mov	w1, #0x1                   	// #1
  408190:	str	w1, [x0, #24]
  408194:	ldr	x0, [sp, #40]
  408198:	ldr	x0, [x0, #32]
  40819c:	cmp	x0, #0x0
  4081a0:	b.eq	4081b8 <sqrt@plt+0x6738>  // b.none
  4081a4:	ldr	x0, [sp, #40]
  4081a8:	ldr	x0, [x0, #32]
  4081ac:	ldrb	w0, [x0]
  4081b0:	cmp	w0, #0x0
  4081b4:	b.ne	408548 <sqrt@plt+0x6ac8>  // b.any
  4081b8:	ldr	x0, [sp, #40]
  4081bc:	ldr	w1, [x0, #52]
  4081c0:	ldr	x0, [sp, #40]
  4081c4:	ldr	w0, [x0]
  4081c8:	cmp	w1, w0
  4081cc:	b.le	4081e0 <sqrt@plt+0x6760>
  4081d0:	ldr	x0, [sp, #40]
  4081d4:	ldr	w1, [x0]
  4081d8:	ldr	x0, [sp, #40]
  4081dc:	str	w1, [x0, #52]
  4081e0:	ldr	x0, [sp, #40]
  4081e4:	ldr	w1, [x0, #48]
  4081e8:	ldr	x0, [sp, #40]
  4081ec:	ldr	w0, [x0]
  4081f0:	cmp	w1, w0
  4081f4:	b.le	408208 <sqrt@plt+0x6788>
  4081f8:	ldr	x0, [sp, #40]
  4081fc:	ldr	w1, [x0]
  408200:	ldr	x0, [sp, #40]
  408204:	str	w1, [x0, #48]
  408208:	ldr	x0, [sp, #40]
  40820c:	ldr	w0, [x0, #40]
  408210:	cmp	w0, #0x1
  408214:	b.ne	408310 <sqrt@plt+0x6890>  // b.any
  408218:	ldr	x0, [sp, #40]
  40821c:	ldr	w1, [x0, #48]
  408220:	ldr	x0, [sp, #40]
  408224:	ldr	w0, [x0, #52]
  408228:	cmp	w1, w0
  40822c:	b.eq	408258 <sqrt@plt+0x67d8>  // b.none
  408230:	ldr	x0, [sp, #40]
  408234:	ldr	w1, [x0, #52]
  408238:	ldr	x0, [sp, #40]
  40823c:	ldr	w0, [x0]
  408240:	cmp	w1, w0
  408244:	b.eq	408258 <sqrt@plt+0x67d8>  // b.none
  408248:	ldr	x1, [sp, #40]
  40824c:	ldr	x0, [sp, #80]
  408250:	bl	407d8c <sqrt@plt+0x630c>
  408254:	b	408280 <sqrt@plt+0x6800>
  408258:	ldr	x0, [sp, #40]
  40825c:	ldr	w1, [x0, #52]
  408260:	ldr	x0, [sp, #40]
  408264:	ldr	w0, [x0]
  408268:	cmp	w1, w0
  40826c:	b.eq	408298 <sqrt@plt+0x6818>  // b.none
  408270:	ldr	x0, [sp, #40]
  408274:	ldr	w1, [x0]
  408278:	ldr	x0, [sp, #40]
  40827c:	str	w1, [x0, #48]
  408280:	b	408298 <sqrt@plt+0x6818>
  408284:	ldr	x0, [sp, #40]
  408288:	ldr	w0, [x0]
  40828c:	add	w1, w0, #0x1
  408290:	ldr	x0, [sp, #40]
  408294:	str	w1, [x0]
  408298:	ldr	x0, [sp, #40]
  40829c:	ldr	w0, [x0]
  4082a0:	ldr	w1, [sp, #92]
  4082a4:	cmp	w1, w0
  4082a8:	b.le	408300 <sqrt@plt+0x6880>
  4082ac:	ldr	x0, [sp, #40]
  4082b0:	ldr	w0, [x0]
  4082b4:	sxtw	x0, w0
  4082b8:	lsl	x0, x0, #3
  4082bc:	ldr	x1, [sp, #80]
  4082c0:	add	x0, x1, x0
  4082c4:	ldr	x0, [x0]
  4082c8:	ldrb	w0, [x0]
  4082cc:	cmp	w0, #0x2d
  4082d0:	b.ne	408284 <sqrt@plt+0x6804>  // b.any
  4082d4:	ldr	x0, [sp, #40]
  4082d8:	ldr	w0, [x0]
  4082dc:	sxtw	x0, w0
  4082e0:	lsl	x0, x0, #3
  4082e4:	ldr	x1, [sp, #80]
  4082e8:	add	x0, x1, x0
  4082ec:	ldr	x0, [x0]
  4082f0:	add	x0, x0, #0x1
  4082f4:	ldrb	w0, [x0]
  4082f8:	cmp	w0, #0x0
  4082fc:	b.eq	408284 <sqrt@plt+0x6804>  // b.none
  408300:	ldr	x0, [sp, #40]
  408304:	ldr	w1, [x0]
  408308:	ldr	x0, [sp, #40]
  40830c:	str	w1, [x0, #52]
  408310:	ldr	x0, [sp, #40]
  408314:	ldr	w0, [x0]
  408318:	ldr	w1, [sp, #92]
  40831c:	cmp	w1, w0
  408320:	b.eq	4083ec <sqrt@plt+0x696c>  // b.none
  408324:	ldr	x0, [sp, #40]
  408328:	ldr	w0, [x0]
  40832c:	sxtw	x0, w0
  408330:	lsl	x0, x0, #3
  408334:	ldr	x1, [sp, #80]
  408338:	add	x0, x1, x0
  40833c:	ldr	x2, [x0]
  408340:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  408344:	add	x1, x0, #0x420
  408348:	mov	x0, x2
  40834c:	bl	401940 <strcmp@plt>
  408350:	cmp	w0, #0x0
  408354:	b.ne	4083ec <sqrt@plt+0x696c>  // b.any
  408358:	ldr	x0, [sp, #40]
  40835c:	ldr	w0, [x0]
  408360:	add	w1, w0, #0x1
  408364:	ldr	x0, [sp, #40]
  408368:	str	w1, [x0]
  40836c:	ldr	x0, [sp, #40]
  408370:	ldr	w1, [x0, #48]
  408374:	ldr	x0, [sp, #40]
  408378:	ldr	w0, [x0, #52]
  40837c:	cmp	w1, w0
  408380:	b.eq	4083ac <sqrt@plt+0x692c>  // b.none
  408384:	ldr	x0, [sp, #40]
  408388:	ldr	w1, [x0, #52]
  40838c:	ldr	x0, [sp, #40]
  408390:	ldr	w0, [x0]
  408394:	cmp	w1, w0
  408398:	b.eq	4083ac <sqrt@plt+0x692c>  // b.none
  40839c:	ldr	x1, [sp, #40]
  4083a0:	ldr	x0, [sp, #80]
  4083a4:	bl	407d8c <sqrt@plt+0x630c>
  4083a8:	b	4083d4 <sqrt@plt+0x6954>
  4083ac:	ldr	x0, [sp, #40]
  4083b0:	ldr	w1, [x0, #48]
  4083b4:	ldr	x0, [sp, #40]
  4083b8:	ldr	w0, [x0, #52]
  4083bc:	cmp	w1, w0
  4083c0:	b.ne	4083d4 <sqrt@plt+0x6954>  // b.any
  4083c4:	ldr	x0, [sp, #40]
  4083c8:	ldr	w1, [x0]
  4083cc:	ldr	x0, [sp, #40]
  4083d0:	str	w1, [x0, #48]
  4083d4:	ldr	x0, [sp, #40]
  4083d8:	ldr	w1, [sp, #92]
  4083dc:	str	w1, [x0, #52]
  4083e0:	ldr	x0, [sp, #40]
  4083e4:	ldr	w1, [sp, #92]
  4083e8:	str	w1, [x0]
  4083ec:	ldr	x0, [sp, #40]
  4083f0:	ldr	w0, [x0]
  4083f4:	ldr	w1, [sp, #92]
  4083f8:	cmp	w1, w0
  4083fc:	b.ne	408430 <sqrt@plt+0x69b0>  // b.any
  408400:	ldr	x0, [sp, #40]
  408404:	ldr	w1, [x0, #48]
  408408:	ldr	x0, [sp, #40]
  40840c:	ldr	w0, [x0, #52]
  408410:	cmp	w1, w0
  408414:	b.eq	408428 <sqrt@plt+0x69a8>  // b.none
  408418:	ldr	x0, [sp, #40]
  40841c:	ldr	w1, [x0, #48]
  408420:	ldr	x0, [sp, #40]
  408424:	str	w1, [x0]
  408428:	mov	w0, #0xffffffff            	// #-1
  40842c:	b	4093c4 <sqrt@plt+0x7944>
  408430:	ldr	x0, [sp, #40]
  408434:	ldr	w0, [x0]
  408438:	sxtw	x0, w0
  40843c:	lsl	x0, x0, #3
  408440:	ldr	x1, [sp, #80]
  408444:	add	x0, x1, x0
  408448:	ldr	x0, [x0]
  40844c:	ldrb	w0, [x0]
  408450:	cmp	w0, #0x2d
  408454:	b.ne	408484 <sqrt@plt+0x6a04>  // b.any
  408458:	ldr	x0, [sp, #40]
  40845c:	ldr	w0, [x0]
  408460:	sxtw	x0, w0
  408464:	lsl	x0, x0, #3
  408468:	ldr	x1, [sp, #80]
  40846c:	add	x0, x1, x0
  408470:	ldr	x0, [x0]
  408474:	add	x0, x0, #0x1
  408478:	ldrb	w0, [x0]
  40847c:	cmp	w0, #0x0
  408480:	b.ne	4084d4 <sqrt@plt+0x6a54>  // b.any
  408484:	ldr	x0, [sp, #40]
  408488:	ldr	w0, [x0, #40]
  40848c:	cmp	w0, #0x0
  408490:	b.ne	40849c <sqrt@plt+0x6a1c>  // b.any
  408494:	mov	w0, #0xffffffff            	// #-1
  408498:	b	4093c4 <sqrt@plt+0x7944>
  40849c:	ldr	x0, [sp, #40]
  4084a0:	ldr	w0, [x0]
  4084a4:	add	w2, w0, #0x1
  4084a8:	ldr	x1, [sp, #40]
  4084ac:	str	w2, [x1]
  4084b0:	sxtw	x0, w0
  4084b4:	lsl	x0, x0, #3
  4084b8:	ldr	x1, [sp, #80]
  4084bc:	add	x0, x1, x0
  4084c0:	ldr	x1, [x0]
  4084c4:	ldr	x0, [sp, #40]
  4084c8:	str	x1, [x0, #16]
  4084cc:	mov	w0, #0x1                   	// #1
  4084d0:	b	4093c4 <sqrt@plt+0x7944>
  4084d4:	ldr	x0, [sp, #40]
  4084d8:	ldr	w0, [x0]
  4084dc:	sxtw	x0, w0
  4084e0:	lsl	x0, x0, #3
  4084e4:	ldr	x1, [sp, #80]
  4084e8:	add	x0, x1, x0
  4084ec:	ldr	x1, [x0]
  4084f0:	ldr	x0, [sp, #64]
  4084f4:	cmp	x0, #0x0
  4084f8:	b.eq	408530 <sqrt@plt+0x6ab0>  // b.none
  4084fc:	ldr	x0, [sp, #40]
  408500:	ldr	w0, [x0]
  408504:	sxtw	x0, w0
  408508:	lsl	x0, x0, #3
  40850c:	ldr	x2, [sp, #80]
  408510:	add	x0, x2, x0
  408514:	ldr	x0, [x0]
  408518:	add	x0, x0, #0x1
  40851c:	ldrb	w0, [x0]
  408520:	cmp	w0, #0x2d
  408524:	b.ne	408530 <sqrt@plt+0x6ab0>  // b.any
  408528:	mov	w0, #0x1                   	// #1
  40852c:	b	408534 <sqrt@plt+0x6ab4>
  408530:	mov	w0, #0x0                   	// #0
  408534:	sxtw	x0, w0
  408538:	add	x0, x0, #0x1
  40853c:	add	x1, x1, x0
  408540:	ldr	x0, [sp, #40]
  408544:	str	x1, [x0, #32]
  408548:	ldr	x0, [sp, #64]
  40854c:	cmp	x0, #0x0
  408550:	b.eq	408c40 <sqrt@plt+0x71c0>  // b.none
  408554:	ldr	x0, [sp, #40]
  408558:	ldr	w0, [x0]
  40855c:	sxtw	x0, w0
  408560:	lsl	x0, x0, #3
  408564:	ldr	x1, [sp, #80]
  408568:	add	x0, x1, x0
  40856c:	ldr	x0, [x0]
  408570:	add	x0, x0, #0x1
  408574:	ldrb	w0, [x0]
  408578:	cmp	w0, #0x2d
  40857c:	b.eq	4085f0 <sqrt@plt+0x6b70>  // b.none
  408580:	ldr	w0, [sp, #88]
  408584:	cmp	w0, #0x0
  408588:	b.eq	408c40 <sqrt@plt+0x71c0>  // b.none
  40858c:	ldr	x0, [sp, #40]
  408590:	ldr	w0, [x0]
  408594:	sxtw	x0, w0
  408598:	lsl	x0, x0, #3
  40859c:	ldr	x1, [sp, #80]
  4085a0:	add	x0, x1, x0
  4085a4:	ldr	x0, [x0]
  4085a8:	add	x0, x0, #0x2
  4085ac:	ldrb	w0, [x0]
  4085b0:	cmp	w0, #0x0
  4085b4:	b.ne	4085f0 <sqrt@plt+0x6b70>  // b.any
  4085b8:	ldr	x0, [sp, #40]
  4085bc:	ldr	w0, [x0]
  4085c0:	sxtw	x0, w0
  4085c4:	lsl	x0, x0, #3
  4085c8:	ldr	x1, [sp, #80]
  4085cc:	add	x0, x1, x0
  4085d0:	ldr	x0, [x0]
  4085d4:	add	x0, x0, #0x1
  4085d8:	ldrb	w0, [x0]
  4085dc:	mov	w1, w0
  4085e0:	ldr	x0, [sp, #72]
  4085e4:	bl	4017c0 <strchr@plt>
  4085e8:	cmp	x0, #0x0
  4085ec:	b.ne	408c40 <sqrt@plt+0x71c0>  // b.any
  4085f0:	str	xzr, [sp, #176]
  4085f4:	str	wzr, [sp, #172]
  4085f8:	str	wzr, [sp, #168]
  4085fc:	mov	w0, #0xffffffff            	// #-1
  408600:	str	w0, [sp, #164]
  408604:	ldr	x0, [sp, #40]
  408608:	ldr	x0, [x0, #32]
  40860c:	str	x0, [sp, #192]
  408610:	b	408620 <sqrt@plt+0x6ba0>
  408614:	ldr	x0, [sp, #192]
  408618:	add	x0, x0, #0x1
  40861c:	str	x0, [sp, #192]
  408620:	ldr	x0, [sp, #192]
  408624:	ldrb	w0, [x0]
  408628:	cmp	w0, #0x0
  40862c:	b.eq	408640 <sqrt@plt+0x6bc0>  // b.none
  408630:	ldr	x0, [sp, #192]
  408634:	ldrb	w0, [x0]
  408638:	cmp	w0, #0x3d
  40863c:	b.ne	408614 <sqrt@plt+0x6b94>  // b.any
  408640:	ldr	x0, [sp, #64]
  408644:	str	x0, [sp, #184]
  408648:	str	wzr, [sp, #160]
  40864c:	b	408760 <sqrt@plt+0x6ce0>
  408650:	ldr	x0, [sp, #184]
  408654:	ldr	x3, [x0]
  408658:	ldr	x0, [sp, #40]
  40865c:	ldr	x4, [x0, #32]
  408660:	ldr	x0, [sp, #40]
  408664:	ldr	x0, [x0, #32]
  408668:	ldr	x1, [sp, #192]
  40866c:	sub	x0, x1, x0
  408670:	mov	x2, x0
  408674:	mov	x1, x4
  408678:	mov	x0, x3
  40867c:	bl	401880 <strncmp@plt>
  408680:	cmp	w0, #0x0
  408684:	b.ne	408748 <sqrt@plt+0x6cc8>  // b.any
  408688:	ldr	x0, [sp, #40]
  40868c:	ldr	x0, [x0, #32]
  408690:	ldr	x1, [sp, #192]
  408694:	sub	x0, x1, x0
  408698:	mov	w19, w0
  40869c:	ldr	x0, [sp, #184]
  4086a0:	ldr	x0, [x0]
  4086a4:	bl	401710 <strlen@plt>
  4086a8:	cmp	w19, w0
  4086ac:	b.ne	4086cc <sqrt@plt+0x6c4c>  // b.any
  4086b0:	ldr	x0, [sp, #184]
  4086b4:	str	x0, [sp, #176]
  4086b8:	ldr	w0, [sp, #160]
  4086bc:	str	w0, [sp, #164]
  4086c0:	mov	w0, #0x1                   	// #1
  4086c4:	str	w0, [sp, #172]
  4086c8:	b	408770 <sqrt@plt+0x6cf0>
  4086cc:	ldr	x0, [sp, #176]
  4086d0:	cmp	x0, #0x0
  4086d4:	b.ne	4086ec <sqrt@plt+0x6c6c>  // b.any
  4086d8:	ldr	x0, [sp, #184]
  4086dc:	str	x0, [sp, #176]
  4086e0:	ldr	w0, [sp, #160]
  4086e4:	str	w0, [sp, #164]
  4086e8:	b	408748 <sqrt@plt+0x6cc8>
  4086ec:	ldr	w0, [sp, #88]
  4086f0:	cmp	w0, #0x0
  4086f4:	b.ne	408740 <sqrt@plt+0x6cc0>  // b.any
  4086f8:	ldr	x0, [sp, #176]
  4086fc:	ldr	w1, [x0, #8]
  408700:	ldr	x0, [sp, #184]
  408704:	ldr	w0, [x0, #8]
  408708:	cmp	w1, w0
  40870c:	b.ne	408740 <sqrt@plt+0x6cc0>  // b.any
  408710:	ldr	x0, [sp, #176]
  408714:	ldr	x1, [x0, #16]
  408718:	ldr	x0, [sp, #184]
  40871c:	ldr	x0, [x0, #16]
  408720:	cmp	x1, x0
  408724:	b.ne	408740 <sqrt@plt+0x6cc0>  // b.any
  408728:	ldr	x0, [sp, #176]
  40872c:	ldr	w1, [x0, #24]
  408730:	ldr	x0, [sp, #184]
  408734:	ldr	w0, [x0, #24]
  408738:	cmp	w1, w0
  40873c:	b.eq	408748 <sqrt@plt+0x6cc8>  // b.none
  408740:	mov	w0, #0x1                   	// #1
  408744:	str	w0, [sp, #168]
  408748:	ldr	x0, [sp, #184]
  40874c:	add	x0, x0, #0x20
  408750:	str	x0, [sp, #184]
  408754:	ldr	w0, [sp, #160]
  408758:	add	w0, w0, #0x1
  40875c:	str	w0, [sp, #160]
  408760:	ldr	x0, [sp, #184]
  408764:	ldr	x0, [x0]
  408768:	cmp	x0, #0x0
  40876c:	b.ne	408650 <sqrt@plt+0x6bd0>  // b.any
  408770:	ldr	w0, [sp, #168]
  408774:	cmp	w0, #0x0
  408778:	b.eq	40881c <sqrt@plt+0x6d9c>  // b.none
  40877c:	ldr	w0, [sp, #172]
  408780:	cmp	w0, #0x0
  408784:	b.ne	40881c <sqrt@plt+0x6d9c>  // b.any
  408788:	ldr	w0, [sp, #204]
  40878c:	cmp	w0, #0x0
  408790:	b.eq	4087d8 <sqrt@plt+0x6d58>  // b.none
  408794:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  408798:	add	x0, x0, #0x258
  40879c:	ldr	x4, [x0]
  4087a0:	ldr	x0, [sp, #80]
  4087a4:	ldr	x2, [x0]
  4087a8:	ldr	x0, [sp, #40]
  4087ac:	ldr	w0, [x0]
  4087b0:	sxtw	x0, w0
  4087b4:	lsl	x0, x0, #3
  4087b8:	ldr	x1, [sp, #80]
  4087bc:	add	x0, x1, x0
  4087c0:	ldr	x0, [x0]
  4087c4:	mov	x3, x0
  4087c8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  4087cc:	add	x1, x0, #0x428
  4087d0:	mov	x0, x4
  4087d4:	bl	401720 <fprintf@plt>
  4087d8:	ldr	x0, [sp, #40]
  4087dc:	ldr	x19, [x0, #32]
  4087e0:	ldr	x0, [sp, #40]
  4087e4:	ldr	x0, [x0, #32]
  4087e8:	bl	401710 <strlen@plt>
  4087ec:	add	x1, x19, x0
  4087f0:	ldr	x0, [sp, #40]
  4087f4:	str	x1, [x0, #32]
  4087f8:	ldr	x0, [sp, #40]
  4087fc:	ldr	w0, [x0]
  408800:	add	w1, w0, #0x1
  408804:	ldr	x0, [sp, #40]
  408808:	str	w1, [x0]
  40880c:	ldr	x0, [sp, #40]
  408810:	str	wzr, [x0, #8]
  408814:	mov	w0, #0x3f                  	// #63
  408818:	b	4093c4 <sqrt@plt+0x7944>
  40881c:	ldr	x0, [sp, #176]
  408820:	cmp	x0, #0x0
  408824:	b.eq	408aec <sqrt@plt+0x706c>  // b.none
  408828:	ldr	w0, [sp, #164]
  40882c:	str	w0, [sp, #160]
  408830:	ldr	x0, [sp, #40]
  408834:	ldr	w0, [x0]
  408838:	add	w1, w0, #0x1
  40883c:	ldr	x0, [sp, #40]
  408840:	str	w1, [x0]
  408844:	ldr	x0, [sp, #192]
  408848:	ldrb	w0, [x0]
  40884c:	cmp	w0, #0x0
  408850:	b.eq	408980 <sqrt@plt+0x6f00>  // b.none
  408854:	ldr	x0, [sp, #176]
  408858:	ldr	w0, [x0, #8]
  40885c:	cmp	w0, #0x0
  408860:	b.eq	408878 <sqrt@plt+0x6df8>  // b.none
  408864:	ldr	x0, [sp, #192]
  408868:	add	x1, x0, #0x1
  40886c:	ldr	x0, [sp, #40]
  408870:	str	x1, [x0, #16]
  408874:	b	408a7c <sqrt@plt+0x6ffc>
  408878:	ldr	w0, [sp, #204]
  40887c:	cmp	w0, #0x0
  408880:	b.eq	408948 <sqrt@plt+0x6ec8>  // b.none
  408884:	ldr	x0, [sp, #40]
  408888:	ldr	w0, [x0]
  40888c:	sxtw	x0, w0
  408890:	lsl	x0, x0, #3
  408894:	sub	x0, x0, #0x8
  408898:	ldr	x1, [sp, #80]
  40889c:	add	x0, x1, x0
  4088a0:	ldr	x0, [x0]
  4088a4:	add	x0, x0, #0x1
  4088a8:	ldrb	w0, [x0]
  4088ac:	cmp	w0, #0x2d
  4088b0:	b.ne	4088ec <sqrt@plt+0x6e6c>  // b.any
  4088b4:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4088b8:	add	x0, x0, #0x258
  4088bc:	ldr	x4, [x0]
  4088c0:	ldr	x0, [sp, #80]
  4088c4:	ldr	x1, [x0]
  4088c8:	ldr	x0, [sp, #176]
  4088cc:	ldr	x0, [x0]
  4088d0:	mov	x3, x0
  4088d4:	mov	x2, x1
  4088d8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  4088dc:	add	x1, x0, #0x448
  4088e0:	mov	x0, x4
  4088e4:	bl	401720 <fprintf@plt>
  4088e8:	b	408948 <sqrt@plt+0x6ec8>
  4088ec:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4088f0:	add	x0, x0, #0x258
  4088f4:	ldr	x5, [x0]
  4088f8:	ldr	x0, [sp, #80]
  4088fc:	ldr	x2, [x0]
  408900:	ldr	x0, [sp, #40]
  408904:	ldr	w0, [x0]
  408908:	sxtw	x0, w0
  40890c:	lsl	x0, x0, #3
  408910:	sub	x0, x0, #0x8
  408914:	ldr	x1, [sp, #80]
  408918:	add	x0, x1, x0
  40891c:	ldr	x0, [x0]
  408920:	ldrb	w0, [x0]
  408924:	mov	w1, w0
  408928:	ldr	x0, [sp, #176]
  40892c:	ldr	x0, [x0]
  408930:	mov	x4, x0
  408934:	mov	w3, w1
  408938:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  40893c:	add	x1, x0, #0x478
  408940:	mov	x0, x5
  408944:	bl	401720 <fprintf@plt>
  408948:	ldr	x0, [sp, #40]
  40894c:	ldr	x19, [x0, #32]
  408950:	ldr	x0, [sp, #40]
  408954:	ldr	x0, [x0, #32]
  408958:	bl	401710 <strlen@plt>
  40895c:	add	x1, x19, x0
  408960:	ldr	x0, [sp, #40]
  408964:	str	x1, [x0, #32]
  408968:	ldr	x0, [sp, #176]
  40896c:	ldr	w1, [x0, #24]
  408970:	ldr	x0, [sp, #40]
  408974:	str	w1, [x0, #8]
  408978:	mov	w0, #0x3f                  	// #63
  40897c:	b	4093c4 <sqrt@plt+0x7944>
  408980:	ldr	x0, [sp, #176]
  408984:	ldr	w0, [x0, #8]
  408988:	cmp	w0, #0x1
  40898c:	b.ne	408a7c <sqrt@plt+0x6ffc>  // b.any
  408990:	ldr	x0, [sp, #40]
  408994:	ldr	w0, [x0]
  408998:	ldr	w1, [sp, #92]
  40899c:	cmp	w1, w0
  4089a0:	b.le	4089d8 <sqrt@plt+0x6f58>
  4089a4:	ldr	x0, [sp, #40]
  4089a8:	ldr	w0, [x0]
  4089ac:	add	w2, w0, #0x1
  4089b0:	ldr	x1, [sp, #40]
  4089b4:	str	w2, [x1]
  4089b8:	sxtw	x0, w0
  4089bc:	lsl	x0, x0, #3
  4089c0:	ldr	x1, [sp, #80]
  4089c4:	add	x0, x1, x0
  4089c8:	ldr	x1, [x0]
  4089cc:	ldr	x0, [sp, #40]
  4089d0:	str	x1, [x0, #16]
  4089d4:	b	408a7c <sqrt@plt+0x6ffc>
  4089d8:	ldr	w0, [sp, #204]
  4089dc:	cmp	w0, #0x0
  4089e0:	b.eq	408a2c <sqrt@plt+0x6fac>  // b.none
  4089e4:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4089e8:	add	x0, x0, #0x258
  4089ec:	ldr	x4, [x0]
  4089f0:	ldr	x0, [sp, #80]
  4089f4:	ldr	x2, [x0]
  4089f8:	ldr	x0, [sp, #40]
  4089fc:	ldr	w0, [x0]
  408a00:	sxtw	x0, w0
  408a04:	lsl	x0, x0, #3
  408a08:	sub	x0, x0, #0x8
  408a0c:	ldr	x1, [sp, #80]
  408a10:	add	x0, x1, x0
  408a14:	ldr	x0, [x0]
  408a18:	mov	x3, x0
  408a1c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  408a20:	add	x1, x0, #0x4a8
  408a24:	mov	x0, x4
  408a28:	bl	401720 <fprintf@plt>
  408a2c:	ldr	x0, [sp, #40]
  408a30:	ldr	x19, [x0, #32]
  408a34:	ldr	x0, [sp, #40]
  408a38:	ldr	x0, [x0, #32]
  408a3c:	bl	401710 <strlen@plt>
  408a40:	add	x1, x19, x0
  408a44:	ldr	x0, [sp, #40]
  408a48:	str	x1, [x0, #32]
  408a4c:	ldr	x0, [sp, #176]
  408a50:	ldr	w1, [x0, #24]
  408a54:	ldr	x0, [sp, #40]
  408a58:	str	w1, [x0, #8]
  408a5c:	ldr	x0, [sp, #72]
  408a60:	ldrb	w0, [x0]
  408a64:	cmp	w0, #0x3a
  408a68:	b.ne	408a74 <sqrt@plt+0x6ff4>  // b.any
  408a6c:	mov	w0, #0x3a                  	// #58
  408a70:	b	4093c4 <sqrt@plt+0x7944>
  408a74:	mov	w0, #0x3f                  	// #63
  408a78:	b	4093c4 <sqrt@plt+0x7944>
  408a7c:	ldr	x0, [sp, #40]
  408a80:	ldr	x19, [x0, #32]
  408a84:	ldr	x0, [sp, #40]
  408a88:	ldr	x0, [x0, #32]
  408a8c:	bl	401710 <strlen@plt>
  408a90:	add	x1, x19, x0
  408a94:	ldr	x0, [sp, #40]
  408a98:	str	x1, [x0, #32]
  408a9c:	ldr	x0, [sp, #56]
  408aa0:	cmp	x0, #0x0
  408aa4:	b.eq	408ab4 <sqrt@plt+0x7034>  // b.none
  408aa8:	ldr	x0, [sp, #56]
  408aac:	ldr	w1, [sp, #160]
  408ab0:	str	w1, [x0]
  408ab4:	ldr	x0, [sp, #176]
  408ab8:	ldr	x0, [x0, #16]
  408abc:	cmp	x0, #0x0
  408ac0:	b.eq	408ae0 <sqrt@plt+0x7060>  // b.none
  408ac4:	ldr	x0, [sp, #176]
  408ac8:	ldr	x0, [x0, #16]
  408acc:	ldr	x1, [sp, #176]
  408ad0:	ldr	w1, [x1, #24]
  408ad4:	str	w1, [x0]
  408ad8:	mov	w0, #0x0                   	// #0
  408adc:	b	4093c4 <sqrt@plt+0x7944>
  408ae0:	ldr	x0, [sp, #176]
  408ae4:	ldr	w0, [x0, #24]
  408ae8:	b	4093c4 <sqrt@plt+0x7944>
  408aec:	ldr	w0, [sp, #88]
  408af0:	cmp	w0, #0x0
  408af4:	b.eq	408b44 <sqrt@plt+0x70c4>  // b.none
  408af8:	ldr	x0, [sp, #40]
  408afc:	ldr	w0, [x0]
  408b00:	sxtw	x0, w0
  408b04:	lsl	x0, x0, #3
  408b08:	ldr	x1, [sp, #80]
  408b0c:	add	x0, x1, x0
  408b10:	ldr	x0, [x0]
  408b14:	add	x0, x0, #0x1
  408b18:	ldrb	w0, [x0]
  408b1c:	cmp	w0, #0x2d
  408b20:	b.eq	408b44 <sqrt@plt+0x70c4>  // b.none
  408b24:	ldr	x0, [sp, #40]
  408b28:	ldr	x0, [x0, #32]
  408b2c:	ldrb	w0, [x0]
  408b30:	mov	w1, w0
  408b34:	ldr	x0, [sp, #72]
  408b38:	bl	4017c0 <strchr@plt>
  408b3c:	cmp	x0, #0x0
  408b40:	b.ne	408c40 <sqrt@plt+0x71c0>  // b.any
  408b44:	ldr	w0, [sp, #204]
  408b48:	cmp	w0, #0x0
  408b4c:	b.eq	408c0c <sqrt@plt+0x718c>  // b.none
  408b50:	ldr	x0, [sp, #40]
  408b54:	ldr	w0, [x0]
  408b58:	sxtw	x0, w0
  408b5c:	lsl	x0, x0, #3
  408b60:	ldr	x1, [sp, #80]
  408b64:	add	x0, x1, x0
  408b68:	ldr	x0, [x0]
  408b6c:	add	x0, x0, #0x1
  408b70:	ldrb	w0, [x0]
  408b74:	cmp	w0, #0x2d
  408b78:	b.ne	408bb4 <sqrt@plt+0x7134>  // b.any
  408b7c:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  408b80:	add	x0, x0, #0x258
  408b84:	ldr	x4, [x0]
  408b88:	ldr	x0, [sp, #80]
  408b8c:	ldr	x1, [x0]
  408b90:	ldr	x0, [sp, #40]
  408b94:	ldr	x0, [x0, #32]
  408b98:	mov	x3, x0
  408b9c:	mov	x2, x1
  408ba0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  408ba4:	add	x1, x0, #0x4d0
  408ba8:	mov	x0, x4
  408bac:	bl	401720 <fprintf@plt>
  408bb0:	b	408c0c <sqrt@plt+0x718c>
  408bb4:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  408bb8:	add	x0, x0, #0x258
  408bbc:	ldr	x5, [x0]
  408bc0:	ldr	x0, [sp, #80]
  408bc4:	ldr	x2, [x0]
  408bc8:	ldr	x0, [sp, #40]
  408bcc:	ldr	w0, [x0]
  408bd0:	sxtw	x0, w0
  408bd4:	lsl	x0, x0, #3
  408bd8:	ldr	x1, [sp, #80]
  408bdc:	add	x0, x1, x0
  408be0:	ldr	x0, [x0]
  408be4:	ldrb	w0, [x0]
  408be8:	mov	w1, w0
  408bec:	ldr	x0, [sp, #40]
  408bf0:	ldr	x0, [x0, #32]
  408bf4:	mov	x4, x0
  408bf8:	mov	w3, w1
  408bfc:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  408c00:	add	x1, x0, #0x4f0
  408c04:	mov	x0, x5
  408c08:	bl	401720 <fprintf@plt>
  408c0c:	ldr	x0, [sp, #40]
  408c10:	adrp	x1, 40a000 <_ZdlPvm@@Base+0x728>
  408c14:	add	x1, x1, #0x510
  408c18:	str	x1, [x0, #32]
  408c1c:	ldr	x0, [sp, #40]
  408c20:	ldr	w0, [x0]
  408c24:	add	w1, w0, #0x1
  408c28:	ldr	x0, [sp, #40]
  408c2c:	str	w1, [x0]
  408c30:	ldr	x0, [sp, #40]
  408c34:	str	wzr, [x0, #8]
  408c38:	mov	w0, #0x3f                  	// #63
  408c3c:	b	4093c4 <sqrt@plt+0x7944>
  408c40:	ldr	x0, [sp, #40]
  408c44:	ldr	x0, [x0, #32]
  408c48:	add	x2, x0, #0x1
  408c4c:	ldr	x1, [sp, #40]
  408c50:	str	x2, [x1, #32]
  408c54:	ldrb	w0, [x0]
  408c58:	strb	w0, [sp, #159]
  408c5c:	ldrb	w0, [sp, #159]
  408c60:	mov	w1, w0
  408c64:	ldr	x0, [sp, #72]
  408c68:	bl	4017c0 <strchr@plt>
  408c6c:	str	x0, [sp, #104]
  408c70:	ldr	x0, [sp, #40]
  408c74:	ldr	x0, [x0, #32]
  408c78:	ldrb	w0, [x0]
  408c7c:	cmp	w0, #0x0
  408c80:	b.ne	408c98 <sqrt@plt+0x7218>  // b.any
  408c84:	ldr	x0, [sp, #40]
  408c88:	ldr	w0, [x0]
  408c8c:	add	w1, w0, #0x1
  408c90:	ldr	x0, [sp, #40]
  408c94:	str	w1, [x0]
  408c98:	ldr	x0, [sp, #104]
  408c9c:	cmp	x0, #0x0
  408ca0:	b.eq	408cb0 <sqrt@plt+0x7230>  // b.none
  408ca4:	ldrb	w0, [sp, #159]
  408ca8:	cmp	w0, #0x3a
  408cac:	b.ne	408d44 <sqrt@plt+0x72c4>  // b.any
  408cb0:	ldr	w0, [sp, #204]
  408cb4:	cmp	w0, #0x0
  408cb8:	b.eq	408d30 <sqrt@plt+0x72b0>  // b.none
  408cbc:	ldr	x0, [sp, #40]
  408cc0:	ldr	w0, [x0, #44]
  408cc4:	cmp	w0, #0x0
  408cc8:	b.eq	408d00 <sqrt@plt+0x7280>  // b.none
  408ccc:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  408cd0:	add	x0, x0, #0x258
  408cd4:	ldr	x4, [x0]
  408cd8:	ldr	x0, [sp, #80]
  408cdc:	ldr	x0, [x0]
  408ce0:	ldrb	w1, [sp, #159]
  408ce4:	mov	w3, w1
  408ce8:	mov	x2, x0
  408cec:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  408cf0:	add	x1, x0, #0x518
  408cf4:	mov	x0, x4
  408cf8:	bl	401720 <fprintf@plt>
  408cfc:	b	408d30 <sqrt@plt+0x72b0>
  408d00:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  408d04:	add	x0, x0, #0x258
  408d08:	ldr	x4, [x0]
  408d0c:	ldr	x0, [sp, #80]
  408d10:	ldr	x0, [x0]
  408d14:	ldrb	w1, [sp, #159]
  408d18:	mov	w3, w1
  408d1c:	mov	x2, x0
  408d20:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  408d24:	add	x1, x0, #0x538
  408d28:	mov	x0, x4
  408d2c:	bl	401720 <fprintf@plt>
  408d30:	ldrb	w1, [sp, #159]
  408d34:	ldr	x0, [sp, #40]
  408d38:	str	w1, [x0, #8]
  408d3c:	mov	w0, #0x3f                  	// #63
  408d40:	b	4093c4 <sqrt@plt+0x7944>
  408d44:	ldr	x0, [sp, #104]
  408d48:	ldrb	w0, [x0]
  408d4c:	cmp	w0, #0x57
  408d50:	b.ne	409250 <sqrt@plt+0x77d0>  // b.any
  408d54:	ldr	x0, [sp, #104]
  408d58:	add	x0, x0, #0x1
  408d5c:	ldrb	w0, [x0]
  408d60:	cmp	w0, #0x3b
  408d64:	b.ne	409250 <sqrt@plt+0x77d0>  // b.any
  408d68:	str	xzr, [sp, #128]
  408d6c:	str	wzr, [sp, #124]
  408d70:	str	wzr, [sp, #120]
  408d74:	str	wzr, [sp, #116]
  408d78:	ldr	x0, [sp, #40]
  408d7c:	ldr	x0, [x0, #32]
  408d80:	ldrb	w0, [x0]
  408d84:	cmp	w0, #0x0
  408d88:	b.eq	408db4 <sqrt@plt+0x7334>  // b.none
  408d8c:	ldr	x0, [sp, #40]
  408d90:	ldr	x1, [x0, #32]
  408d94:	ldr	x0, [sp, #40]
  408d98:	str	x1, [x0, #16]
  408d9c:	ldr	x0, [sp, #40]
  408da0:	ldr	w0, [x0]
  408da4:	add	w1, w0, #0x1
  408da8:	ldr	x0, [sp, #40]
  408dac:	str	w1, [x0]
  408db0:	b	408e6c <sqrt@plt+0x73ec>
  408db4:	ldr	x0, [sp, #40]
  408db8:	ldr	w0, [x0]
  408dbc:	ldr	w1, [sp, #92]
  408dc0:	cmp	w1, w0
  408dc4:	b.ne	408e3c <sqrt@plt+0x73bc>  // b.any
  408dc8:	ldr	w0, [sp, #204]
  408dcc:	cmp	w0, #0x0
  408dd0:	b.eq	408e04 <sqrt@plt+0x7384>  // b.none
  408dd4:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  408dd8:	add	x0, x0, #0x258
  408ddc:	ldr	x4, [x0]
  408de0:	ldr	x0, [sp, #80]
  408de4:	ldr	x0, [x0]
  408de8:	ldrb	w1, [sp, #159]
  408dec:	mov	w3, w1
  408df0:	mov	x2, x0
  408df4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  408df8:	add	x1, x0, #0x558
  408dfc:	mov	x0, x4
  408e00:	bl	401720 <fprintf@plt>
  408e04:	ldrb	w1, [sp, #159]
  408e08:	ldr	x0, [sp, #40]
  408e0c:	str	w1, [x0, #8]
  408e10:	ldr	x0, [sp, #72]
  408e14:	ldrb	w0, [x0]
  408e18:	cmp	w0, #0x3a
  408e1c:	b.ne	408e2c <sqrt@plt+0x73ac>  // b.any
  408e20:	mov	w0, #0x3a                  	// #58
  408e24:	strb	w0, [sp, #159]
  408e28:	b	408e34 <sqrt@plt+0x73b4>
  408e2c:	mov	w0, #0x3f                  	// #63
  408e30:	strb	w0, [sp, #159]
  408e34:	ldrb	w0, [sp, #159]
  408e38:	b	4093c4 <sqrt@plt+0x7944>
  408e3c:	ldr	x0, [sp, #40]
  408e40:	ldr	w0, [x0]
  408e44:	add	w2, w0, #0x1
  408e48:	ldr	x1, [sp, #40]
  408e4c:	str	w2, [x1]
  408e50:	sxtw	x0, w0
  408e54:	lsl	x0, x0, #3
  408e58:	ldr	x1, [sp, #80]
  408e5c:	add	x0, x1, x0
  408e60:	ldr	x1, [x0]
  408e64:	ldr	x0, [sp, #40]
  408e68:	str	x1, [x0, #16]
  408e6c:	ldr	x0, [sp, #40]
  408e70:	ldr	x0, [x0, #16]
  408e74:	str	x0, [sp, #144]
  408e78:	ldr	x0, [sp, #40]
  408e7c:	ldr	x1, [sp, #144]
  408e80:	str	x1, [x0, #32]
  408e84:	b	408e94 <sqrt@plt+0x7414>
  408e88:	ldr	x0, [sp, #144]
  408e8c:	add	x0, x0, #0x1
  408e90:	str	x0, [sp, #144]
  408e94:	ldr	x0, [sp, #144]
  408e98:	ldrb	w0, [x0]
  408e9c:	cmp	w0, #0x0
  408ea0:	b.eq	408eb4 <sqrt@plt+0x7434>  // b.none
  408ea4:	ldr	x0, [sp, #144]
  408ea8:	ldrb	w0, [x0]
  408eac:	cmp	w0, #0x3d
  408eb0:	b.ne	408e88 <sqrt@plt+0x7408>  // b.any
  408eb4:	ldr	x0, [sp, #64]
  408eb8:	str	x0, [sp, #136]
  408ebc:	str	wzr, [sp, #112]
  408ec0:	b	408f80 <sqrt@plt+0x7500>
  408ec4:	ldr	x0, [sp, #136]
  408ec8:	ldr	x3, [x0]
  408ecc:	ldr	x0, [sp, #40]
  408ed0:	ldr	x4, [x0, #32]
  408ed4:	ldr	x0, [sp, #40]
  408ed8:	ldr	x0, [x0, #32]
  408edc:	ldr	x1, [sp, #144]
  408ee0:	sub	x0, x1, x0
  408ee4:	mov	x2, x0
  408ee8:	mov	x1, x4
  408eec:	mov	x0, x3
  408ef0:	bl	401880 <strncmp@plt>
  408ef4:	cmp	w0, #0x0
  408ef8:	b.ne	408f68 <sqrt@plt+0x74e8>  // b.any
  408efc:	ldr	x0, [sp, #40]
  408f00:	ldr	x0, [x0, #32]
  408f04:	ldr	x1, [sp, #144]
  408f08:	sub	x0, x1, x0
  408f0c:	mov	w19, w0
  408f10:	ldr	x0, [sp, #136]
  408f14:	ldr	x0, [x0]
  408f18:	bl	401710 <strlen@plt>
  408f1c:	cmp	x19, x0
  408f20:	b.ne	408f40 <sqrt@plt+0x74c0>  // b.any
  408f24:	ldr	x0, [sp, #136]
  408f28:	str	x0, [sp, #128]
  408f2c:	ldr	w0, [sp, #112]
  408f30:	str	w0, [sp, #116]
  408f34:	mov	w0, #0x1                   	// #1
  408f38:	str	w0, [sp, #124]
  408f3c:	b	408f90 <sqrt@plt+0x7510>
  408f40:	ldr	x0, [sp, #128]
  408f44:	cmp	x0, #0x0
  408f48:	b.ne	408f60 <sqrt@plt+0x74e0>  // b.any
  408f4c:	ldr	x0, [sp, #136]
  408f50:	str	x0, [sp, #128]
  408f54:	ldr	w0, [sp, #112]
  408f58:	str	w0, [sp, #116]
  408f5c:	b	408f68 <sqrt@plt+0x74e8>
  408f60:	mov	w0, #0x1                   	// #1
  408f64:	str	w0, [sp, #120]
  408f68:	ldr	x0, [sp, #136]
  408f6c:	add	x0, x0, #0x20
  408f70:	str	x0, [sp, #136]
  408f74:	ldr	w0, [sp, #112]
  408f78:	add	w0, w0, #0x1
  408f7c:	str	w0, [sp, #112]
  408f80:	ldr	x0, [sp, #136]
  408f84:	ldr	x0, [x0]
  408f88:	cmp	x0, #0x0
  408f8c:	b.ne	408ec4 <sqrt@plt+0x7444>  // b.any
  408f90:	ldr	w0, [sp, #120]
  408f94:	cmp	w0, #0x0
  408f98:	b.eq	409034 <sqrt@plt+0x75b4>  // b.none
  408f9c:	ldr	w0, [sp, #124]
  408fa0:	cmp	w0, #0x0
  408fa4:	b.ne	409034 <sqrt@plt+0x75b4>  // b.any
  408fa8:	ldr	w0, [sp, #204]
  408fac:	cmp	w0, #0x0
  408fb0:	b.eq	408ff8 <sqrt@plt+0x7578>  // b.none
  408fb4:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  408fb8:	add	x0, x0, #0x258
  408fbc:	ldr	x4, [x0]
  408fc0:	ldr	x0, [sp, #80]
  408fc4:	ldr	x2, [x0]
  408fc8:	ldr	x0, [sp, #40]
  408fcc:	ldr	w0, [x0]
  408fd0:	sxtw	x0, w0
  408fd4:	lsl	x0, x0, #3
  408fd8:	ldr	x1, [sp, #80]
  408fdc:	add	x0, x1, x0
  408fe0:	ldr	x0, [x0]
  408fe4:	mov	x3, x0
  408fe8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  408fec:	add	x1, x0, #0x580
  408ff0:	mov	x0, x4
  408ff4:	bl	401720 <fprintf@plt>
  408ff8:	ldr	x0, [sp, #40]
  408ffc:	ldr	x19, [x0, #32]
  409000:	ldr	x0, [sp, #40]
  409004:	ldr	x0, [x0, #32]
  409008:	bl	401710 <strlen@plt>
  40900c:	add	x1, x19, x0
  409010:	ldr	x0, [sp, #40]
  409014:	str	x1, [x0, #32]
  409018:	ldr	x0, [sp, #40]
  40901c:	ldr	w0, [x0]
  409020:	add	w1, w0, #0x1
  409024:	ldr	x0, [sp, #40]
  409028:	str	w1, [x0]
  40902c:	mov	w0, #0x3f                  	// #63
  409030:	b	4093c4 <sqrt@plt+0x7944>
  409034:	ldr	x0, [sp, #128]
  409038:	cmp	x0, #0x0
  40903c:	b.eq	409240 <sqrt@plt+0x77c0>  // b.none
  409040:	ldr	w0, [sp, #116]
  409044:	str	w0, [sp, #112]
  409048:	ldr	x0, [sp, #144]
  40904c:	ldrb	w0, [x0]
  409050:	cmp	w0, #0x0
  409054:	b.eq	4090e4 <sqrt@plt+0x7664>  // b.none
  409058:	ldr	x0, [sp, #128]
  40905c:	ldr	w0, [x0, #8]
  409060:	cmp	w0, #0x0
  409064:	b.eq	40907c <sqrt@plt+0x75fc>  // b.none
  409068:	ldr	x0, [sp, #144]
  40906c:	add	x1, x0, #0x1
  409070:	ldr	x0, [sp, #40]
  409074:	str	x1, [x0, #16]
  409078:	b	4091d0 <sqrt@plt+0x7750>
  40907c:	ldr	w0, [sp, #204]
  409080:	cmp	w0, #0x0
  409084:	b.eq	4090bc <sqrt@plt+0x763c>  // b.none
  409088:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  40908c:	add	x0, x0, #0x258
  409090:	ldr	x4, [x0]
  409094:	ldr	x0, [sp, #80]
  409098:	ldr	x1, [x0]
  40909c:	ldr	x0, [sp, #128]
  4090a0:	ldr	x0, [x0]
  4090a4:	mov	x3, x0
  4090a8:	mov	x2, x1
  4090ac:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  4090b0:	add	x1, x0, #0x5a8
  4090b4:	mov	x0, x4
  4090b8:	bl	401720 <fprintf@plt>
  4090bc:	ldr	x0, [sp, #40]
  4090c0:	ldr	x19, [x0, #32]
  4090c4:	ldr	x0, [sp, #40]
  4090c8:	ldr	x0, [x0, #32]
  4090cc:	bl	401710 <strlen@plt>
  4090d0:	add	x1, x19, x0
  4090d4:	ldr	x0, [sp, #40]
  4090d8:	str	x1, [x0, #32]
  4090dc:	mov	w0, #0x3f                  	// #63
  4090e0:	b	4093c4 <sqrt@plt+0x7944>
  4090e4:	ldr	x0, [sp, #128]
  4090e8:	ldr	w0, [x0, #8]
  4090ec:	cmp	w0, #0x1
  4090f0:	b.ne	4091d0 <sqrt@plt+0x7750>  // b.any
  4090f4:	ldr	x0, [sp, #40]
  4090f8:	ldr	w0, [x0]
  4090fc:	ldr	w1, [sp, #92]
  409100:	cmp	w1, w0
  409104:	b.le	40913c <sqrt@plt+0x76bc>
  409108:	ldr	x0, [sp, #40]
  40910c:	ldr	w0, [x0]
  409110:	add	w2, w0, #0x1
  409114:	ldr	x1, [sp, #40]
  409118:	str	w2, [x1]
  40911c:	sxtw	x0, w0
  409120:	lsl	x0, x0, #3
  409124:	ldr	x1, [sp, #80]
  409128:	add	x0, x1, x0
  40912c:	ldr	x1, [x0]
  409130:	ldr	x0, [sp, #40]
  409134:	str	x1, [x0, #16]
  409138:	b	4091d0 <sqrt@plt+0x7750>
  40913c:	ldr	w0, [sp, #204]
  409140:	cmp	w0, #0x0
  409144:	b.eq	409190 <sqrt@plt+0x7710>  // b.none
  409148:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  40914c:	add	x0, x0, #0x258
  409150:	ldr	x4, [x0]
  409154:	ldr	x0, [sp, #80]
  409158:	ldr	x2, [x0]
  40915c:	ldr	x0, [sp, #40]
  409160:	ldr	w0, [x0]
  409164:	sxtw	x0, w0
  409168:	lsl	x0, x0, #3
  40916c:	sub	x0, x0, #0x8
  409170:	ldr	x1, [sp, #80]
  409174:	add	x0, x1, x0
  409178:	ldr	x0, [x0]
  40917c:	mov	x3, x0
  409180:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  409184:	add	x1, x0, #0x4a8
  409188:	mov	x0, x4
  40918c:	bl	401720 <fprintf@plt>
  409190:	ldr	x0, [sp, #40]
  409194:	ldr	x19, [x0, #32]
  409198:	ldr	x0, [sp, #40]
  40919c:	ldr	x0, [x0, #32]
  4091a0:	bl	401710 <strlen@plt>
  4091a4:	add	x1, x19, x0
  4091a8:	ldr	x0, [sp, #40]
  4091ac:	str	x1, [x0, #32]
  4091b0:	ldr	x0, [sp, #72]
  4091b4:	ldrb	w0, [x0]
  4091b8:	cmp	w0, #0x3a
  4091bc:	b.ne	4091c8 <sqrt@plt+0x7748>  // b.any
  4091c0:	mov	w0, #0x3a                  	// #58
  4091c4:	b	4093c4 <sqrt@plt+0x7944>
  4091c8:	mov	w0, #0x3f                  	// #63
  4091cc:	b	4093c4 <sqrt@plt+0x7944>
  4091d0:	ldr	x0, [sp, #40]
  4091d4:	ldr	x19, [x0, #32]
  4091d8:	ldr	x0, [sp, #40]
  4091dc:	ldr	x0, [x0, #32]
  4091e0:	bl	401710 <strlen@plt>
  4091e4:	add	x1, x19, x0
  4091e8:	ldr	x0, [sp, #40]
  4091ec:	str	x1, [x0, #32]
  4091f0:	ldr	x0, [sp, #56]
  4091f4:	cmp	x0, #0x0
  4091f8:	b.eq	409208 <sqrt@plt+0x7788>  // b.none
  4091fc:	ldr	x0, [sp, #56]
  409200:	ldr	w1, [sp, #112]
  409204:	str	w1, [x0]
  409208:	ldr	x0, [sp, #128]
  40920c:	ldr	x0, [x0, #16]
  409210:	cmp	x0, #0x0
  409214:	b.eq	409234 <sqrt@plt+0x77b4>  // b.none
  409218:	ldr	x0, [sp, #128]
  40921c:	ldr	x0, [x0, #16]
  409220:	ldr	x1, [sp, #128]
  409224:	ldr	w1, [x1, #24]
  409228:	str	w1, [x0]
  40922c:	mov	w0, #0x0                   	// #0
  409230:	b	4093c4 <sqrt@plt+0x7944>
  409234:	ldr	x0, [sp, #128]
  409238:	ldr	w0, [x0, #24]
  40923c:	b	4093c4 <sqrt@plt+0x7944>
  409240:	ldr	x0, [sp, #40]
  409244:	str	xzr, [x0, #32]
  409248:	mov	w0, #0x57                  	// #87
  40924c:	b	4093c4 <sqrt@plt+0x7944>
  409250:	ldr	x0, [sp, #104]
  409254:	add	x0, x0, #0x1
  409258:	ldrb	w0, [x0]
  40925c:	cmp	w0, #0x3a
  409260:	b.ne	4093c0 <sqrt@plt+0x7940>  // b.any
  409264:	ldr	x0, [sp, #104]
  409268:	add	x0, x0, #0x2
  40926c:	ldrb	w0, [x0]
  409270:	cmp	w0, #0x3a
  409274:	b.ne	4092c8 <sqrt@plt+0x7848>  // b.any
  409278:	ldr	x0, [sp, #40]
  40927c:	ldr	x0, [x0, #32]
  409280:	ldrb	w0, [x0]
  409284:	cmp	w0, #0x0
  409288:	b.eq	4092b4 <sqrt@plt+0x7834>  // b.none
  40928c:	ldr	x0, [sp, #40]
  409290:	ldr	x1, [x0, #32]
  409294:	ldr	x0, [sp, #40]
  409298:	str	x1, [x0, #16]
  40929c:	ldr	x0, [sp, #40]
  4092a0:	ldr	w0, [x0]
  4092a4:	add	w1, w0, #0x1
  4092a8:	ldr	x0, [sp, #40]
  4092ac:	str	w1, [x0]
  4092b0:	b	4092bc <sqrt@plt+0x783c>
  4092b4:	ldr	x0, [sp, #40]
  4092b8:	str	xzr, [x0, #16]
  4092bc:	ldr	x0, [sp, #40]
  4092c0:	str	xzr, [x0, #32]
  4092c4:	b	4093c0 <sqrt@plt+0x7940>
  4092c8:	ldr	x0, [sp, #40]
  4092cc:	ldr	x0, [x0, #32]
  4092d0:	ldrb	w0, [x0]
  4092d4:	cmp	w0, #0x0
  4092d8:	b.eq	409304 <sqrt@plt+0x7884>  // b.none
  4092dc:	ldr	x0, [sp, #40]
  4092e0:	ldr	x1, [x0, #32]
  4092e4:	ldr	x0, [sp, #40]
  4092e8:	str	x1, [x0, #16]
  4092ec:	ldr	x0, [sp, #40]
  4092f0:	ldr	w0, [x0]
  4092f4:	add	w1, w0, #0x1
  4092f8:	ldr	x0, [sp, #40]
  4092fc:	str	w1, [x0]
  409300:	b	4093b8 <sqrt@plt+0x7938>
  409304:	ldr	x0, [sp, #40]
  409308:	ldr	w0, [x0]
  40930c:	ldr	w1, [sp, #92]
  409310:	cmp	w1, w0
  409314:	b.ne	409388 <sqrt@plt+0x7908>  // b.any
  409318:	ldr	w0, [sp, #204]
  40931c:	cmp	w0, #0x0
  409320:	b.eq	409354 <sqrt@plt+0x78d4>  // b.none
  409324:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  409328:	add	x0, x0, #0x258
  40932c:	ldr	x4, [x0]
  409330:	ldr	x0, [sp, #80]
  409334:	ldr	x0, [x0]
  409338:	ldrb	w1, [sp, #159]
  40933c:	mov	w3, w1
  409340:	mov	x2, x0
  409344:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  409348:	add	x1, x0, #0x558
  40934c:	mov	x0, x4
  409350:	bl	401720 <fprintf@plt>
  409354:	ldrb	w1, [sp, #159]
  409358:	ldr	x0, [sp, #40]
  40935c:	str	w1, [x0, #8]
  409360:	ldr	x0, [sp, #72]
  409364:	ldrb	w0, [x0]
  409368:	cmp	w0, #0x3a
  40936c:	b.ne	40937c <sqrt@plt+0x78fc>  // b.any
  409370:	mov	w0, #0x3a                  	// #58
  409374:	strb	w0, [sp, #159]
  409378:	b	4093b8 <sqrt@plt+0x7938>
  40937c:	mov	w0, #0x3f                  	// #63
  409380:	strb	w0, [sp, #159]
  409384:	b	4093b8 <sqrt@plt+0x7938>
  409388:	ldr	x0, [sp, #40]
  40938c:	ldr	w0, [x0]
  409390:	add	w2, w0, #0x1
  409394:	ldr	x1, [sp, #40]
  409398:	str	w2, [x1]
  40939c:	sxtw	x0, w0
  4093a0:	lsl	x0, x0, #3
  4093a4:	ldr	x1, [sp, #80]
  4093a8:	add	x0, x1, x0
  4093ac:	ldr	x1, [x0]
  4093b0:	ldr	x0, [sp, #40]
  4093b4:	str	x1, [x0, #16]
  4093b8:	ldr	x0, [sp, #40]
  4093bc:	str	xzr, [x0, #32]
  4093c0:	ldrb	w0, [sp, #159]
  4093c4:	ldr	x19, [sp, #16]
  4093c8:	ldp	x29, x30, [sp], #208
  4093cc:	ret
  4093d0:	stp	x29, x30, [sp, #-80]!
  4093d4:	mov	x29, sp
  4093d8:	str	w0, [sp, #60]
  4093dc:	str	x1, [sp, #48]
  4093e0:	str	x2, [sp, #40]
  4093e4:	str	x3, [sp, #32]
  4093e8:	str	x4, [sp, #24]
  4093ec:	str	w5, [sp, #56]
  4093f0:	str	w6, [sp, #20]
  4093f4:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  4093f8:	add	x0, x0, #0x228
  4093fc:	ldr	w1, [x0]
  409400:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  409404:	add	x0, x0, #0x3d8
  409408:	str	w1, [x0]
  40940c:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  409410:	add	x0, x0, #0x22c
  409414:	ldr	w1, [x0]
  409418:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  40941c:	add	x0, x0, #0x3d8
  409420:	str	w1, [x0, #4]
  409424:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  409428:	add	x7, x0, #0x3d8
  40942c:	ldr	w6, [sp, #20]
  409430:	ldr	w5, [sp, #56]
  409434:	ldr	x4, [sp, #24]
  409438:	ldr	x3, [sp, #32]
  40943c:	ldr	x2, [sp, #40]
  409440:	ldr	x1, [sp, #48]
  409444:	ldr	w0, [sp, #60]
  409448:	bl	4080c8 <sqrt@plt+0x6648>
  40944c:	str	w0, [sp, #76]
  409450:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  409454:	add	x0, x0, #0x3d8
  409458:	ldr	w1, [x0]
  40945c:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  409460:	add	x0, x0, #0x228
  409464:	str	w1, [x0]
  409468:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  40946c:	add	x0, x0, #0x3d8
  409470:	ldr	x1, [x0, #16]
  409474:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  409478:	add	x0, x0, #0x450
  40947c:	str	x1, [x0]
  409480:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  409484:	add	x0, x0, #0x3d8
  409488:	ldr	w1, [x0, #8]
  40948c:	adrp	x0, 41c000 <_Znam@GLIBCXX_3.4>
  409490:	add	x0, x0, #0x230
  409494:	str	w1, [x0]
  409498:	ldr	w0, [sp, #76]
  40949c:	ldp	x29, x30, [sp], #80
  4094a0:	ret
  4094a4:	stp	x29, x30, [sp, #-48]!
  4094a8:	mov	x29, sp
  4094ac:	str	w0, [sp, #44]
  4094b0:	str	x1, [sp, #32]
  4094b4:	str	x2, [sp, #24]
  4094b8:	mov	w6, #0x1                   	// #1
  4094bc:	mov	w5, #0x0                   	// #0
  4094c0:	mov	x4, #0x0                   	// #0
  4094c4:	mov	x3, #0x0                   	// #0
  4094c8:	ldr	x2, [sp, #24]
  4094cc:	ldr	x1, [sp, #32]
  4094d0:	ldr	w0, [sp, #44]
  4094d4:	bl	4093d0 <sqrt@plt+0x7950>
  4094d8:	ldp	x29, x30, [sp], #48
  4094dc:	ret
  4094e0:	stp	x29, x30, [sp, #-64]!
  4094e4:	mov	x29, sp
  4094e8:	str	w0, [sp, #60]
  4094ec:	str	x1, [sp, #48]
  4094f0:	str	x2, [sp, #40]
  4094f4:	str	x3, [sp, #32]
  4094f8:	str	x4, [sp, #24]
  4094fc:	mov	w6, #0x0                   	// #0
  409500:	mov	w5, #0x0                   	// #0
  409504:	ldr	x4, [sp, #24]
  409508:	ldr	x3, [sp, #32]
  40950c:	ldr	x2, [sp, #40]
  409510:	ldr	x1, [sp, #48]
  409514:	ldr	w0, [sp, #60]
  409518:	bl	4093d0 <sqrt@plt+0x7950>
  40951c:	ldp	x29, x30, [sp], #64
  409520:	ret
  409524:	stp	x29, x30, [sp, #-64]!
  409528:	mov	x29, sp
  40952c:	str	w0, [sp, #60]
  409530:	str	x1, [sp, #48]
  409534:	str	x2, [sp, #40]
  409538:	str	x3, [sp, #32]
  40953c:	str	x4, [sp, #24]
  409540:	str	x5, [sp, #16]
  409544:	ldr	x7, [sp, #16]
  409548:	mov	w6, #0x0                   	// #0
  40954c:	mov	w5, #0x0                   	// #0
  409550:	ldr	x4, [sp, #24]
  409554:	ldr	x3, [sp, #32]
  409558:	ldr	x2, [sp, #40]
  40955c:	ldr	x1, [sp, #48]
  409560:	ldr	w0, [sp, #60]
  409564:	bl	4080c8 <sqrt@plt+0x6648>
  409568:	ldp	x29, x30, [sp], #64
  40956c:	ret
  409570:	stp	x29, x30, [sp, #-64]!
  409574:	mov	x29, sp
  409578:	str	w0, [sp, #60]
  40957c:	str	x1, [sp, #48]
  409580:	str	x2, [sp, #40]
  409584:	str	x3, [sp, #32]
  409588:	str	x4, [sp, #24]
  40958c:	mov	w6, #0x0                   	// #0
  409590:	mov	w5, #0x1                   	// #1
  409594:	ldr	x4, [sp, #24]
  409598:	ldr	x3, [sp, #32]
  40959c:	ldr	x2, [sp, #40]
  4095a0:	ldr	x1, [sp, #48]
  4095a4:	ldr	w0, [sp, #60]
  4095a8:	bl	4093d0 <sqrt@plt+0x7950>
  4095ac:	ldp	x29, x30, [sp], #64
  4095b0:	ret
  4095b4:	stp	x29, x30, [sp, #-64]!
  4095b8:	mov	x29, sp
  4095bc:	str	w0, [sp, #60]
  4095c0:	str	x1, [sp, #48]
  4095c4:	str	x2, [sp, #40]
  4095c8:	str	x3, [sp, #32]
  4095cc:	str	x4, [sp, #24]
  4095d0:	str	x5, [sp, #16]
  4095d4:	ldr	x7, [sp, #16]
  4095d8:	mov	w6, #0x0                   	// #0
  4095dc:	mov	w5, #0x1                   	// #1
  4095e0:	ldr	x4, [sp, #24]
  4095e4:	ldr	x3, [sp, #32]
  4095e8:	ldr	x2, [sp, #40]
  4095ec:	ldr	x1, [sp, #48]
  4095f0:	ldr	w0, [sp, #60]
  4095f4:	bl	4080c8 <sqrt@plt+0x6648>
  4095f8:	ldp	x29, x30, [sp], #64
  4095fc:	ret
  409600:	sub	sp, sp, #0x20
  409604:	str	w0, [sp, #12]
  409608:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  40960c:	add	x0, x0, #0x424
  409610:	str	x0, [sp, #24]
  409614:	ldr	w0, [sp, #12]
  409618:	cmp	w0, #0x0
  40961c:	b.lt	4096ac <sqrt@plt+0x7c2c>  // b.tstop
  409620:	ldr	w1, [sp, #12]
  409624:	mov	w0, #0x6667                	// #26215
  409628:	movk	w0, #0x6666, lsl #16
  40962c:	smull	x0, w1, w0
  409630:	lsr	x0, x0, #32
  409634:	asr	w2, w0, #2
  409638:	asr	w0, w1, #31
  40963c:	sub	w2, w2, w0
  409640:	mov	w0, w2
  409644:	lsl	w0, w0, #2
  409648:	add	w0, w0, w2
  40964c:	lsl	w0, w0, #1
  409650:	sub	w2, w1, w0
  409654:	and	w0, w2, #0xff
  409658:	ldr	x1, [sp, #24]
  40965c:	sub	x1, x1, #0x1
  409660:	str	x1, [sp, #24]
  409664:	add	w0, w0, #0x30
  409668:	and	w1, w0, #0xff
  40966c:	ldr	x0, [sp, #24]
  409670:	strb	w1, [x0]
  409674:	ldr	w0, [sp, #12]
  409678:	mov	w1, #0x6667                	// #26215
  40967c:	movk	w1, #0x6666, lsl #16
  409680:	smull	x1, w0, w1
  409684:	lsr	x1, x1, #32
  409688:	asr	w1, w1, #2
  40968c:	asr	w0, w0, #31
  409690:	sub	w0, w1, w0
  409694:	str	w0, [sp, #12]
  409698:	ldr	w0, [sp, #12]
  40969c:	cmp	w0, #0x0
  4096a0:	b.ne	409620 <sqrt@plt+0x7ba0>  // b.any
  4096a4:	ldr	x0, [sp, #24]
  4096a8:	b	409750 <sqrt@plt+0x7cd0>
  4096ac:	ldr	w1, [sp, #12]
  4096b0:	mov	w0, #0x6667                	// #26215
  4096b4:	movk	w0, #0x6666, lsl #16
  4096b8:	smull	x0, w1, w0
  4096bc:	lsr	x0, x0, #32
  4096c0:	asr	w2, w0, #2
  4096c4:	asr	w0, w1, #31
  4096c8:	sub	w2, w2, w0
  4096cc:	mov	w0, w2
  4096d0:	lsl	w0, w0, #2
  4096d4:	add	w0, w0, w2
  4096d8:	lsl	w0, w0, #1
  4096dc:	sub	w2, w1, w0
  4096e0:	and	w0, w2, #0xff
  4096e4:	ldr	x1, [sp, #24]
  4096e8:	sub	x1, x1, #0x1
  4096ec:	str	x1, [sp, #24]
  4096f0:	mov	w1, #0x30                  	// #48
  4096f4:	sub	w0, w1, w0
  4096f8:	and	w1, w0, #0xff
  4096fc:	ldr	x0, [sp, #24]
  409700:	strb	w1, [x0]
  409704:	ldr	w0, [sp, #12]
  409708:	mov	w1, #0x6667                	// #26215
  40970c:	movk	w1, #0x6666, lsl #16
  409710:	smull	x1, w0, w1
  409714:	lsr	x1, x1, #32
  409718:	asr	w1, w1, #2
  40971c:	asr	w0, w0, #31
  409720:	sub	w0, w1, w0
  409724:	str	w0, [sp, #12]
  409728:	ldr	w0, [sp, #12]
  40972c:	cmp	w0, #0x0
  409730:	b.ne	4096ac <sqrt@plt+0x7c2c>  // b.any
  409734:	ldr	x0, [sp, #24]
  409738:	sub	x0, x0, #0x1
  40973c:	str	x0, [sp, #24]
  409740:	ldr	x0, [sp, #24]
  409744:	mov	w1, #0x2d                  	// #45
  409748:	strb	w1, [x0]
  40974c:	ldr	x0, [sp, #24]
  409750:	add	sp, sp, #0x20
  409754:	ret
  409758:	sub	sp, sp, #0x20
  40975c:	str	w0, [sp, #12]
  409760:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  409764:	add	x0, x0, #0x43c
  409768:	str	x0, [sp, #24]
  40976c:	ldr	w2, [sp, #12]
  409770:	mov	w0, #0xcccd                	// #52429
  409774:	movk	w0, #0xcccc, lsl #16
  409778:	umull	x0, w2, w0
  40977c:	lsr	x0, x0, #32
  409780:	lsr	w1, w0, #3
  409784:	mov	w0, w1
  409788:	lsl	w0, w0, #2
  40978c:	add	w0, w0, w1
  409790:	lsl	w0, w0, #1
  409794:	sub	w1, w2, w0
  409798:	and	w0, w1, #0xff
  40979c:	ldr	x1, [sp, #24]
  4097a0:	sub	x1, x1, #0x1
  4097a4:	str	x1, [sp, #24]
  4097a8:	add	w0, w0, #0x30
  4097ac:	and	w1, w0, #0xff
  4097b0:	ldr	x0, [sp, #24]
  4097b4:	strb	w1, [x0]
  4097b8:	ldr	w1, [sp, #12]
  4097bc:	mov	w0, #0xcccd                	// #52429
  4097c0:	movk	w0, #0xcccc, lsl #16
  4097c4:	umull	x0, w1, w0
  4097c8:	lsr	x0, x0, #32
  4097cc:	lsr	w0, w0, #3
  4097d0:	str	w0, [sp, #12]
  4097d4:	ldr	w0, [sp, #12]
  4097d8:	cmp	w0, #0x0
  4097dc:	b.ne	40976c <sqrt@plt+0x7cec>  // b.any
  4097e0:	ldr	x0, [sp, #24]
  4097e4:	add	sp, sp, #0x20
  4097e8:	ret
  4097ec:	stp	x29, x30, [sp, #-32]!
  4097f0:	mov	x29, sp
  4097f4:	str	x0, [sp, #24]
  4097f8:	ldr	x0, [sp, #24]
  4097fc:	bl	401710 <strlen@plt>
  409800:	mov	x2, x0
  409804:	ldr	x1, [sp, #24]
  409808:	mov	w0, #0x2                   	// #2
  40980c:	bl	401970 <write@plt>
  409810:	nop
  409814:	ldp	x29, x30, [sp], #32
  409818:	ret

000000000040981c <_Znwm@@Base>:
  40981c:	stp	x29, x30, [sp, #-48]!
  409820:	mov	x29, sp
  409824:	str	x0, [sp, #24]
  409828:	ldr	x0, [sp, #24]
  40982c:	cmp	x0, #0x0
  409830:	b.ne	409840 <_Znwm@@Base+0x24>  // b.any
  409834:	ldr	x0, [sp, #24]
  409838:	add	x0, x0, #0x1
  40983c:	str	x0, [sp, #24]
  409840:	ldr	x0, [sp, #24]
  409844:	mov	w0, w0
  409848:	bl	401980 <malloc@plt>
  40984c:	str	x0, [sp, #40]
  409850:	ldr	x0, [sp, #40]
  409854:	cmp	x0, #0x0
  409858:	b.ne	4098a0 <_Znwm@@Base+0x84>  // b.any
  40985c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  409860:	add	x0, x0, #0x448
  409864:	ldr	x0, [x0]
  409868:	cmp	x0, #0x0
  40986c:	b.eq	40988c <_Znwm@@Base+0x70>  // b.none
  409870:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x2da8>
  409874:	add	x0, x0, #0x448
  409878:	ldr	x0, [x0]
  40987c:	bl	4097ec <sqrt@plt+0x7d6c>
  409880:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  409884:	add	x0, x0, #0x5e0
  409888:	bl	4097ec <sqrt@plt+0x7d6c>
  40988c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x728>
  409890:	add	x0, x0, #0x5e8
  409894:	bl	4097ec <sqrt@plt+0x7d6c>
  409898:	mov	w0, #0xffffffff            	// #-1
  40989c:	bl	4017d0 <_exit@plt>
  4098a0:	ldr	x0, [sp, #40]
  4098a4:	ldp	x29, x30, [sp], #48
  4098a8:	ret

00000000004098ac <_ZdlPv@@Base>:
  4098ac:	stp	x29, x30, [sp, #-32]!
  4098b0:	mov	x29, sp
  4098b4:	str	x0, [sp, #24]
  4098b8:	ldr	x0, [sp, #24]
  4098bc:	cmp	x0, #0x0
  4098c0:	b.eq	4098cc <_ZdlPv@@Base+0x20>  // b.none
  4098c4:	ldr	x0, [sp, #24]
  4098c8:	bl	4017b0 <free@plt>
  4098cc:	nop
  4098d0:	ldp	x29, x30, [sp], #32
  4098d4:	ret

00000000004098d8 <_ZdlPvm@@Base>:
  4098d8:	stp	x29, x30, [sp, #-32]!
  4098dc:	mov	x29, sp
  4098e0:	str	x0, [sp, #24]
  4098e4:	str	x1, [sp, #16]
  4098e8:	ldr	x0, [sp, #24]
  4098ec:	cmp	x0, #0x0
  4098f0:	b.eq	4098fc <_ZdlPvm@@Base+0x24>  // b.none
  4098f4:	ldr	x0, [sp, #24]
  4098f8:	bl	4017b0 <free@plt>
  4098fc:	nop
  409900:	ldp	x29, x30, [sp], #32
  409904:	ret
  409908:	stp	x29, x30, [sp, #-48]!
  40990c:	mov	x29, sp
  409910:	str	w0, [sp, #28]
  409914:	ldr	w0, [sp, #28]
  409918:	cmp	w0, #0x3
  40991c:	b.hi	409928 <_ZdlPvm@@Base+0x50>  // b.pmore
  409920:	mov	w0, #0x1                   	// #1
  409924:	b	409a30 <_ZdlPvm@@Base+0x158>
  409928:	ldr	w0, [sp, #28]
  40992c:	and	w0, w0, #0x1
  409930:	cmp	w0, #0x0
  409934:	b.ne	409940 <_ZdlPvm@@Base+0x68>  // b.any
  409938:	mov	w0, #0x0                   	// #0
  40993c:	b	409a30 <_ZdlPvm@@Base+0x158>
  409940:	ldr	w2, [sp, #28]
  409944:	mov	w0, #0xaaab                	// #43691
  409948:	movk	w0, #0xaaaa, lsl #16
  40994c:	umull	x0, w2, w0
  409950:	lsr	x0, x0, #32
  409954:	lsr	w1, w0, #1
  409958:	mov	w0, w1
  40995c:	lsl	w0, w0, #1
  409960:	add	w0, w0, w1
  409964:	sub	w1, w2, w0
  409968:	cmp	w1, #0x0
  40996c:	b.ne	409978 <_ZdlPvm@@Base+0xa0>  // b.any
  409970:	mov	w0, #0x0                   	// #0
  409974:	b	409a30 <_ZdlPvm@@Base+0x158>
  409978:	ldr	w0, [sp, #28]
  40997c:	ucvtf	d0, w0
  409980:	bl	401a80 <sqrt@plt>
  409984:	fcvtzu	w0, d0
  409988:	str	w0, [sp, #40]
  40998c:	mov	w0, #0x5                   	// #5
  409990:	str	w0, [sp, #44]
  409994:	ldr	w1, [sp, #44]
  409998:	ldr	w0, [sp, #40]
  40999c:	cmp	w1, w0
  4099a0:	b.hi	409a20 <_ZdlPvm@@Base+0x148>  // b.pmore
  4099a4:	ldr	w0, [sp, #28]
  4099a8:	ldr	w1, [sp, #44]
  4099ac:	udiv	w2, w0, w1
  4099b0:	ldr	w1, [sp, #44]
  4099b4:	mul	w1, w2, w1
  4099b8:	sub	w0, w0, w1
  4099bc:	cmp	w0, #0x0
  4099c0:	b.ne	4099cc <_ZdlPvm@@Base+0xf4>  // b.any
  4099c4:	mov	w0, #0x0                   	// #0
  4099c8:	b	409a30 <_ZdlPvm@@Base+0x158>
  4099cc:	ldr	w0, [sp, #44]
  4099d0:	add	w0, w0, #0x2
  4099d4:	str	w0, [sp, #44]
  4099d8:	ldr	w1, [sp, #44]
  4099dc:	ldr	w0, [sp, #40]
  4099e0:	cmp	w1, w0
  4099e4:	b.hi	409a28 <_ZdlPvm@@Base+0x150>  // b.pmore
  4099e8:	ldr	w0, [sp, #28]
  4099ec:	ldr	w1, [sp, #44]
  4099f0:	udiv	w2, w0, w1
  4099f4:	ldr	w1, [sp, #44]
  4099f8:	mul	w1, w2, w1
  4099fc:	sub	w0, w0, w1
  409a00:	cmp	w0, #0x0
  409a04:	b.ne	409a10 <_ZdlPvm@@Base+0x138>  // b.any
  409a08:	mov	w0, #0x0                   	// #0
  409a0c:	b	409a30 <_ZdlPvm@@Base+0x158>
  409a10:	ldr	w0, [sp, #44]
  409a14:	add	w0, w0, #0x4
  409a18:	str	w0, [sp, #44]
  409a1c:	b	409994 <_ZdlPvm@@Base+0xbc>
  409a20:	nop
  409a24:	b	409a2c <_ZdlPvm@@Base+0x154>
  409a28:	nop
  409a2c:	mov	w0, #0x1                   	// #1
  409a30:	ldp	x29, x30, [sp], #48
  409a34:	ret
  409a38:	stp	x29, x30, [sp, #-48]!
  409a3c:	mov	x29, sp
  409a40:	str	x0, [sp, #24]
  409a44:	ldr	x0, [sp, #24]
  409a48:	cmp	x0, #0x0
  409a4c:	b.ne	409a58 <_ZdlPvm@@Base+0x180>  // b.any
  409a50:	mov	x0, #0x0                   	// #0
  409a54:	b	409a7c <_ZdlPvm@@Base+0x1a4>
  409a58:	ldr	x0, [sp, #24]
  409a5c:	bl	401710 <strlen@plt>
  409a60:	add	x0, x0, #0x1
  409a64:	bl	401980 <malloc@plt>
  409a68:	str	x0, [sp, #40]
  409a6c:	ldr	x1, [sp, #24]
  409a70:	ldr	x0, [sp, #40]
  409a74:	bl	401800 <strcpy@plt>
  409a78:	ldr	x0, [sp, #40]
  409a7c:	ldp	x29, x30, [sp], #48
  409a80:	ret
  409a84:	nop
  409a88:	stp	x29, x30, [sp, #-64]!
  409a8c:	mov	x29, sp
  409a90:	stp	x19, x20, [sp, #16]
  409a94:	adrp	x20, 41b000 <_ZdlPvm@@Base+0x11728>
  409a98:	add	x20, x20, #0xd10
  409a9c:	stp	x21, x22, [sp, #32]
  409aa0:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x11728>
  409aa4:	add	x21, x21, #0xce0
  409aa8:	sub	x20, x20, x21
  409aac:	mov	w22, w0
  409ab0:	stp	x23, x24, [sp, #48]
  409ab4:	mov	x23, x1
  409ab8:	mov	x24, x2
  409abc:	bl	401660 <_Znam@plt-0x40>
  409ac0:	cmp	xzr, x20, asr #3
  409ac4:	b.eq	409af0 <_ZdlPvm@@Base+0x218>  // b.none
  409ac8:	asr	x20, x20, #3
  409acc:	mov	x19, #0x0                   	// #0
  409ad0:	ldr	x3, [x21, x19, lsl #3]
  409ad4:	mov	x2, x24
  409ad8:	add	x19, x19, #0x1
  409adc:	mov	x1, x23
  409ae0:	mov	w0, w22
  409ae4:	blr	x3
  409ae8:	cmp	x20, x19
  409aec:	b.ne	409ad0 <_ZdlPvm@@Base+0x1f8>  // b.any
  409af0:	ldp	x19, x20, [sp, #16]
  409af4:	ldp	x21, x22, [sp, #32]
  409af8:	ldp	x23, x24, [sp, #48]
  409afc:	ldp	x29, x30, [sp], #64
  409b00:	ret
  409b04:	nop
  409b08:	ret
  409b0c:	nop
  409b10:	mov	x2, x1
  409b14:	mov	x1, x0
  409b18:	mov	w0, #0x0                   	// #0
  409b1c:	b	401960 <__xstat@plt>
  409b20:	mov	x2, x1
  409b24:	mov	w1, w0
  409b28:	mov	w0, #0x0                   	// #0
  409b2c:	b	4016b0 <__fxstat@plt>

Disassembly of section .fini:

0000000000409b30 <.fini>:
  409b30:	stp	x29, x30, [sp, #-16]!
  409b34:	mov	x29, sp
  409b38:	ldp	x29, x30, [sp], #16
  409b3c:	ret
