Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <LRD> is never used.
WARNING:Xst:647 - Input <LW_R> is never used.
WARNING:Xst:647 - Input <LWR> is never used.
WARNING:Xst:1777 - Inout <IOBits> is never used or assigned.
WARNING:Xst:647 - Input <SYNCLK> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1777 - Inout <LAD<31:16>> is never used or assigned.
WARNING:Xst:1779 - Inout <LAD<15:0>> is used but is never assigned.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:1780 - Signal <WordSel> is never used or assigned.
WARNING:Xst:1780 - Signal <LoadPortCmd> is never used or assigned.
WARNING:Xst:1780 - Signal <DDRSel> is never used or assigned.
WARNING:Xst:646 - Signal <A<15:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <D> is never used or assigned.
WARNING:Xst:1872 - Variable <i> is used but never assigned.
WARNING:Xst:1780 - Signal <LoadDDRCmd> is never used or assigned.
WARNING:Xst:1780 - Signal <ReadPortCmd> is never used or assigned.
WARNING:Xst:1780 - Signal <ReadDDRCmd> is never used or assigned.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
WARNING:Xst:1780 - Signal <FastRead> is never used or assigned.
WARNING:Xst:1780 - Signal <PreFastRead> is never used or assigned.
    Found 16-bit register for signal <A>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  16-bit register                  : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       2  out of   2352     0%  
 Number of Slice Flip Flops:             4  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
IOPR24_ORG.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_ORG.ucf" ...
ERROR:NgdBuild:756 - Line 3 in 'IOPR24_ORG.ucf': Could not find net(s) 'SYNCLK'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.
ERROR:NgdBuild:755 - Line 7 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<2>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<3>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<4>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<5>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<6>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<7>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<8>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<9>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<10>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<11>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<12>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<13>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<14>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<15>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<16>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<17>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<18>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<19>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<20>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<21>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 29 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<22>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 30 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<23>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 31 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<24>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 32 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<25>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 33 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<26>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 34 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<27>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 35 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<28>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 36 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<29>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 37 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<30>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 38 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<31>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 39 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<32>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 40 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<33>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<34>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<35>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 43 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<36>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 44 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<37>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 45 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<38>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 46 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<39>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 47 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<40>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 48 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<41>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 49 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<42>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 50 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<43>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 51 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<44>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 52 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<45>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 53 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<46>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 54 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<47>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 55 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<48>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 56 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<49>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 57 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<50>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 58 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<51>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 59 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<52>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 60 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<53>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 61 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<54>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 62 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<55>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 63 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<56>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 64 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<57>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 65 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<58>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<59>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 67 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<60>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 68 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<61>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 69 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<62>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 70 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<63>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 71 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<64>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 72 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<65>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 73 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<66>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 74 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<67>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 75 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<68>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 76 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<69>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 77 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<70>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 78 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<71>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 83 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<4>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 84 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<5>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 85 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<6>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 86 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<7>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 87 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<8>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 88 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<9>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 89 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<10>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 90 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<11>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 91 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<12>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 92 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<13>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 93 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<14>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 94 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<15>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 95 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<16>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 96 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<17>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 97 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<18>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 98 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<19>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 99 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<20>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 100 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<21>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 101 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<22>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 102 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<23>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 103 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<24>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 104 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<25>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 105 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<26>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 106 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<27>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 107 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<28>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 108 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<29>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 109 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<30>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 110 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<31>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 120 in 'IOPR24_ORG.ucf': Could not find net(s) 'LRD'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 121 in 'IOPR24_ORG.ucf': Could not find net(s) 'LWR'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 123 in 'IOPR24_ORG.ucf': Could not find net(s)
   'SYNCLK' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - Line 126 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 127 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 128 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<2>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 129 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<3>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 130 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<4>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 131 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<5>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 132 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<6>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 133 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<7>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 134 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<8>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 135 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<9>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 136 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<10>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 137 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<11>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 138 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<12>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 139 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<13>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 140 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<14>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 141 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<15>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 142 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<16>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 143 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<17>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 144 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<18>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 145 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<19>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 146 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<20>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 147 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<21>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 148 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<22>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 149 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<23>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 150 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<24>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 151 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<25>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 152 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<26>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 153 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<27>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 154 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<28>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 155 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<29>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 156 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<30>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 157 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<31>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 158 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<32>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 159 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<33>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 160 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<34>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 161 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<35>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 162 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<36>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 163 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<37>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 164 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<38>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 165 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<39>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 166 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<40>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 167 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<41>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 168 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<42>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 169 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<43>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 170 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<44>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 171 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<45>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 172 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<46>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 173 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<47>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 174 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<48>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 175 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<49>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 176 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<50>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 177 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<51>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 178 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<52>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 179 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<53>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 180 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<54>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 181 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<55>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 182 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<56>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 183 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<57>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 184 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<58>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 185 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<59>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 186 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<60>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 187 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<61>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 188 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<62>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 189 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<63>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 190 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<64>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 191 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<65>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 192 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<66>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 193 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<67>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 194 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<68>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 195 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<69>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 196 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<70>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 197 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<71>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 198 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<30>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 203 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<4>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 204 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<5>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 205 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<6>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 206 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<7>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 207 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<8>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 208 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<9>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 209 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<10>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 210 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<11>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 211 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<12>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 212 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<13>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 213 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<14>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 214 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<15>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 215 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<16>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 216 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<17>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 217 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<18>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 218 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<19>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 219 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<20>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 220 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<21>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 221 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<22>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 222 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<23>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 223 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<24>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 224 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<25>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 225 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<26>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 226 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<27>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 227 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<28>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 228 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<29>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 245 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 246 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 247 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<2>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 248 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<3>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 249 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<4>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 250 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<5>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 251 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<6>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 252 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<7>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 253 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<8>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 254 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<9>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 255 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<10>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 256 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<11>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 257 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<12>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 258 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<13>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 259 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<14>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 260 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<15>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 261 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<16>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 262 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<17>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 263 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<18>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 264 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<19>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 265 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<20>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 266 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<21>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 267 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<22>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 268 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<23>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 269 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<24>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 270 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<25>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 271 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<26>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 272 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<27>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 273 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<28>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 274 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<29>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 275 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<30>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 276 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<31>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 277 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<32>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 278 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<33>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 279 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<34>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 280 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<35>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 281 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<36>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 282 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<37>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 283 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<38>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 284 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<39>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 285 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<40>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 286 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<41>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 287 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<42>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 288 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<43>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 289 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<44>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 290 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<45>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 291 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<46>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 292 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<47>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 293 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<48>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 294 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<49>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 295 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<50>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 296 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<51>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 297 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<52>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 298 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<53>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 299 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<54>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 300 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<55>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 301 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<56>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 302 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<57>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 303 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<58>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 304 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<59>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 305 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<60>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 306 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<61>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 307 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<62>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 308 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<63>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 309 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<64>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 310 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<65>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 311 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<66>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 312 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<67>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 313 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<68>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 314 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<69>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 315 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<70>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 316 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<71>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 321 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<4>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 322 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<5>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 323 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<6>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 324 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<7>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 325 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<8>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 326 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<9>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 327 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<10>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 328 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<11>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 329 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<12>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 330 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<13>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 331 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<14>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 332 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<15>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 333 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<16>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 334 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<17>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 335 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<18>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 336 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<19>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 337 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<20>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 338 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<21>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 339 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<22>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 340 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<23>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 341 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<24>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 342 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<25>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 343 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<26>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 344 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<27>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 345 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<28>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 346 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<29>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 347 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<30>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 348 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<31>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 353 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<4>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 354 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<5>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 355 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<6>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 356 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<7>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 357 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<8>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 358 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<9>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 359 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<10>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 360 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<11>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 361 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<12>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 362 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<13>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 363 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<14>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 364 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<15>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 365 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<16>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 366 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<17>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 367 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<18>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 368 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<19>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 369 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<20>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 370 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<21>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 371 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<22>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 372 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<23>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 373 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<24>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 374 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<25>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 375 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<26>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 376 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<27>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 377 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<28>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 378 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<29>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 379 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<30>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 380 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<31>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 381 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<31>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:755 - Line 384 in 'IOPR24_ORG.ucf': Could not find net(s) 'LW_R'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - Line 394 in 'IOPR24_ORG.ucf': Could not find net(s) 'LRD'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.
ERROR:NgdBuild:756 - Line 395 in 'IOPR24_ORG.ucf': Could not find net(s) 'LWR'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.
ERROR:NgdBuild:756 - Line 396 in 'IOPR24_ORG.ucf': Could not find net(s) 'LW_R'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.
ERROR:NgdBuild:756 - Line 398 in 'IOPR24_ORG.ucf': Could not find net(s)
   'SYNCLK' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "IOPR24_ORG.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1777 - Inout <LAD<31:16>> is never used or assigned.
WARNING:Xst:1779 - Inout <LAD<15:0>> is used but is never assigned.
WARNING:Xst:646 - Signal <A<15:4>> is assigned but never used.
    Found 16-bit register for signal <A>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  16-bit register                  : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       2  out of   2352     0%  
 Number of Slice Flip Flops:             4  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
IOPR24_ORG.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "IOPR24_ORG.ucf" ...
ERROR:NgdBuild:756 - Line 3 in 'IOPR24_ORG.ucf': Could not find net(s) 'SYNCLK'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.
ERROR:NgdBuild:755 - Line 7 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<2>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<3>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<4>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<5>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<6>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<7>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<8>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<9>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<10>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<11>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<12>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<13>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<14>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<15>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<16>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<17>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<18>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<19>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<20>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<21>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 29 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<22>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 30 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<23>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 31 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<24>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 32 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<25>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 33 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<26>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 34 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<27>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 35 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<28>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 36 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<29>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 37 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<30>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 38 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<31>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 39 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<32>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 40 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<33>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 41 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<34>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 42 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<35>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 43 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<36>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 44 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<37>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 45 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<38>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 46 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<39>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 47 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<40>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 48 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<41>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 49 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<42>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 50 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<43>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 51 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<44>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 52 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<45>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 53 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<46>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 54 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<47>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 55 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<48>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 56 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<49>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 57 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<50>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 58 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<51>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 59 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<52>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 60 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<53>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 61 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<54>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 62 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<55>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 63 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<56>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 64 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<57>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 65 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<58>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 66 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<59>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 67 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<60>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 68 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<61>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 69 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<62>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 70 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<63>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 71 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<64>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 72 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<65>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 73 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<66>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 74 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<67>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 75 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<68>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 76 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<69>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 77 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<70>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 78 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<71>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 83 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<4>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 84 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<5>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 85 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<6>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 86 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<7>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 87 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<8>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 88 in 'IOPR24_ORG.ucf': Could not find net(s) 'LAD<9>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 89 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<10>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 90 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<11>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 91 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<12>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 92 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<13>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 93 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<14>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 94 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<15>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 95 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<16>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 96 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<17>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 97 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<18>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 98 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<19>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 99 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<20>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 100 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<21>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 101 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<22>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 102 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<23>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 103 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<24>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 104 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<25>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 105 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<26>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 106 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<27>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 107 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<28>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 108 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<29>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 109 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<30>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 110 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<31>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 120 in 'IOPR24_ORG.ucf': Could not find net(s) 'LRD'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 121 in 'IOPR24_ORG.ucf': Could not find net(s) 'LWR'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 123 in 'IOPR24_ORG.ucf': Could not find net(s)
   'SYNCLK' in the design.  To suppress this error specify the correct net name
   or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - Line 126 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 127 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 128 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<2>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 129 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<3>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 130 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<4>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 131 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<5>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 132 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<6>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 133 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<7>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 134 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<8>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 135 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<9>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 136 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<10>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 137 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<11>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 138 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<12>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 139 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<13>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 140 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<14>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 141 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<15>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 142 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<16>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 143 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<17>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 144 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<18>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 145 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<19>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 146 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<20>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 147 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<21>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 148 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<22>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 149 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<23>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 150 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<24>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 151 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<25>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 152 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<26>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 153 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<27>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 154 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<28>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 155 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<29>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 156 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<30>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 157 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<31>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 158 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<32>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 159 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<33>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 160 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<34>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 161 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<35>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 162 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<36>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 163 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<37>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 164 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<38>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 165 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<39>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 166 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<40>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 167 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<41>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 168 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<42>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 169 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<43>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 170 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<44>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 171 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<45>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 172 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<46>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 173 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<47>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 174 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<48>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 175 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<49>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 176 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<50>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 177 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<51>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 178 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<52>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 179 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<53>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 180 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<54>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 181 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<55>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 182 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<56>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 183 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<57>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 184 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<58>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 185 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<59>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 186 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<60>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 187 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<61>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 188 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<62>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 189 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<63>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 190 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<64>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 191 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<65>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 192 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<66>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 193 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<67>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 194 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<68>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 195 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<69>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 196 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<70>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 197 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<71>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 198 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<30>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 203 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<4>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 204 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<5>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 205 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<6>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 206 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<7>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 207 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<8>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 208 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<9>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 209 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<10>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 210 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<11>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 211 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<12>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 212 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<13>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 213 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<14>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 214 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<15>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 215 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<16>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 216 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<17>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 217 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<18>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 218 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<19>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 219 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<20>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 220 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<21>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 221 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<22>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 222 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<23>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 223 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<24>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 224 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<25>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 225 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<26>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 226 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<27>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 227 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<28>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 228 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<29>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 245 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<0>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 246 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<1>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 247 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<2>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 248 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<3>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 249 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<4>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 250 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<5>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 251 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<6>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 252 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<7>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 253 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<8>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 254 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<9>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 255 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<10>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 256 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<11>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 257 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<12>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 258 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<13>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 259 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<14>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 260 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<15>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 261 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<16>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 262 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<17>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 263 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<18>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 264 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<19>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 265 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<20>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 266 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<21>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 267 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<22>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 268 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<23>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 269 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<24>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 270 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<25>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 271 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<26>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 272 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<27>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 273 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<28>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 274 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<29>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 275 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<30>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 276 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<31>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 277 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<32>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 278 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<33>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 279 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<34>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 280 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<35>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 281 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<36>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 282 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<37>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 283 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<38>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 284 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<39>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 285 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<40>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 286 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<41>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 287 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<42>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 288 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<43>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 289 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<44>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 290 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<45>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 291 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<46>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 292 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<47>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 293 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<48>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 294 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<49>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 295 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<50>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 296 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<51>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 297 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<52>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 298 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<53>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 299 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<54>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 300 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<55>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 301 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<56>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 302 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<57>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 303 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<58>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 304 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<59>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 305 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<60>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 306 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<61>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 307 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<62>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 308 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<63>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 309 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<64>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 310 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<65>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 311 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<66>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 312 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<67>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 313 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<68>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 314 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<69>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 315 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<70>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 316 in 'IOPR24_ORG.ucf': Could not find net(s)
   'IOBits<71>' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 321 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<4>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 322 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<5>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 323 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<6>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 324 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<7>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 325 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<8>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 326 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<9>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 327 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<10>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 328 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<11>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 329 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<12>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 330 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<13>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 331 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<14>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 332 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<15>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 333 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<16>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 334 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<17>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 335 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<18>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 336 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<19>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 337 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<20>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 338 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<21>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 339 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<22>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 340 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<23>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 341 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<24>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 342 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<25>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 343 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<26>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 344 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<27>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 345 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<28>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 346 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<29>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 347 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<30>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 348 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<31>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 353 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<4>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 354 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<5>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 355 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<6>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 356 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<7>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 357 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<8>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 358 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<9>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 359 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<10>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 360 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<11>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 361 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<12>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 362 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<13>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 363 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<14>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 364 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<15>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 365 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<16>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 366 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<17>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 367 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<18>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 368 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<19>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 369 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<20>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 370 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<21>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 371 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<22>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 372 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<23>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 373 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<24>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 374 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<25>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 375 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<26>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 376 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<27>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 377 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<28>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 378 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<29>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 379 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<30>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 380 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<31>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:756 - Line 381 in 'IOPR24_ORG.ucf': Could not find net(s)
   'LAD<31>' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:NgdBuild:755 - Line 384 in 'IOPR24_ORG.ucf': Could not find net(s) 'LW_R'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:756 - Line 394 in 'IOPR24_ORG.ucf': Could not find net(s) 'LRD'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.
ERROR:NgdBuild:756 - Line 395 in 'IOPR24_ORG.ucf': Could not find net(s) 'LWR'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.
ERROR:NgdBuild:756 - Line 396 in 'IOPR24_ORG.ucf': Could not find net(s) 'LW_R'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.
ERROR:NgdBuild:756 - Line 398 in 'IOPR24_ORG.ucf': Could not find net(s)
   'SYNCLK' in the design.  To suppress this error specify the correct net name
   or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "IOPR24_ORG.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'CNCpins.ucf': Could not find net(s) 'LAD<8>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LAD<9>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'CNCpins.ucf': Could not find net(s) 'LAD<10>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'CNCpins.ucf': Could not find net(s) 'LAD<11>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'CNCpins.ucf': Could not find net(s) 'LAD<12>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'CNCpins.ucf': Could not find net(s) 'LAD<13>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'CNCpins.ucf': Could not find net(s) 'LAD<14>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'CNCpins.ucf': Could not find net(s) 'LAD<15>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'CNCpins.ucf': Could not find net(s) 'LAD<16>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'CNCpins.ucf': Could not find net(s) 'LAD<17>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'CNCpins.ucf': Could not find net(s) 'LAD<18>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'CNCpins.ucf': Could not find net(s) 'LAD<19>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'CNCpins.ucf': Could not find net(s) 'LAD<20>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'CNCpins.ucf': Could not find net(s) 'LAD<21>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'CNCpins.ucf': Could not find net(s) 'LAD<22>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'CNCpins.ucf': Could not find net(s) 'LAD<23>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'CNCpins.ucf': Could not find net(s) 'LAD<24>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'CNCpins.ucf': Could not find net(s) 'LAD<25>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'CNCpins.ucf': Could not find net(s) 'LAD<26>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 29 in 'CNCpins.ucf': Could not find net(s) 'LAD<27>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 30 in 'CNCpins.ucf': Could not find net(s) 'LAD<28>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 31 in 'CNCpins.ucf': Could not find net(s) 'LAD<29>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 32 in 'CNCpins.ucf': Could not find net(s) 'LAD<30>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 33 in 'CNCpins.ucf': Could not find net(s) 'LAD<31>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 43 in 'CNCpins.ucf': Could not find net(s) 'LRD' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 44 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 45 in 'CNCpins.ucf': Could not find net(s) 'SYNCLK' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'CNCpins.ucf': Could not find net(s) 'LAD<8>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LAD<9>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'CNCpins.ucf': Could not find net(s) 'LAD<10>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'CNCpins.ucf': Could not find net(s) 'LAD<11>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'CNCpins.ucf': Could not find net(s) 'LAD<12>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'CNCpins.ucf': Could not find net(s) 'LAD<13>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'CNCpins.ucf': Could not find net(s) 'LAD<14>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'CNCpins.ucf': Could not find net(s) 'LAD<15>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'CNCpins.ucf': Could not find net(s) 'LAD<16>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'CNCpins.ucf': Could not find net(s) 'LAD<17>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'CNCpins.ucf': Could not find net(s) 'LAD<18>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'CNCpins.ucf': Could not find net(s) 'LAD<19>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'CNCpins.ucf': Could not find net(s) 'LAD<20>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'CNCpins.ucf': Could not find net(s) 'LAD<21>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'CNCpins.ucf': Could not find net(s) 'LAD<22>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'CNCpins.ucf': Could not find net(s) 'LAD<23>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'CNCpins.ucf': Could not find net(s) 'LAD<24>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'CNCpins.ucf': Could not find net(s) 'LAD<25>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'CNCpins.ucf': Could not find net(s) 'LAD<26>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 29 in 'CNCpins.ucf': Could not find net(s) 'LAD<27>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 30 in 'CNCpins.ucf': Could not find net(s) 'LAD<28>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 31 in 'CNCpins.ucf': Could not find net(s) 'LAD<29>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 32 in 'CNCpins.ucf': Could not find net(s) 'LAD<30>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 33 in 'CNCpins.ucf': Could not find net(s) 'LAD<31>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'CNCpins.ucf': Could not find net(s) 'LAD<8>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LAD<9>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'CNCpins.ucf': Could not find net(s) 'LAD<10>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'CNCpins.ucf': Could not find net(s) 'LAD<11>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'CNCpins.ucf': Could not find net(s) 'LAD<12>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'CNCpins.ucf': Could not find net(s) 'LAD<13>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'CNCpins.ucf': Could not find net(s) 'LAD<14>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'CNCpins.ucf': Could not find net(s) 'LAD<15>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'CNCpins.ucf': Could not find net(s) 'LAD<16>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'CNCpins.ucf': Could not find net(s) 'LAD<17>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'CNCpins.ucf': Could not find net(s) 'LAD<18>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'CNCpins.ucf': Could not find net(s) 'LAD<19>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'CNCpins.ucf': Could not find net(s) 'LAD<20>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'CNCpins.ucf': Could not find net(s) 'LAD<21>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'CNCpins.ucf': Could not find net(s) 'LAD<22>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'CNCpins.ucf': Could not find net(s) 'LAD<23>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'CNCpins.ucf': Could not find net(s) 'LAD<24>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'CNCpins.ucf': Could not find net(s) 'LAD<25>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'CNCpins.ucf': Could not find net(s) 'LAD<26>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 29 in 'CNCpins.ucf': Could not find net(s) 'LAD<27>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 30 in 'CNCpins.ucf': Could not find net(s) 'LAD<28>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 31 in 'CNCpins.ucf': Could not find net(s) 'LAD<29>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 32 in 'CNCpins.ucf': Could not find net(s) 'LAD<30>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 33 in 'CNCpins.ucf': Could not find net(s) 'LAD<31>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1777 - Inout <LAD<31:4>> is never used or assigned.
WARNING:Xst:1779 - Inout <LAD<3:0>> is used but is never assigned.
WARNING:Xst:646 - Signal <A<15:4>> is assigned but never used.
    Found 16-bit register for signal <A>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  16-bit register                  : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       2  out of   2352     0%  
 Number of Slice Flip Flops:             4  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'CNCpins.ucf': Could not find net(s) 'LAD<8>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LAD<9>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'CNCpins.ucf': Could not find net(s) 'LAD<10>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'CNCpins.ucf': Could not find net(s) 'LAD<11>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'CNCpins.ucf': Could not find net(s) 'LAD<12>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'CNCpins.ucf': Could not find net(s) 'LAD<13>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'CNCpins.ucf': Could not find net(s) 'LAD<14>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'CNCpins.ucf': Could not find net(s) 'LAD<15>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'CNCpins.ucf': Could not find net(s) 'LAD<16>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'CNCpins.ucf': Could not find net(s) 'LAD<17>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 20 in 'CNCpins.ucf': Could not find net(s) 'LAD<18>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'CNCpins.ucf': Could not find net(s) 'LAD<19>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'CNCpins.ucf': Could not find net(s) 'LAD<20>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'CNCpins.ucf': Could not find net(s) 'LAD<21>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'CNCpins.ucf': Could not find net(s) 'LAD<22>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'CNCpins.ucf': Could not find net(s) 'LAD<23>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'CNCpins.ucf': Could not find net(s) 'LAD<24>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'CNCpins.ucf': Could not find net(s) 'LAD<25>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'CNCpins.ucf': Could not find net(s) 'LAD<26>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 29 in 'CNCpins.ucf': Could not find net(s) 'LAD<27>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 30 in 'CNCpins.ucf': Could not find net(s) 'LAD<28>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 31 in 'CNCpins.ucf': Could not find net(s) 'LAD<29>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 32 in 'CNCpins.ucf': Could not find net(s) 'LAD<30>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 33 in 'CNCpins.ucf': Could not find net(s) 'LAD<31>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
    Found 4-bit register for signal <A>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  4-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       2  out of   2352     0%  
 Number of Slice Flip Flops:             4  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                  9  out of    144     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:             9 out of    140    6%
      IOB Flip Flops:                               4
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  32
Additional JTAG gate count for IOBs:  480
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs             9 out of 140     6%
      Number of LOCed External IOBs    9 out of 9     100%


   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896a0) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:9921f3) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 13 unrouted;       REAL time: 0 secs 

Phase 2: 9 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |    4   |  0.008     |  0.440      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Mar 12 15:13:36 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
ERROR:HDLCompilers:28 - IOPR24.v line 144 'LWR' has not been declared
Module <IOPR24> compiled
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Found 4-bit register for signal <A>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  4-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       2  out of   2352     0%  
 Number of Slice Flip Flops:             4  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                  9  out of    144     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 13 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 13 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
    Found 4-bit register for signal <A>.
    Found 4-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 2  out of   4704     0%  
 Number of bonded IOBs:                 14  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  64
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   14 out of 14    100%


   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896af) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:9946dd) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 25 unrouted;       REAL time: 0 secs 

Phase 2: 17 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |    8   |  0.008     |  0.440      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Mar 12 15:28:20 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
ERROR:HDLCompilers:28 - IOPR24.v line 247 'pt_BRK_LO' has not been declared
Module <IOPR24> compiled
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
WARNING:HDLCompilers:192 - IOPR24.v line 145 Most significant bit operand in part-select of vector wire 'LAD' is out of range
Analyzing top module <IOPR24>.
ERROR:Xst:792 - IOPR24.v line 0: Index 7 is not in range of signal <LAD>.
 
 
Found 1 error(s). Aborting synthesis.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1777 - Inout <LAD<7:4>> is never used or assigned.
WARNING:Xst:1779 - Inout <LAD<3:0>> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <ST_ENB> is assigned but never used.
    Found 4-bit register for signal <A>.
    Found 4-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 2  out of   4704     0%  
 Number of bonded IOBs:                 14  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  64
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   14 out of 14    100%


   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896af) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:9946dd) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 25 unrouted;       REAL time: 0 secs 

Phase 2: 17 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |    8   |  0.008     |  0.440      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Mar 12 16:12:23 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1777 - Inout <LAD<7:4>> is never used or assigned.
WARNING:Xst:1779 - Inout <LAD<3:0>> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 4-bit register for signal <A>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 1
  1-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                  8  out of    144     5%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'LAD<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 3 in 'CNCpins.ucf': Could not find net(s) 'LAD<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'CNCpins.ucf': Could not find net(s) 'LAD<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'CNCpins.ucf': Could not find net(s) 'LAD<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LClk' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'LAD<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 3 in 'CNCpins.ucf': Could not find net(s) 'LAD<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'CNCpins.ucf': Could not find net(s) 'LAD<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'CNCpins.ucf': Could not find net(s) 'LAD<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LClk' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
WARNING:HDLCompilers:21 - IOPR24.v line 256 Zero width on based number ignored
WARNING:HDLCompilers:21 - IOPR24.v line 256 Zero width on based number ignored
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1777 - Inout <LAD<7:4>> is never used or assigned.
WARNING:Xst:1779 - Inout <LAD<3:0>> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 4-bit register for signal <A>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 1
  1-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                  8  out of    144     5%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'LAD<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 3 in 'CNCpins.ucf': Could not find net(s) 'LAD<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'CNCpins.ucf': Could not find net(s) 'LAD<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'CNCpins.ucf': Could not find net(s) 'LAD<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LClk' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
WARNING:HDLCompilers:21 - IOPR24.v line 258 Zero width on based number ignored
WARNING:HDLCompilers:21 - IOPR24.v line 258 Zero width on based number ignored
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 4-bit register for signal <A>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 1
  1-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                  8  out of    144     5%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'LAD<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 3 in 'CNCpins.ucf': Could not find net(s) 'LAD<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'CNCpins.ucf': Could not find net(s) 'LAD<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'CNCpins.ucf': Could not find net(s) 'LAD<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LClk' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting IOPR24_ORG.ucf.untf
deleting IOPR24.cmd_log
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting IOPR24_ORG.ucf.untf
deleting IOPR24.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting IOPR24_map.ncd
deleting IOPR24.ngm
deleting IOPR24.pcf
deleting IOPR24.nc1
deleting IOPR24.mrp
deleting IOPR24_map.mrp
deleting IOPR24.mdf
deleting __projnav/map.log
deleting IOPR24.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting IOPR24.twr
deleting IOPR24.twx
deleting IOPR24.tsi
deleting IOPR24.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting IOPR24.ncd
deleting IOPR24.par
deleting IOPR24.pad
deleting IOPR24_pad.txt
deleting IOPR24_pad.csv
deleting IOPR24.pad_txt
deleting IOPR24.dly
deleting reportgen.log
deleting IOPR24.xpi
ERROR: error deleting "IOPR24.xpi": permission denied
deleting IOPR24.grf
deleting IOPR24.itr
deleting IOPR24_last_par.ncd
deleting __projnav/par.log
deleting IOPR24.placed_ncd_tracker
deleting IOPR24.routed_ncd_tracker
deleting IOPR24.cmd_log
deleting __projnav/IOPR24_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting IOPR24.ut
deleting IOPR24.bgn
deleting IOPR24.rbt
deleting IOPR24.ll
deleting IOPR24.msk
deleting IOPR24.drc
deleting IOPR24.nky
deleting IOPR24.bit
deleting IOPR24.bin
deleting IOPR24.isc
deleting IOPR24.cmd_log
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting IOPR24_map.ncd
deleting IOPR24.ngm
deleting IOPR24.pcf
deleting IOPR24.nc1
deleting IOPR24.mrp
deleting IOPR24_map.mrp
deleting IOPR24.mdf
deleting __projnav/map.log
deleting IOPR24.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting IOPR24.twr
deleting IOPR24.twx
deleting IOPR24.tsi
deleting IOPR24.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting IOPR24.ncd
deleting IOPR24.par
deleting IOPR24.pad
deleting IOPR24_pad.txt
deleting IOPR24_pad.csv
deleting IOPR24.pad_txt
deleting IOPR24.dly
deleting reportgen.log
deleting IOPR24.xpi
ERROR: error deleting "IOPR24.xpi": permission denied
deleting IOPR24.grf
deleting IOPR24.itr
deleting IOPR24_last_par.ncd
deleting __projnav/par.log
deleting IOPR24.placed_ncd_tracker
deleting IOPR24.routed_ncd_tracker
deleting IOPR24.cmd_log
deleting __projnav/IOPR24_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting IOPR24.ut
deleting IOPR24.bgn
deleting IOPR24.rbt
deleting IOPR24.ll
deleting IOPR24.msk
deleting IOPR24.drc
deleting IOPR24.nky
deleting IOPR24.bit
deleting IOPR24.bin
deleting IOPR24.isc
deleting IOPR24.cmd_log
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting IOPR24_map.ncd
deleting IOPR24.ngm
deleting IOPR24.pcf
deleting IOPR24.nc1
deleting IOPR24.mrp
deleting IOPR24_map.mrp
deleting IOPR24.mdf
deleting __projnav/map.log
deleting IOPR24.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting IOPR24.twr
deleting IOPR24.twx
deleting IOPR24.tsi
deleting IOPR24.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting IOPR24.ncd
deleting IOPR24.par
deleting IOPR24.pad
deleting IOPR24_pad.txt
deleting IOPR24_pad.csv
deleting IOPR24.pad_txt
deleting IOPR24.dly
deleting reportgen.log
deleting IOPR24.xpi
ERROR: error deleting "IOPR24.xpi": permission denied
deleting IOPR24.grf
deleting IOPR24.itr
deleting IOPR24_last_par.ncd
deleting __projnav/par.log
deleting IOPR24.placed_ncd_tracker
deleting IOPR24.routed_ncd_tracker
deleting IOPR24.cmd_log
deleting __projnav/IOPR24_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting IOPR24.ut
deleting IOPR24.bgn
deleting IOPR24.rbt
deleting IOPR24.ll
deleting IOPR24.msk
deleting IOPR24.drc
deleting IOPR24.nky
deleting IOPR24.bit
deleting IOPR24.bin
deleting IOPR24.isc
deleting IOPR24.cmd_log
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting IOPR24.lso
deleting IOPR24.syr
deleting IOPR24.prj
deleting IOPR24.sprj
deleting IOPR24.ana
deleting IOPR24.stx
deleting IOPR24.cmd_log
deleting IOPR24.ngc
deleting IOPR24.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\my5i20\5i20cnc\cnc/_ngo
deleting IOPR24.ngd
deleting IOPR24_ngdbuild.nav
deleting IOPR24.bld
deleting CNCpins.ucf.untf
deleting IOPR24.cmd_log
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting IOPR24.prj
deleting IOPR24.prj
deleting __projnav/IOPR24.xst
deleting ./xst
deleting __projnav/cnc.gfl
deleting __projnav/cnc_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
WARNING:HDLCompilers:21 - IOPR24.v line 258 Zero width on based number ignored
WARNING:HDLCompilers:21 - IOPR24.v line 258 Zero width on based number ignored
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 4-bit register for signal <A>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 1
  1-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                  8  out of    144     5%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'LAD<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 3 in 'CNCpins.ucf': Could not find net(s) 'LAD<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'CNCpins.ucf': Could not find net(s) 'LAD<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'CNCpins.ucf': Could not find net(s) 'LAD<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LClk' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
WARNING:HDLCompilers:21 - IOPR24.v line 258 Zero width on based number ignored
WARNING:HDLCompilers:21 - IOPR24.v line 258 Zero width on based number ignored
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 8-bit register for signal <A>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  8-bit register                   : 1
  1-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                  8  out of    144     5%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'LAD<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 3 in 'CNCpins.ucf': Could not find net(s) 'LAD<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'CNCpins.ucf': Could not find net(s) 'LAD<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'CNCpins.ucf': Could not find net(s) 'LAD<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LClk' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 22 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
WARNING:HDLCompilers:21 - IOPR24.v line 258 Zero width on based number ignored
WARNING:HDLCompilers:21 - IOPR24.v line 258 Zero width on based number ignored
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 8-bit register for signal <A>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  8-bit register                   : 1
  1-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                  8  out of    144     5%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'LClk' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 3 in 'CNCpins.ucf': Could not find net(s) 'LAD<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'CNCpins.ucf': Could not find net(s) 'LAD<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'CNCpins.ucf': Could not find net(s) 'LAD<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1306 - Output <LEDS> is never assigned.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <ST_ENB> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...
Loading design module "F:\My5i20\5I20CNC\cnc/IOPR24.ngc"...
WARNING:NgdBuild:578 - Design contains no instances.

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'LClk' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 3 in 'CNCpins.ucf': Could not find net(s) 'LAD<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'CNCpins.ucf': Could not find net(s) 'LAD<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'CNCpins.ucf': Could not find net(s) 'LAD<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LEDS<0>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'CNCpins.ucf': Could not find net(s) 'LEDS<1>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'CNCpins.ucf': Could not find net(s) 'LEDS<2>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'CNCpins.ucf': Could not find net(s) 'LEDS<3>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'CNCpins.ucf': Could not find net(s) 'LEDS<4>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'CNCpins.ucf': Could not find net(s) 'LEDS<5>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'CNCpins.ucf': Could not find net(s) 'LEDS<6>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'CNCpins.ucf': Could not find net(s) 'LEDS<7>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1306 - Output <LEDS> is never assigned.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:1780 - Signal <sp_DIS_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A> is assigned but never used.
WARNING:Xst:1780 - Signal <sp_DIS_LO> is never used or assigned.
WARNING:Xst:646 - Signal <D> is assigned but never used.
WARNING:Xst:1780 - Signal <st_DIS_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_DIS_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_DIR_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <SP_BRK> is never used or assigned.
WARNING:Xst:1780 - Signal <ST_DIR> is never used or assigned.
WARNING:Xst:1780 - Signal <ST_DIS> is never used or assigned.
WARNING:Xst:1780 - Signal <SP_DIR> is never used or assigned.
WARNING:Xst:1780 - Signal <SP_DIS> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_DIR_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <st_DIR_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_ENB_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <ST_ENB> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_BRK_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_DIR_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <st_ENB_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_BRK_LO> is never used or assigned.
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...
Loading design module "F:\My5i20\5I20CNC\cnc/IOPR24.ngc"...
WARNING:NgdBuild:578 - Design contains no instances.

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'LClk' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 3 in 'CNCpins.ucf': Could not find net(s) 'LAD<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'CNCpins.ucf': Could not find net(s) 'LAD<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'CNCpins.ucf': Could not find net(s) 'LAD<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LEDS<0>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'CNCpins.ucf': Could not find net(s) 'LEDS<1>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 13 in 'CNCpins.ucf': Could not find net(s) 'LEDS<2>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 14 in 'CNCpins.ucf': Could not find net(s) 'LEDS<3>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 15 in 'CNCpins.ucf': Could not find net(s) 'LEDS<4>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 16 in 'CNCpins.ucf': Could not find net(s) 'LEDS<5>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 17 in 'CNCpins.ucf': Could not find net(s) 'LEDS<6>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 18 in 'CNCpins.ucf': Could not find net(s) 'LEDS<7>'
   in the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 19 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:1780 - Signal <sp_DIS_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_DIS_LO> is never used or assigned.
WARNING:Xst:646 - Signal <D> is assigned but never used.
WARNING:Xst:1780 - Signal <st_DIS_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_DIS_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_DIR_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <SP_BRK> is never used or assigned.
WARNING:Xst:1780 - Signal <ST_DIR> is never used or assigned.
WARNING:Xst:1780 - Signal <ST_DIS> is never used or assigned.
WARNING:Xst:1780 - Signal <SP_DIR> is never used or assigned.
WARNING:Xst:1780 - Signal <SP_DIS> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_DIR_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <st_DIR_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_ENB_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <ST_ENB> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_BRK_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_DIR_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <st_ENB_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_BRK_LO> is never used or assigned.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 19 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 19 in 'CNCpins.ucf': Could not find net(s) 'LWR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <A> is assigned but never used.
    Found 8-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <A> is assigned but never used.
    Found 8-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <A> is assigned but never used.
    Found 8-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <A> is assigned but never used.
    Found 8-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'ADS1' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <A> is assigned but never used.
    Found 8-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'cnc_io.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
    Found 4-bit register for signal <A>.
    Found 4-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 2  out of   4704     0%  
 Number of bonded IOBs:                 14  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  64
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   14 out of 14    100%


   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896af) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:9946dd) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 25 unrouted;       REAL time: 0 secs 

Phase 2: 17 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |    8   |  0.008     |  0.440      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Mar 12 16:38:42 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 8 in 'cnc_io.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'cnc_io.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'cnc_io.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'cnc_io.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1777 - Inout <LAD<7:4>> is never used or assigned.
WARNING:Xst:1779 - Inout <LAD<3:0>> is used but is never assigned.
    Found 4-bit register for signal <A>.
    Found 4-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 2  out of   4704     0%  
 Number of bonded IOBs:                 14  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 8 in 'cnc_io.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'cnc_io.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'cnc_io.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'cnc_io.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1777 - Inout <LAD<7:4>> is never used or assigned.
WARNING:Xst:1779 - Inout <LAD<3:0>> is used but is never assigned.
    Found 4-bit register for signal <A>.
    Found 4-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 2  out of   4704     0%  
 Number of bonded IOBs:                 14  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 8 in 'cnc_io.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'cnc_io.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'cnc_io.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'cnc_io.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'cnc_io.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'cnc_io.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'cnc_io.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'cnc_io.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'cnc_io.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'cnc_io.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'cnc_io.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A> is assigned but never used.
    Found 8-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
cnc_io.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "cnc_io.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'cnc_io.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "cnc_io.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <A> is assigned but never used.
    Found 8-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38504 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  64
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            17 out of 140    12%
      Number of LOCed External IOBs   17 out of 17    100%


   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896b8) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:998dc3) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 25 unrouted;       REAL time: 0 secs 

Phase 2: 17 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |    8   |  0.008     |  0.440      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Mar 12 16:48:08 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <A> is assigned but never used.
    Found 8-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  64
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            17 out of 140    12%
      Number of LOCed External IOBs   17 out of 17    100%


   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896b8) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:998dc3) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 25 unrouted;       REAL time: 0 secs 

Phase 2: 17 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |    8   |  0.008     |  0.440      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Mar 12 16:49:04 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <ST_ENB> is assigned but never used.
    Found 4-bit register for signal <A>.
    Found 8-bit register for signal <D>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  64
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            17 out of 140    12%
      Number of LOCed External IOBs   17 out of 17    100%


   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896b8) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:998dc3) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 25 unrouted;       REAL time: 0 secs 

Phase 2: 17 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |    8   |  0.008     |  0.440      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Mar 12 16:49:46 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
WARNING:HDLCompilers:21 - IOPR24.v line 146 Zero width on based number ignored
WARNING:HDLCompilers:21 - IOPR24.v line 146 Zero width on based number ignored
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 4-bit register for signal <A>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 1
  1-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                  8  out of    144     5%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 4 in 'test.ucf': Could not find net(s) 'LAD<0>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'test.ucf': Could not find net(s) 'LAD<1>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'test.ucf': Could not find net(s) 'LAD<2>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'test.ucf': Could not find net(s) 'LAD<3>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'test.ucf': Could not find net(s) 'LAD<4>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'test.ucf': Could not find net(s) 'LAD<5>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'test.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'test.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'test.ucf': Could not find net(s) 'LClk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <ST_ENB> is assigned but never used.
    Found 4-bit register for signal <A>.
    Found 8-bit register for signal <D>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  64
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            17 out of 140    12%
      Number of LOCed External IOBs   17 out of 17    100%


   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896b8) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:998dc3) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 25 unrouted;       REAL time: 0 secs 

Phase 2: 17 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |    8   |  0.008     |  0.440      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Mar 12 16:50:39 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 4-bit register for signal <A>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 1
  1-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of bonded IOBs:                  8  out of    144     5%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 4 in 'test.ucf': Could not find net(s) 'LAD<0>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'test.ucf': Could not find net(s) 'LAD<1>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'test.ucf': Could not find net(s) 'LAD<2>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'test.ucf': Could not find net(s) 'LAD<3>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'test.ucf': Could not find net(s) 'LAD<4>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'test.ucf': Could not find net(s) 'LAD<5>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'test.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'test.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'test.ucf': Could not find net(s) 'LClk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 4 in 'test.ucf': Could not find net(s) 'LAD<0>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'test.ucf': Could not find net(s) 'LAD<1>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'test.ucf': Could not find net(s) 'LAD<2>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'test.ucf': Could not find net(s) 'LAD<3>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'test.ucf': Could not find net(s) 'LAD<4>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'test.ucf': Could not find net(s) 'LAD<5>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'test.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'test.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'test.ucf': Could not find net(s) 'LClk' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'test.ucf': Could not find net(s) 'ST_DIS' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'test.ucf': Could not find net(s) 'IOBits' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'test.ucf': Could not find net(s) 'ST_ENB' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'test.ucf': Could not find net(s) 'SP_DIS' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'test.ucf': Could not find net(s) 'SP_DIR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'test.ucf': Could not find net(s) 'SP_BRK' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <ST_ENB> is assigned but never used.
    Found 4-bit register for signal <A>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  4-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       2  out of   2352     0%  
 Number of Slice Flip Flops:             4  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 8 in 'test.ucf': Could not find net(s) 'LAD<4>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'test.ucf': Could not find net(s) 'LAD<5>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'test.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'test.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'test.ucf': Could not find net(s) 'ST_DIS' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'test.ucf': Could not find net(s) 'IOBits' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'test.ucf': Could not find net(s) 'ST_ENB' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'test.ucf': Could not find net(s) 'SP_DIS' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'test.ucf': Could not find net(s) 'SP_DIR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'test.ucf': Could not find net(s) 'SP_BRK' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 8 in 'test.ucf': Could not find net(s) 'LAD<4>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'test.ucf': Could not find net(s) 'LAD<5>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'test.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'test.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'test.ucf': Could not find net(s) 'ST_DIS' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'test.ucf': Could not find net(s) 'IOBits' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'test.ucf': Could not find net(s) 'ST_ENB' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'test.ucf': Could not find net(s) 'SP_DIS' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'test.ucf': Could not find net(s) 'SP_DIR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'test.ucf': Could not find net(s) 'SP_BRK' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 8 in 'test.ucf': Could not find net(s) 'LAD<4>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'test.ucf': Could not find net(s) 'LAD<5>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'test.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'test.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 23 in 'test.ucf': Could not find net(s) 'ST_DIS' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 24 in 'test.ucf': Could not find net(s) 'ST_DIR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 25 in 'test.ucf': Could not find net(s) 'ST_ENB' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 26 in 'test.ucf': Could not find net(s) 'SP_DIS' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 27 in 'test.ucf': Could not find net(s) 'SP_DIR' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 28 in 'test.ucf': Could not find net(s) 'SP_BRK' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 8 in 'test.ucf': Could not find net(s) 'LAD<4>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'test.ucf': Could not find net(s) 'LAD<5>' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'test.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'test.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <ST_ENB> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <ST_ENB> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:646 - Signal <ST_ENB> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <sp_DIS_HI> is assigned but never used.
WARNING:Xst:646 - Signal <st_load_clk> is assigned but never used.
WARNING:Xst:646 - Signal <sp_DIS_LO> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
WARNING:Xst:646 - Signal <st_DIS_HI> is assigned but never used.
WARNING:Xst:646 - Signal <st_DIS_LO> is assigned but never used.
WARNING:Xst:646 - Signal <sp_DIR_HI> is assigned but never used.
WARNING:Xst:1780 - Signal <SP_BRK> is never used or assigned.
WARNING:Xst:1780 - Signal <ST_DIR> is never used or assigned.
WARNING:Xst:1780 - Signal <ST_DIS> is never used or assigned.
WARNING:Xst:1780 - Signal <SP_DIR> is never used or assigned.
WARNING:Xst:1780 - Signal <SP_DIS> is never used or assigned.
WARNING:Xst:646 - Signal <sp_DIR_LO> is assigned but never used.
WARNING:Xst:646 - Signal <st_DIR_HI> is assigned but never used.
WARNING:Xst:646 - Signal <st_ENB_HI> is assigned but never used.
WARNING:Xst:1780 - Signal <ST_ENB> is never used or assigned.
WARNING:Xst:646 - Signal <sp_BRK_HI> is assigned but never used.
WARNING:Xst:646 - Signal <st_DIR_LO> is assigned but never used.
WARNING:Xst:646 - Signal <st_ENB_LO> is assigned but never used.
WARNING:Xst:646 - Signal <sp_BRK_LO> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:1780 - Signal <sp_DIS_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_DIS_LO> is never used or assigned.
WARNING:Xst:646 - Signal <D> is assigned but never used.
WARNING:Xst:1780 - Signal <st_DIS_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_DIS_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_DIR_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <SP_BRK> is never used or assigned.
WARNING:Xst:1780 - Signal <ST_DIR> is never used or assigned.
WARNING:Xst:1780 - Signal <ST_DIS> is never used or assigned.
WARNING:Xst:1780 - Signal <SP_DIR> is never used or assigned.
WARNING:Xst:1780 - Signal <SP_DIS> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_DIR_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <st_DIR_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_ENB_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <ST_ENB> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_BRK_HI> is never used or assigned.
WARNING:Xst:1780 - Signal <st_DIR_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <st_ENB_LO> is never used or assigned.
WARNING:Xst:1780 - Signal <sp_BRK_LO> is never used or assigned.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:755 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc test.ucf
-p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:756 - Line 21 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.
ERROR:NgdBuild:755 - Line 22 in 'test.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
    Found 4-bit register for signal <A>.
    Found 4-bit register for signal <D>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  4-bit register                   : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 2  out of   4704     0%  
 Number of bonded IOBs:                 14  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  64
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   14 out of 14    100%


   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896af) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:9946dd) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 25 unrouted;       REAL time: 0 secs 

Phase 2: 17 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |    8   |  0.008     |  0.440      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 08:42:45 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <D> is assigned but never used.
    Found 8-bit register for signal <A>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  8-bit register                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <D<7:4>> is assigned but never used.
    Found 8-bit register for signal <A>.
    Found 8-bit register for signal <D>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  8-bit register                   : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <D_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 2  out of   4704     0%  
 Number of bonded IOBs:                 14  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <D<3:0>> is assigned but never used.
    Found 8-bit register for signal <A>.
    Found 8-bit register for signal <D>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  8-bit register                   : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_2> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_3> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 2  out of   4704     0%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:      0 out of      0    0%
    Number of Slices containing unrelated logic:         0 out of      0    0%
        *See NOTES below for an explanation of the effects of unrelated logic
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  64
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%


   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896bb) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:99befb) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 25 unrouted;       REAL time: 0 secs 

Phase 2: 17 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |    8   |  0.008     |  0.440      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 08:45:36 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
ERROR:HDLCompilers:26 - IOPR24.v line 106 expecting 'endmodule', found 'end'
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
ERROR:HDLCompilers:26 - IOPR24.v line 109 unexpected token: '&&'
ERROR:HDLCompilers:26 - IOPR24.v line 109 unexpected token: '('
ERROR:HDLCompilers:26 - IOPR24.v line 109 unexpected token: 'ST_DIS'
ERROR:HDLCompilers:26 - IOPR24.v line 109 expecting 'end', found '0'
Module <IOPR24> compiled
ERROR:HDLCompilers:26 - IOPR24.v line 109 expecting 'endmodule', found '('
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
ERROR:HDLCompilers:26 - IOPR24.v line 195 unexpected token: 'endmodule'
ERROR:HDLCompilers:26 - IOPR24.v line 196 expecting ';', found 'EOF'
Module <IOPR24> compiled
ERROR:HDLCompilers:26 - IOPR24.v line 196 expecting 'endmodule', found 'EOF'
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 32-bit comparator equal for signal <$n0004> created at line 100.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 2
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_25 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_24 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_23 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_17 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_16 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_15 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_14 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_13 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_12 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_11 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_10 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_9 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_8 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_20> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_21> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_22> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_23> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_24> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_25> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_2> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_3> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_2> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_3> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_14> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_16> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_17> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_18> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_19> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       1  out of   2352     0%  
 Number of Slice Flip Flops:             1  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                  8  out of    144     5%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.549ns (Maximum Frequency: 281.770MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 4 in 'CNCpins.ucf': Could not find net(s) 'LAD<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'CNCpins.ucf': Could not find net(s) 'LAD<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'CNCpins.ucf': Could not find net(s) 'LAD<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'CNCpins.ucf': Could not find net(s) 'LAD<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1779 - Inout <LAD> is used but is never assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 32-bit comparator equal for signal <$n0004> created at line 100.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 2
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_25 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_24 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_23 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_17 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_16 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_15 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_14 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_13 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_12 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_11 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_10 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_9 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_8 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_20> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_21> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_22> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_23> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_24> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_25> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_2> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_3> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_2> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_3> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_14> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_16> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_17> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_18> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_19> is unconnected in block <IOPR24>.

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 32-bit comparator equal for signal <$n0004> created at line 102.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 2
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_25 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_24 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_23 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_17 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_16 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_15 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_14 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_13 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_12 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_11 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_10 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_9 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_8 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_20> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_21> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_22> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_23> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_24> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_25> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_2> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_3> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_2> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_3> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_14> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_16> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_17> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_18> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_19> is unconnected in block <IOPR24>.

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <st_load_clk> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <st_ENB_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIS_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_DIR_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_HI> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp_BRK_LO> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
    Register <ST_DIR> equivalent to <ST_DIS> has been removed
    Register <ST_ENB> equivalent to <ST_DIS> has been removed
    Register <SP_DIS> equivalent to <ST_DIS> has been removed
    Register <SP_DIR> equivalent to <ST_DIS> has been removed
    Register <SP_BRK> equivalent to <ST_DIS> has been removed
    Found 32-bit comparator equal for signal <$n0004> created at line 102.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIS>.
    Summary:
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 2
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_25 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_24 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_23 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_17 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_16 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_15 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_14 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_13 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_12 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_11 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_10 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_9 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_8 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch  <ST_DIS> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_20> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_21> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_22> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_23> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_24> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_25> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_2> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_3> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_2> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_3> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_14> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_16> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_17> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_18> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_19> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       1  out of   2352     0%  
 Number of Slice Flip Flops:             1  out of   4704     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                  8  out of    144     5%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.549ns (Maximum Frequency: 281.770MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
ERROR:HDLCompilers:26 - IOPR24.v line 73 unexpected token: '2'
ERROR:HDLCompilers:26 - IOPR24.v line 73 expecting ';', found ':'
ERROR:HDLCompilers:26 - IOPR24.v line 73 unexpected token: '='
ERROR:HDLCompilers:26 - IOPR24.v line 73 expecting ':', found ';'
Module <IOPR24> compiled
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0004> created at line 125.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_25 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_24 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_23 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_17 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_16 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_15 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_14 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_13 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_12 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_11 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_10 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_9 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_8 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register cnt_val_24 equivalent to cnt_val_20 has been removed
Register cnt_val_23 equivalent to cnt_val_20 has been removed
Register cnt_val_22 equivalent to cnt_val_20 has been removed
Register cnt_val_25 equivalent to cnt_val_20 has been removed
Register cnt_val_21 equivalent to cnt_val_20 has been removed
Register cnt_val_11 equivalent to cnt_val_8 has been removed
Register cnt_val_9 equivalent to cnt_val_8 has been removed
Register cnt_val_10 equivalent to cnt_val_8 has been removed
Register cnt_val_20 equivalent to cnt_val_8 has been removed
Register cnt_val_12 equivalent to cnt_val_8 has been removed
Register cnt_val_19 equivalent to cnt_val_8 has been removed
Register cnt_val_18 equivalent to cnt_val_8 has been removed
Register cnt_val_17 equivalent to cnt_val_8 has been removed
Register cnt_val_16 equivalent to cnt_val_8 has been removed
Register cnt_val_15 equivalent to cnt_val_8 has been removed
Register cnt_val_13 equivalent to cnt_val_8 has been removed
Register cnt_val_14 equivalent to cnt_val_8 has been removed
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.
FlipFlop ST_DIS has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ST_ENB has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      64  out of   2352     2%  
 Number of Slice Flip Flops:            62  out of   4704     1%  
 Number of 4 input LUTs:                68  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 62    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.170ns (Maximum Frequency: 122.399MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0004> created at line 122.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_25 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_24 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_23 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_17 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_16 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_15 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_14 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_13 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_12 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_11 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_10 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_9 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_8 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register cnt_val_25 equivalent to cnt_val_20 has been removed
Register cnt_val_24 equivalent to cnt_val_20 has been removed
Register cnt_val_23 equivalent to cnt_val_20 has been removed
Register cnt_val_22 equivalent to cnt_val_20 has been removed
Register cnt_val_21 equivalent to cnt_val_20 has been removed
Register cnt_val_9 equivalent to cnt_val_8 has been removed
Register cnt_val_12 equivalent to cnt_val_8 has been removed
Register cnt_val_13 equivalent to cnt_val_8 has been removed
Register cnt_val_14 equivalent to cnt_val_8 has been removed
Register cnt_val_15 equivalent to cnt_val_8 has been removed
Register cnt_val_16 equivalent to cnt_val_8 has been removed
Register cnt_val_17 equivalent to cnt_val_8 has been removed
Register cnt_val_18 equivalent to cnt_val_8 has been removed
Register cnt_val_19 equivalent to cnt_val_8 has been removed
Register cnt_val_20 equivalent to cnt_val_8 has been removed
Register cnt_val_11 equivalent to cnt_val_8 has been removed
Register cnt_val_10 equivalent to cnt_val_8 has been removed
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.
FlipFlop ST_DIS has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ST_ENB has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      64  out of   2352     2%  
 Number of Slice Flip Flops:            62  out of   4704     1%  
 Number of 4 input LUTs:                68  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 62    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.170ns (Maximum Frequency: 122.399MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        48 out of  4,704    1%
  Number of 4 input LUTs:            34 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          44 out of  2,352    1%
    Number of Slices containing only related logic:     44 out of     44  100%
    Number of Slices containing unrelated logic:         0 out of     44    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           67 out of  4,704    1%
      Number used as logic:                        34
      Number used as a route-thru:                 33
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  934
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  64 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                   44 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98977b) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a6b3f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 298 unrouted;       REAL time: 0 secs 

Phase 2: 256 unrouted;       REAL time: 0 secs 

Phase 3: 42 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   42   |  0.134     |  0.566      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 09:51:03 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0004> created at line 122.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_25 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_24 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_23 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_17 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_16 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_15 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_14 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_13 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_12 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_11 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_10 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_9 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_8 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register cnt_val_25 equivalent to cnt_val_19 has been removed
Register cnt_val_24 equivalent to cnt_val_19 has been removed
Register cnt_val_23 equivalent to cnt_val_19 has been removed
Register cnt_val_22 equivalent to cnt_val_19 has been removed
Register cnt_val_21 equivalent to cnt_val_19 has been removed
Register cnt_val_20 equivalent to cnt_val_19 has been removed
Register cnt_val_9 equivalent to cnt_val_8 has been removed
Register cnt_val_13 equivalent to cnt_val_8 has been removed
Register cnt_val_14 equivalent to cnt_val_8 has been removed
Register cnt_val_15 equivalent to cnt_val_8 has been removed
Register cnt_val_16 equivalent to cnt_val_8 has been removed
Register cnt_val_17 equivalent to cnt_val_8 has been removed
Register cnt_val_18 equivalent to cnt_val_8 has been removed
Register cnt_val_19 equivalent to cnt_val_8 has been removed
Register cnt_val_12 equivalent to cnt_val_8 has been removed
Register cnt_val_11 equivalent to cnt_val_8 has been removed
Register cnt_val_10 equivalent to cnt_val_8 has been removed
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      63  out of   2352     2%  
 Number of Slice Flip Flops:            60  out of   4704     1%  
 Number of 4 input LUTs:                74  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.170ns (Maximum Frequency: 122.399MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.903ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        52 out of  4,704    1%
  Number of 4 input LUTs:            34 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          48 out of  2,352    2%
    Number of Slices containing only related logic:     48 out of     48  100%
    Number of Slices containing unrelated logic:         0 out of     48    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           67 out of  4,704    1%
      Number used as logic:                        34
      Number used as a route-thru:                 33
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  918
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  64 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                   48 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989793) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a6b3f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 298 unrouted;       REAL time: 0 secs 

Phase 2: 258 unrouted;       REAL time: 0 secs 

Phase 3: 45 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   40   |  0.128     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:06:01 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0005> created at line 122.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_25 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_24 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_23 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_17 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_16 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_15 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_14 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_13 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_12 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_11 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_10 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_9 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_8 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register cnt_val_24 equivalent to cnt_val_19 has been removed
Register cnt_val_23 equivalent to cnt_val_19 has been removed
Register cnt_val_22 equivalent to cnt_val_19 has been removed
Register cnt_val_21 equivalent to cnt_val_19 has been removed
Register cnt_val_20 equivalent to cnt_val_19 has been removed
Register cnt_val_25 equivalent to cnt_val_19 has been removed
Register cnt_val_9 equivalent to cnt_val_8 has been removed
Register cnt_val_19 equivalent to cnt_val_8 has been removed
Register cnt_val_18 equivalent to cnt_val_8 has been removed
Register cnt_val_17 equivalent to cnt_val_8 has been removed
Register cnt_val_16 equivalent to cnt_val_8 has been removed
Register cnt_val_15 equivalent to cnt_val_8 has been removed
Register cnt_val_10 equivalent to cnt_val_8 has been removed
Register cnt_val_11 equivalent to cnt_val_8 has been removed
Register cnt_val_12 equivalent to cnt_val_8 has been removed
Register cnt_val_13 equivalent to cnt_val_8 has been removed
Register cnt_val_14 equivalent to cnt_val_8 has been removed
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      65  out of   2352     2%  
 Number of Slice Flip Flops:            60  out of   4704     1%  
 Number of 4 input LUTs:                85  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.903ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        52 out of  4,704    1%
  Number of 4 input LUTs:            45 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          58 out of  2,352    2%
    Number of Slices containing only related logic:     58 out of     58  100%
    Number of Slices containing unrelated logic:         0 out of     58    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           77 out of  4,704    1%
      Number used as logic:                        45
      Number used as a route-thru:                 32
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  984
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                   58 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897cf) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a74ea) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 342 unrouted;       REAL time: 0 secs 

Phase 2: 301 unrouted;       REAL time: 0 secs 

Phase 3: 66 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   41   |  0.128     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:15:23 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0005> created at line 122.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_23 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_17 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_16 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_15 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_14 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_13 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_12 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_11 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_10 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_9 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_8 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_24> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_25> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register cnt_val_22 equivalent to cnt_val_17 has been removed
Register cnt_val_21 equivalent to cnt_val_17 has been removed
Register cnt_val_20 equivalent to cnt_val_17 has been removed
Register cnt_val_19 equivalent to cnt_val_17 has been removed
Register cnt_val_18 equivalent to cnt_val_17 has been removed
Register cnt_val_23 equivalent to cnt_val_17 has been removed
Register cnt_val_17 equivalent to cnt_val_8 has been removed
Register cnt_val_16 equivalent to cnt_val_8 has been removed
Register cnt_val_15 equivalent to cnt_val_8 has been removed
Register cnt_val_14 equivalent to cnt_val_8 has been removed
Register cnt_val_13 equivalent to cnt_val_8 has been removed
Register cnt_val_9 equivalent to cnt_val_8 has been removed
Register cnt_val_10 equivalent to cnt_val_8 has been removed
Register cnt_val_11 equivalent to cnt_val_8 has been removed
Register cnt_val_12 equivalent to cnt_val_8 has been removed
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      65  out of   2352     2%  
 Number of Slice Flip Flops:            60  out of   4704     1%  
 Number of 4 input LUTs:                85  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.903ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        52 out of  4,704    1%
  Number of 4 input LUTs:            45 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          58 out of  2,352    2%
    Number of Slices containing only related logic:     58 out of     58  100%
    Number of Slices containing unrelated logic:         0 out of     58    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           77 out of  4,704    1%
      Number used as logic:                        45
      Number used as a route-thru:                 32
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  984
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  64 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                   58 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897cf) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a749f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 341 unrouted;       REAL time: 0 secs 

Phase 2: 300 unrouted;       REAL time: 0 secs 

Phase 3: 65 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   41   |  0.128     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:17:50 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <cnt_val> in unit <IOPR24> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <D> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 8
  8-bit register                   : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      48  out of   2352     2%  
 Number of Slice Flip Flops:            43  out of   4704     0%  
 Number of 4 input LUTs:                69  out of   4704     1%  
 Number of bonded IOBs:                 13  out of    144     9%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 43    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.071ns (Maximum Frequency: 90.326MHz)
   Minimum input arrival time before clock: 4.686ns
   Maximum output required time after clock: 8.777ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 1 in 'CNCpins.ucf': Could not find net(s) 'LWR' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'CNCpins.ucf': Could not find net(s) 'LAD<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'CNCpins.ucf': Could not find net(s) 'LAD<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'CNCpins.ucf': Could not find net(s) 'LAD<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0005> created at line 122.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_23 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_17 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_16 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_24> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_25> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register cnt_val_22 equivalent to cnt_val_16 has been removed
Register cnt_val_21 equivalent to cnt_val_16 has been removed
Register cnt_val_20 equivalent to cnt_val_16 has been removed
Register cnt_val_19 equivalent to cnt_val_16 has been removed
Register cnt_val_18 equivalent to cnt_val_16 has been removed
Register cnt_val_17 equivalent to cnt_val_16 has been removed
Register cnt_val_23 equivalent to cnt_val_16 has been removed
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      65  out of   2352     2%  
 Number of Slice Flip Flops:            60  out of   4704     1%  
 Number of 4 input LUTs:                85  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.903ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        52 out of  4,704    1%
  Number of 4 input LUTs:            45 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          58 out of  2,352    2%
    Number of Slices containing only related logic:     58 out of     58  100%
    Number of Slices containing unrelated logic:         0 out of     58    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           77 out of  4,704    1%
      Number used as logic:                        45
      Number used as a route-thru:                 32
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  984
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                   58 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897cf) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a6f59) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 337 unrouted;       REAL time: 0 secs 

Phase 2: 296 unrouted;       REAL time: 0 secs 

Phase 3: 61 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   41   |  0.128     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:21:46 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0005> created at line 122.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_23 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_17 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_16 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_15 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_14 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_13 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_12 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_24> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_25> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register cnt_val_22 equivalent to cnt_val_14 has been removed
Register cnt_val_21 equivalent to cnt_val_14 has been removed
Register cnt_val_20 equivalent to cnt_val_14 has been removed
Register cnt_val_19 equivalent to cnt_val_14 has been removed
Register cnt_val_18 equivalent to cnt_val_14 has been removed
Register cnt_val_17 equivalent to cnt_val_14 has been removed
Register cnt_val_16 equivalent to cnt_val_14 has been removed
Register cnt_val_15 equivalent to cnt_val_14 has been removed
Register cnt_val_23 equivalent to cnt_val_14 has been removed
Register cnt_val_14 equivalent to cnt_val_13 has been removed
Register cnt_val_13 equivalent to cnt_val_12 has been removed
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      65  out of   2352     2%  
 Number of Slice Flip Flops:            60  out of   4704     1%  
 Number of 4 input LUTs:                85  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.903ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        52 out of  4,704    1%
  Number of 4 input LUTs:            45 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          58 out of  2,352    2%
    Number of Slices containing only related logic:     58 out of     58  100%
    Number of Slices containing unrelated logic:         0 out of     58    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           77 out of  4,704    1%
      Number used as logic:                        45
      Number used as a route-thru:                 32
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  984
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                   58 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897cf) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a7661) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 339 unrouted;       REAL time: 0 secs 

Phase 2: 298 unrouted;       REAL time: 0 secs 

Phase 3: 67 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   41   |  0.128     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:22:10 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0005> created at line 122.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  32-bit register                  : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_24> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_25> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      65  out of   2352     2%  
 Number of Slice Flip Flops:            59  out of   4704     1%  
 Number of 4 input LUTs:                85  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 59    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.903ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        51 out of  4,704    1%
  Number of 4 input LUTs:            45 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          57 out of  2,352    2%
    Number of Slices containing only related logic:     57 out of     57  100%
    Number of Slices containing unrelated logic:         0 out of     57    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           77 out of  4,704    1%
      Number used as logic:                        45
      Number used as a route-thru:                 32
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  976
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                   57 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897c9) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a7ee0) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 331 unrouted;       REAL time: 0 secs 

Phase 2: 291 unrouted;       REAL time: 0 secs 

Phase 3: 63 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   40   |  0.126     |  0.558      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:25:18 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0005> created at line 133.
    Found 8-bit register for signal <A>.
    Found 4-bit register for signal <Areg>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 11
  8-bit register                   : 2
  4-bit register                   : 1
  32-bit register                  : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1651 - Address input of ROM <Mrom_cmds> in block <IOPR24> is tied to register <Areg> in block <IOPR24>.
INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block RAM.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_24> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_25> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      63  out of   2352     2%  
 Number of Slice Flip Flops:            59  out of   4704     1%  
 Number of 4 input LUTs:                72  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of BRAMs:                        1  out of      7    14%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 7.104ns
   Maximum output required time after clock: 8.903ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:        51 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          50 out of  2,352    2%
    Number of Slices containing only related logic:     50 out of     50  100%
    Number of Slices containing unrelated logic:         0 out of     50    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           64 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                 32
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of Block RAMs:              1 out of     14    7%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  17,282
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of BLOCKRAMs                 1 out of 14      7%
   Number of SLICEs                   50 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897d6) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:9afbae) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 305 unrouted;       REAL time: 0 secs 

Phase 2: 243 unrouted;       REAL time: 6 secs 

Phase 3: 41 unrouted;       REAL time: 6 secs 

Phase 4: 0 unrouted;       REAL time: 6 secs 

Total REAL time to Router completion: 6 secs 
Total CPU time to Router completion: 5 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   41   |  0.349     |  0.562      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:34:01 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0005> created at line 133.
    Found 8-bit register for signal <A>.
    Found 4-bit register for signal <Areg>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 11
  8-bit register                   : 2
  4-bit register                   : 1
  32-bit register                  : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1651 - Address input of ROM <Mrom_cmds> in block <IOPR24> is tied to register <Areg> in block <IOPR24>.
INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block RAM.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_24> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_25> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      63  out of   2352     2%  
 Number of Slice Flip Flops:            59  out of   4704     1%  
 Number of 4 input LUTs:                72  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of BRAMs:                        1  out of      7    14%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 7.104ns
   Maximum output required time after clock: 8.903ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:        51 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          50 out of  2,352    2%
    Number of Slices containing only related logic:     50 out of     50  100%
    Number of Slices containing unrelated logic:         0 out of     50    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           64 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                 32
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of Block RAMs:              1 out of     14    7%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  17,282
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of BLOCKRAMs                 1 out of 14      7%
   Number of SLICEs                   50 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897d6) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:9afbae) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 305 unrouted;       REAL time: 0 secs 

Phase 2: 243 unrouted;       REAL time: 5 secs 

Phase 3: 41 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 6 secs 

Total REAL time to Router completion: 6 secs 
Total CPU time to Router completion: 5 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   41   |  0.349     |  0.562      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:36:13 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0006> created at line 140.
    Found 8-bit register for signal <A>.
    Found 4-bit register for signal <Areg>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 3-bit shift register for signal <ld<2>>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Shift register(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 11
  8-bit register                   : 2
  4-bit register                   : 1
  32-bit register                  : 1
  1-bit register                   : 7
# Counters                         : 1
  32-bit up counter                : 1
# Shift Registers                  : 1
  3-bit shift register             : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1651 - Address input of ROM <Mrom_cmds> in block <IOPR24> is tied to register <Areg> in block <IOPR24>.
INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block RAM.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_24> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_25> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      63  out of   2352     2%  
 Number of Slice Flip Flops:            60  out of   4704     1%  
 Number of 4 input LUTs:                73  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of BRAMs:                        1  out of      7    14%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 62    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 7.104ns
   Maximum output required time after clock: 8.903ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:        52 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          51 out of  2,352    2%
    Number of Slices containing only related logic:     51 out of     51  100%
    Number of Slices containing unrelated logic:         0 out of     51    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           65 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                 32
      Number used as Shift registers:               1
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of Block RAMs:              1 out of     14    7%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  17,418
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  64 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of BLOCKRAMs                 1 out of 14      7%
   Number of SLICEs                   51 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897dd) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:9ad1c9) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 311 unrouted;       REAL time: 0 secs 

Phase 2: 245 unrouted;       REAL time: 6 secs 

Phase 3: 43 unrouted;       REAL time: 6 secs 

Phase 4: 0 unrouted;       REAL time: 6 secs 

Total REAL time to Router completion: 6 secs 
Total CPU time to Router completion: 5 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   42   |  0.339     |  0.552      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:41:21 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:13>> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0006> created at line 140.
    Found 8-bit register for signal <A>.
    Found 4-bit register for signal <Areg>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 3-bit shift register for signal <ld<2>>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  58 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Shift register(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  4-bit register                   : 1
  32-bit register                  : 1
  1-bit register                   : 6
# Counters                         : 1
  32-bit up counter                : 1
# Shift Registers                  : 1
  3-bit shift register             : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1651 - Address input of ROM <Mrom_cmds> in block <IOPR24> is tied to register <Areg> in block <IOPR24>.
INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block RAM.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_24> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_25> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      62  out of   2352     2%  
 Number of Slice Flip Flops:            59  out of   4704     1%  
 Number of 4 input LUTs:                73  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of BRAMs:                        1  out of      7    14%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 61    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 7.104ns
   Maximum output required time after clock: 9.245ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    5
Logic Utilization:
  Number of Slice Flip Flops:        51 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          50 out of  2,352    2%
    Number of Slices containing only related logic:     50 out of     50  100%
    Number of Slices containing unrelated logic:         0 out of     50    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           65 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                 32
      Number used as Shift registers:               1
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of Block RAMs:              1 out of     14    7%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  17,410
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  64 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of BLOCKRAMs                 1 out of 14      7%
   Number of SLICEs                   50 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897d6) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:9acf26) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 308 unrouted;       REAL time: 0 secs 

Phase 2: 243 unrouted;       REAL time: 5 secs 

Phase 3: 40 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   41   |  0.347     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:43:09 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
ERROR:HDLCompilers:28 - IOPR24.v line 75 'ld' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 75 'ld' has not been declared
ERROR:HDLCompilers:28 - IOPR24.v line 254 'ld' has not been declared
Module <IOPR24> compiled
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
ERROR:HDLCompilers:28 - IOPR24.v line 241 'ld' has not been declared
Module <IOPR24> compiled
Analysis of file <IOPR24.prj> failed.
--> 

Total memory usage is 47504 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0005> created at line 154.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  1-bit register                   : 7
  32-bit register                  : 1
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_24> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_25> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      64  out of   2352     2%  
 Number of Slice Flip Flops:            59  out of   4704     1%  
 Number of 4 input LUTs:                84  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 59    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 9.245ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        51 out of  4,704    1%
  Number of 4 input LUTs:            44 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          56 out of  2,352    2%
    Number of Slices containing only related logic:     56 out of     56  100%
    Number of Slices containing unrelated logic:         0 out of     56    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           76 out of  4,704    1%
      Number used as logic:                        44
      Number used as a route-thru:                 32
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  970
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  64 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                   56 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897c3) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a6fef) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 327 unrouted;       REAL time: 0 secs 

Phase 2: 287 unrouted;       REAL time: 0 secs 

Phase 3: 60 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   40   |  0.126     |  0.558      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:53:42 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 32-bit comparator equal for signal <$n0004> created at line 154.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  1-bit register                   : 7
  32-bit register                  : 1
# Counters                         : 1
  32-bit up counter                : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_24> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_25> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      64  out of   2352     2%  
 Number of Slice Flip Flops:            59  out of   4704     1%  
 Number of 4 input LUTs:                83  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 59    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 9.245ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        51 out of  4,704    1%
  Number of 4 input LUTs:            43 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          56 out of  2,352    2%
    Number of Slices containing only related logic:     56 out of     56  100%
    Number of Slices containing unrelated logic:         0 out of     56    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           74 out of  4,704    1%
      Number used as logic:                        43
      Number used as a route-thru:                 31
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  964
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                   56 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897c3) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a689c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 305 unrouted;       REAL time: 0 secs 

Phase 2: 266 unrouted;       REAL time: 0 secs 

Phase 3: 43 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   39   |  0.126     |  0.558      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 10:57:47 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 24-bit comparator equal for signal <$n0004> created at line 154.
    Found 8-bit register for signal <A>.
    Found 24-bit up counter for signal <cnt>.
    Found 24-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  47 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 10
  8-bit register                   : 2
  1-bit register                   : 7
  24-bit register                  : 1
# Counters                         : 1
  24-bit up counter                : 1
# Comparators                      : 1
  24-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      53  out of   2352     2%  
 Number of Slice Flip Flops:            51  out of   4704     1%  
 Number of 4 input LUTs:                68  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 51    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.120ns (Maximum Frequency: 140.449MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 9.245ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        43 out of  4,704    1%
  Number of 4 input LUTs:            36 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          47 out of  2,352    1%
    Number of Slices containing only related logic:     47 out of     47  100%
    Number of Slices containing unrelated logic:         0 out of     47    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           59 out of  4,704    1%
      Number used as logic:                        36
      Number used as a route-thru:                 23
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  798
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  64 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                   47 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897b1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a402e) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 259 unrouted;       REAL time: 0 secs 

Phase 2: 226 unrouted;       REAL time: 0 secs 

Phase 3: 69 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   33   |  0.126     |  0.558      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 11:00:48 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 24-bit comparator equal for signal <$n0004> created at line 154.
    Found 8-bit register for signal <A>.
    Found 24-bit up counter for signal <cnt>.
    Found 24-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 7
  8-bit register                   : 2
  1-bit register                   : 4
  24-bit register                  : 1
# Counters                         : 1
  24-bit up counter                : 1
# Comparators                      : 1
  24-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_2> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_3> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_14> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <cnt_val_15> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      12  out of   2352     0%  
 Number of Slice Flip Flops:            21  out of   4704     0%  
 Number of 4 input LUTs:                12  out of   4704     0%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.826ns (Maximum Frequency: 261.370MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.372ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        13 out of  4,704    1%
  Number of 4 input LUTs:             2 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                           7 out of  2,352    1%
    Number of Slices containing only related logic:      7 out of      7  100%
    Number of Slices containing unrelated logic:         0 out of      7    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:         2 out of  4,704    1%
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  180
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                    7 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896eb) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99beb0) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 60 unrouted;       REAL time: 0 secs 

Phase 2: 45 unrouted;       REAL time: 0 secs 

Phase 3: 7 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   15   |  0.130     |  0.562      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 11:07:07 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 24-bit comparator equal for signal <$n0004> created at line 154.
    Found 8-bit register for signal <A>.
    Found 24-bit up counter for signal <cnt>.
    Found 24-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 7
  8-bit register                   : 2
  1-bit register                   : 4
  24-bit register                  : 1
# Counters                         : 1
  24-bit up counter                : 1
# Comparators                      : 1
  24-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             8  out of   4704     0%  
 Number of 4 input LUTs:                 9  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.372ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 2 in 'CNCpins.ucf': Could not find net(s) 'ADS' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 24-bit comparator equal for signal <$n0004> created at line 154.
    Found 8-bit register for signal <A>.
    Found 24-bit up counter for signal <cnt>.
    Found 24-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 8
  8-bit register                   : 2
  1-bit register                   : 5
  24-bit register                  : 1
# Counters                         : 1
  24-bit up counter                : 1
# Comparators                      : 1
  24-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       8  out of   2352     0%  
 Number of Slice Flip Flops:            12  out of   4704     0%  
 Number of 4 input LUTs:                12  out of   4704     0%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.761ns (Maximum Frequency: 210.040MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 8.372ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...
ERROR:NgdBuild:755 - Line 11 in 'CNCpins.ucf': Could not find net(s) 'LAD<7>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "CNCpins.ucf".

Writing NGDBUILD log file "IOPR24.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 24-bit comparator equal for signal <$n0004> created at line 154.
    Found 8-bit register for signal <A>.
    Found 24-bit up counter for signal <cnt>.
    Found 24-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <ST_CLK>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 8
  8-bit register                   : 2
  1-bit register                   : 5
  24-bit register                  : 1
# Counters                         : 1
  24-bit up counter                : 1
# Comparators                      : 1
  24-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <D_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       8  out of   2352     0%  
 Number of Slice Flip Flops:            12  out of   4704     0%  
 Number of 4 input LUTs:                12  out of   4704     0%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.761ns (Maximum Frequency: 210.040MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 8.372ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39528 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    4
Logic Utilization:
  Number of Slice Flip Flops:         4 out of  4,704    1%
  Number of 4 input LUTs:             2 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                           4 out of  2,352    1%
    Number of Slices containing only related logic:      4 out of      4  100%
    Number of Slices containing unrelated logic:         0 out of      4    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:         2 out of  4,704    1%
   Number of bonded IOBs:            18 out of    140   12%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  108
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 140    12%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                    4 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896df) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99c7c5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 43 unrouted;       REAL time: 0 secs 

Phase 2: 32 unrouted;       REAL time: 0 secs 

Phase 3: 3 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   11   |  0.116     |  0.548      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 11:12:53 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 1-bit register for signal <ST_CLK>.
    Found 24-bit comparator equal for signal <$n0004> created at line 152.
    Found 8-bit register for signal <A>.
    Found 24-bit up counter for signal <cnt>.
    Found 24-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <SP_BRK>.
    Found 1-bit register for signal <SP_DIR>.
    Found 1-bit register for signal <SP_DIS>.
    Found 1-bit register for signal <ST_DIR>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 11
  8-bit register                   : 2
  1-bit register                   : 8
  24-bit register                  : 1
# Counters                         : 1
  24-bit up counter                : 1
# Comparators                      : 1
  24-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      54  out of   2352     2%  
 Number of Slice Flip Flops:            52  out of   4704     1%  
 Number of 4 input LUTs:                70  out of   4704     1%  
 Number of bonded IOBs:                 19  out of    144    13%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 52    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.120ns (Maximum Frequency: 140.449MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.777ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        44 out of  4,704    1%
  Number of 4 input LUTs:            38 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          49 out of  2,352    2%
    Number of Slices containing only related logic:     49 out of     49  100%
    Number of Slices containing unrelated logic:         0 out of     49    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           61 out of  4,704    1%
      Number used as logic:                        38
      Number used as a route-thru:                 23
   Number of bonded IOBs:            19 out of    140   13%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  818
Additional JTAG gate count for IOBs:  960
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            19 out of 140    13%
      Number of LOCed External IOBs   19 out of 19    100%

   Number of SLICEs                   49 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897c3) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a431c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 270 unrouted;       REAL time: 0 secs 

Phase 2: 236 unrouted;       REAL time: 0 secs 

Phase 3: 56 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   34   |  0.130     |  0.562      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 12:49:24 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 1-bit register for signal <ST_CLK>.
    Found 24-bit comparator equal for signal <$n0004> created at line 152.
    Found 8-bit register for signal <A>.
    Found 24-bit up counter for signal <cnt>.
    Found 24-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 7
  8-bit register                   : 2
  1-bit register                   : 4
  24-bit register                  : 1
# Counters                         : 1
  24-bit up counter                : 1
# Comparators                      : 1
  24-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      49  out of   2352     2%  
 Number of Slice Flip Flops:            48  out of   4704     1%  
 Number of 4 input LUTs:                64  out of   4704     1%  
 Number of bonded IOBs:                 19  out of    144    13%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.120ns (Maximum Frequency: 140.449MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.543ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        40 out of  4,704    1%
  Number of 4 input LUTs:            30 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          41 out of  2,352    1%
    Number of Slices containing only related logic:     41 out of     41  100%
    Number of Slices containing unrelated logic:         0 out of     41    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           53 out of  4,704    1%
      Number used as logic:                        30
      Number used as a route-thru:                 23
   Number of bonded IOBs:            19 out of    140   13%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  738
Additional JTAG gate count for IOBs:  960
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            19 out of 140    13%
      Number of LOCed External IOBs   19 out of 19    100%

   Number of SLICEs                   41 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989793) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a48f8) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 228 unrouted;       REAL time: 0 secs 

Phase 2: 198 unrouted;       REAL time: 0 secs 

Phase 3: 48 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   30   |  0.128     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 14:15:25 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 1-bit register for signal <ST_CLK>.
    Found 24-bit comparator equal for signal <$n0004> created at line 152.
    Found 8-bit register for signal <A>.
    Found 24-bit up counter for signal <cnt>.
    Found 24-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 7
  8-bit register                   : 2
  1-bit register                   : 4
  24-bit register                  : 1
# Counters                         : 1
  24-bit up counter                : 1
# Comparators                      : 1
  24-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_6> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_8> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_9> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_10> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_11> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_12> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_13> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      49  out of   2352     2%  
 Number of Slice Flip Flops:            48  out of   4704     1%  
 Number of 4 input LUTs:                64  out of   4704     1%  
 Number of bonded IOBs:                 19  out of    144    13%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.120ns (Maximum Frequency: 140.449MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.543ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        40 out of  4,704    1%
  Number of 4 input LUTs:            30 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          41 out of  2,352    1%
    Number of Slices containing only related logic:     41 out of     41  100%
    Number of Slices containing unrelated logic:         0 out of     41    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           53 out of  4,704    1%
      Number used as logic:                        30
      Number used as a route-thru:                 23
   Number of bonded IOBs:            19 out of    140   13%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  738
Additional JTAG gate count for IOBs:  960
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            19 out of 140    13%
      Number of LOCed External IOBs   19 out of 19    100%

   Number of SLICEs                   41 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989793) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a48f8) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 228 unrouted;       REAL time: 0 secs 

Phase 2: 198 unrouted;       REAL time: 0 secs 

Phase 3: 48 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   30   |  0.128     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 14:28:20 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 1-bit register for signal <ST_CLK>.
    Found 15-bit adder for signal <$n0000> created at line 142.
    Found 24-bit comparator equal for signal <$n0005> created at line 152.
    Found 8-bit register for signal <A>.
    Found 24-bit up counter for signal <cnt>.
    Found 24-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 7
  8-bit register                   : 2
  1-bit register                   : 4
  24-bit register                  : 1
# Counters                         : 1
  24-bit up counter                : 1
# Adders/Subtractors               : 1
  15-bit adder                     : 1
# Comparators                      : 1
  24-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_13 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch  <cnt_val_18> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_22> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_23> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_14> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_15> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_16> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_17> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_21> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_20> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_19> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      61  out of   2352     2%  
 Number of Slice Flip Flops:            54  out of   4704     1%  
 Number of 4 input LUTs:                67  out of   4704     1%  
 Number of bonded IOBs:                 19  out of    144    13%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.120ns (Maximum Frequency: 140.449MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.669ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        46 out of  4,704    1%
  Number of 4 input LUTs:            33 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          44 out of  2,352    1%
    Number of Slices containing only related logic:     44 out of     44  100%
    Number of Slices containing unrelated logic:         0 out of     44    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           61 out of  4,704    1%
      Number used as logic:                        33
      Number used as a route-thru:                 28
   Number of bonded IOBs:            19 out of    140   13%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  870
Additional JTAG gate count for IOBs:  960
Peak Memory Usage:  63 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            19 out of 140    13%
      Number of LOCed External IOBs   19 out of 19    100%

   Number of SLICEs                   44 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989787) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a6194) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 252 unrouted;       REAL time: 0 secs 

Phase 2: 211 unrouted;       REAL time: 11 secs 

Phase 3: 45 unrouted;       REAL time: 11 secs 

Phase 4: 0 unrouted;       REAL time: 11 secs 

Total REAL time to Router completion: 11 secs 
Total CPU time to Router completion: 10 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   33   |  0.127     |  0.559      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 11 secs 
Total CPU time to PAR completion: 10 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 14:34:13 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:1780 - Signal <st_load_clk> is never used or assigned.
WARNING:Xst:646 - Signal <A<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <cmds<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <SP_BRK> is assigned but never used.
WARNING:Xst:646 - Signal <ST_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIR> is assigned but never used.
WARNING:Xst:646 - Signal <SP_DIS> is assigned but never used.
WARNING:Xst:1780 - Signal <Areg> is never used or assigned.
    Found 16x16-bit ROM for signal <cmds>.
    Found 1-bit register for signal <ST_CLK>.
    Found 26-bit adder for signal <$n0000> created at line 142.
    Found 32-bit comparator equal for signal <$n0005> created at line 152.
    Found 8-bit register for signal <A>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit register for signal <cnt_val>.
    Found 8-bit register for signal <D>.
    Found 1-bit register for signal <ld_val>.
    Found 1-bit register for signal <ST_DIS>.
    Found 1-bit register for signal <ST_ENB>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  52 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x16-bit ROM                    : 1
# Registers                        : 7
  8-bit register                   : 2
  1-bit register                   : 4
  32-bit register                  : 1
# Counters                         : 1
  32-bit up counter                : 1
# Adders/Subtractors               : 1
  26-bit adder                     : 1
# Comparators                      : 1
  32-bit comparator equal          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_4> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_6 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_18 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_19 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_20 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_21 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_22 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cnt_val_24 hinder the constant cleaning in the block IOPR24.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch  <cnt_val_26> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_17> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_25> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_30> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_31> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_23> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_29> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_28> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_27> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_0> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_1> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_2> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_3> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_4> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_5> (without init value) is constant in block <IOPR24>.
WARNING:Xst:1710 - FF/Latch  <cnt_val_7> (without init value) is constant in block <IOPR24>.

Optimizing unit <IOPR24> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register cnt_val_24 equivalent to cnt_val_20 has been removed
Register cnt_val_22 equivalent to cnt_val_20 has been removed
Register cnt_val_21 equivalent to cnt_val_20 has been removed
Register cnt_val_19 equivalent to cnt_val_18 has been removed
Register cnt_val_20 equivalent to cnt_val_18 has been removed
Register cnt_val_18 equivalent to cnt_val_6 has been removed
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      67  out of   2352     2%  
 Number of Slice Flip Flops:            58  out of   4704     1%  
 Number of 4 input LUTs:                83  out of   4704     1%  
 Number of bonded IOBs:                 19  out of    144    13%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 58    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.055ns (Maximum Frequency: 124.146MHz)
   Minimum input arrival time before clock: 5.091ns
   Maximum output required time after clock: 8.543ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\my5i20\5i20cnc\cnc/_ngo -uc
CNCpins.ucf -p xc2s200-pq208-6 IOPR24.ngc IOPR24.ngd 

Reading NGO file "F:/My5i20/5I20CNC/cnc/IOPR24.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "CNCpins.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40552 kilobytes

Writing NGD file "IOPR24.ngd" ...

Writing NGDBUILD log file "IOPR24.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        50 out of  4,704    1%
  Number of 4 input LUTs:            41 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          52 out of  2,352    2%
    Number of Slices containing only related logic:     52 out of     52  100%
    Number of Slices containing unrelated logic:         0 out of     52    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           76 out of  4,704    1%
      Number used as logic:                        41
      Number used as a route-thru:                 35
   Number of bonded IOBs:            19 out of    140   13%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  992
Additional JTAG gate count for IOBs:  960
Peak Memory Usage:  64 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "IOPR24_map.mrp" for details.
Completed process "Map".

Mapping Module IOPR24 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o IOPR24_map.ncd IOPR24.ngd IOPR24.pcf
Mapping Module IOPR24: DONE



Started process "Place & Route".





Constraints file: IOPR24.pcf

Loading device database for application Par from file "IOPR24_map.ncd".
   "IOPR24" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            19 out of 140    13%
      Number of LOCed External IOBs   19 out of 19    100%

   Number of SLICEs                   52 out of 2352    2%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897c8) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a81ce) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file IOPR24.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 292 unrouted;       REAL time: 0 secs 

Phase 2: 254 unrouted;       REAL time: 0 secs 

Phase 3: 50 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |   38   |  0.127     |  0.559      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file IOPR24.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Mar 13 14:39:57 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module IOPR24 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 IOPR24_map.ncd IOPR24.ncd IOPR24.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".


