/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_32z;
  reg [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  reg [2:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [26:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = !(celloutsig_0_12z[2] ? celloutsig_0_3z : celloutsig_0_1z);
  assign celloutsig_0_39z = ~((celloutsig_0_17z | celloutsig_0_1z) & celloutsig_0_20z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[4] | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_0_17z = ~((celloutsig_0_6z[0] | 1'h0) & celloutsig_0_4z[2]);
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_4z[3]) & (celloutsig_0_7z[4] | celloutsig_0_4z[0]));
  assign celloutsig_0_1z = ~((in_data[93] | in_data[25]) & (in_data[69] | 1'h0));
  assign celloutsig_0_9z = celloutsig_0_6z[1] | ~(celloutsig_0_7z[3]);
  assign celloutsig_0_15z = celloutsig_0_8z ^ celloutsig_0_12z[1];
  assign celloutsig_1_1z = ~(in_data[138] ^ in_data[153]);
  assign celloutsig_0_3z = in_data[2:0] >= { 1'h0, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_7z = in_data[153:134] > { in_data[165:156], celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_10z } > { celloutsig_1_8z[16:8], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_8z[14:13], celloutsig_1_9z, celloutsig_1_16z } || { celloutsig_1_4z[6:4], celloutsig_1_11z };
  assign celloutsig_1_9z = { celloutsig_1_2z[8:5], celloutsig_1_1z } < { celloutsig_1_6z[3:0], celloutsig_1_3z };
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[144:135] : { in_data[185:183], celloutsig_1_0z };
  assign celloutsig_1_4z[26:1] = celloutsig_1_2z[5] ? in_data[167:142] : { in_data[122:116], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = in_data[68] ? { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, 2'h0, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } : { in_data[55:47], 1'h0 };
  assign celloutsig_1_8z = - { in_data[118:112], celloutsig_1_2z };
  assign celloutsig_1_11z = ~ { celloutsig_1_0z[1], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_11z = ~ in_data[90:85];
  assign celloutsig_1_12z = | in_data[146:139];
  assign celloutsig_0_30z = ^ { celloutsig_0_4z[9:7], celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_1_5z = celloutsig_1_2z[5:1] >> in_data[152:148];
  assign celloutsig_1_6z = { in_data[164:160], celloutsig_1_1z } >> in_data[180:175];
  assign celloutsig_1_16z = celloutsig_1_4z[26:24] >> { celloutsig_1_2z[9], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_6z = celloutsig_0_4z[8:5] >> { celloutsig_0_4z[3:1], celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_1z } << in_data[75:71];
  assign celloutsig_1_18z = { in_data[175:174], celloutsig_1_1z, celloutsig_1_3z } >> { celloutsig_1_5z[4:3], celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_10z = { celloutsig_0_7z[0], celloutsig_0_6z } >> { in_data[3:0], celloutsig_0_9z };
  assign celloutsig_0_12z = { 2'h0, celloutsig_0_3z, celloutsig_0_1z } >> { celloutsig_0_7z[2:0], celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[119:113] ~^ in_data[140:134];
  assign celloutsig_0_20z = ~((celloutsig_0_15z & celloutsig_0_10z[2]) | celloutsig_0_10z[3]);
  assign celloutsig_0_23z = ~((celloutsig_0_13z & celloutsig_0_16z) | 1'h0);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_38z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_38z = { celloutsig_0_32z[3], 1'h1, celloutsig_0_32z[1], celloutsig_0_15z, celloutsig_0_30z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_10z = { celloutsig_1_5z[1:0], celloutsig_1_9z };
  assign celloutsig_0_13z = ~((celloutsig_0_11z[4] & celloutsig_0_4z[8]) | (celloutsig_0_7z[4] & celloutsig_0_3z));
  assign celloutsig_0_2z = ~((in_data[7] & celloutsig_0_1z) | (1'h0 & 1'h0));
  assign { celloutsig_0_32z[0], celloutsig_0_32z[3], celloutsig_0_32z[1] } = ~ { celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_32z[2] = 1'h1;
  assign celloutsig_1_4z[0] = celloutsig_1_3z;
  assign { out_data[131:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
