# Logic-Design-Lab
Verilog assignments done as a part of Logic Design Laboratory 2nd semester

Uploaded all the four assignments done as part of Logic Design Laboratory course in second semester
