0.7
2020.2
May 22 2024
18:54:44
/home/charlie/Workspace/pq_research/hwpq_qw2246/BRAM_tree/bram_tree.sv,1727272726,systemVerilog,,/home/charlie/Workspace/pq_research/hwpq_qw2246/BRAM_tree/comparator.sv,,bram_tree,,uvm,,,,,,
/home/charlie/Workspace/pq_research/hwpq_qw2246/BRAM_tree/bram_tree_tb.sv,1727273158,systemVerilog,,,,bram_tree_tb,,uvm,,,,,,
/home/charlie/Workspace/pq_research/hwpq_qw2246/BRAM_tree/comparator.sv,1726504018,systemVerilog,,/home/charlie/Workspace/pq_research/hwpq_qw2246/BRAM_tree/xilinx_true_dual_port_read_first_1_clock_ram.sv,,comparator,,uvm,,,,,,
/home/charlie/Workspace/pq_research/hwpq_qw2246/BRAM_tree/vivado_bram_tree/vivado_bram_tree.sim/sim_1/behav/xsim/glbl.v,1721171010,verilog,,,,glbl,,uvm,,,,,,
/home/charlie/Workspace/pq_research/hwpq_qw2246/BRAM_tree/xilinx_simple_dual_port_1_clock_ram.sv,1726003577,systemVerilog,,/home/charlie/Workspace/pq_research/hwpq_qw2246/BRAM_tree/bram_tree_tb.sv,,xilinx_simple_dual_port_1_clock_ram,,uvm,,,,,,
/home/charlie/Workspace/pq_research/hwpq_qw2246/BRAM_tree/xilinx_true_dual_port_read_first_1_clock_ram.sv,1727274036,systemVerilog,,/home/charlie/Workspace/pq_research/hwpq_qw2246/BRAM_tree/bram_tree_tb.sv,,xilinx_true_dual_port_read_first_1_clock_ram,,uvm,,,,,,
