

================================================================
== Vitis HLS Report for 'mvt_Pipeline_lp3'
================================================================
* Date:           Fri Feb 21 05:29:36 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.976 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2344|     2344|  11.720 us|  11.720 us|  2344|  2344|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3     |     2342|     2342|       327|         32|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 327


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 327
* Pipeline : 1
  Pipeline-0 : II = 32, D = 327, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 330 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%buff_y2_load_63_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_63"   --->   Operation 331 'read' 'buff_y2_load_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%buff_y2_load_62_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_62"   --->   Operation 332 'read' 'buff_y2_load_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%buff_y2_load_61_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_61"   --->   Operation 333 'read' 'buff_y2_load_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%buff_y2_load_60_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_60"   --->   Operation 334 'read' 'buff_y2_load_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%buff_y2_load_59_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_59"   --->   Operation 335 'read' 'buff_y2_load_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%buff_y2_load_58_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_58"   --->   Operation 336 'read' 'buff_y2_load_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%buff_y2_load_57_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_57"   --->   Operation 337 'read' 'buff_y2_load_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%buff_y2_load_56_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_56"   --->   Operation 338 'read' 'buff_y2_load_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%buff_y2_load_55_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_55"   --->   Operation 339 'read' 'buff_y2_load_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%buff_y2_load_54_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_54"   --->   Operation 340 'read' 'buff_y2_load_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%buff_y2_load_53_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_53"   --->   Operation 341 'read' 'buff_y2_load_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%buff_y2_load_52_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_52"   --->   Operation 342 'read' 'buff_y2_load_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%buff_y2_load_51_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_51"   --->   Operation 343 'read' 'buff_y2_load_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%buff_y2_load_50_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_50"   --->   Operation 344 'read' 'buff_y2_load_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%buff_y2_load_49_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_49"   --->   Operation 345 'read' 'buff_y2_load_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%buff_y2_load_48_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_48"   --->   Operation 346 'read' 'buff_y2_load_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%buff_y2_load_47_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_47"   --->   Operation 347 'read' 'buff_y2_load_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%buff_y2_load_46_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_46"   --->   Operation 348 'read' 'buff_y2_load_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%buff_y2_load_45_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_45"   --->   Operation 349 'read' 'buff_y2_load_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%buff_y2_load_44_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_44"   --->   Operation 350 'read' 'buff_y2_load_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%buff_y2_load_43_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_43"   --->   Operation 351 'read' 'buff_y2_load_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%buff_y2_load_42_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_42"   --->   Operation 352 'read' 'buff_y2_load_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%buff_y2_load_41_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_41"   --->   Operation 353 'read' 'buff_y2_load_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%buff_y2_load_40_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_40"   --->   Operation 354 'read' 'buff_y2_load_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%buff_y2_load_39_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_39"   --->   Operation 355 'read' 'buff_y2_load_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%buff_y2_load_38_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_38"   --->   Operation 356 'read' 'buff_y2_load_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%buff_y2_load_37_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_37"   --->   Operation 357 'read' 'buff_y2_load_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%buff_y2_load_36_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_36"   --->   Operation 358 'read' 'buff_y2_load_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%buff_y2_load_35_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_35"   --->   Operation 359 'read' 'buff_y2_load_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%buff_y2_load_34_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_34"   --->   Operation 360 'read' 'buff_y2_load_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%buff_y2_load_33_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_33"   --->   Operation 361 'read' 'buff_y2_load_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%buff_y2_load_32_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_32"   --->   Operation 362 'read' 'buff_y2_load_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%buff_y2_load_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_31"   --->   Operation 363 'read' 'buff_y2_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%buff_y2_load_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_30"   --->   Operation 364 'read' 'buff_y2_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%buff_y2_load_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_29"   --->   Operation 365 'read' 'buff_y2_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%buff_y2_load_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_28"   --->   Operation 366 'read' 'buff_y2_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%buff_y2_load_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_27"   --->   Operation 367 'read' 'buff_y2_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%buff_y2_load_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_26"   --->   Operation 368 'read' 'buff_y2_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%buff_y2_load_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_25"   --->   Operation 369 'read' 'buff_y2_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%buff_y2_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_24"   --->   Operation 370 'read' 'buff_y2_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%buff_y2_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_23"   --->   Operation 371 'read' 'buff_y2_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%buff_y2_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_22"   --->   Operation 372 'read' 'buff_y2_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%buff_y2_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_21"   --->   Operation 373 'read' 'buff_y2_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%buff_y2_load_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_20"   --->   Operation 374 'read' 'buff_y2_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%buff_y2_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_19"   --->   Operation 375 'read' 'buff_y2_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%buff_y2_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_18"   --->   Operation 376 'read' 'buff_y2_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%buff_y2_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_17"   --->   Operation 377 'read' 'buff_y2_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%buff_y2_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_16"   --->   Operation 378 'read' 'buff_y2_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%buff_y2_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_15"   --->   Operation 379 'read' 'buff_y2_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%buff_y2_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_14"   --->   Operation 380 'read' 'buff_y2_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%buff_y2_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_13"   --->   Operation 381 'read' 'buff_y2_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%buff_y2_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_12"   --->   Operation 382 'read' 'buff_y2_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%buff_y2_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_11"   --->   Operation 383 'read' 'buff_y2_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%buff_y2_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_10"   --->   Operation 384 'read' 'buff_y2_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%buff_y2_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_9"   --->   Operation 385 'read' 'buff_y2_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%buff_y2_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_8"   --->   Operation 386 'read' 'buff_y2_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%buff_y2_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_7"   --->   Operation 387 'read' 'buff_y2_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%buff_y2_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_6"   --->   Operation 388 'read' 'buff_y2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%buff_y2_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_5"   --->   Operation 389 'read' 'buff_y2_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%buff_y2_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_4"   --->   Operation 390 'read' 'buff_y2_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%buff_y2_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_3"   --->   Operation 391 'read' 'buff_y2_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%buff_y2_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_2"   --->   Operation 392 'read' 'buff_y2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%buff_y2_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load_1"   --->   Operation 393 'read' 'buff_y2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%buff_y2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_y2_load"   --->   Operation 394 'read' 'buff_y2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i_2"   --->   Operation 395 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lp4"   --->   Operation 396 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%i = load i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:29]   --->   Operation 397 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 398 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.59ns)   --->   "%icmp_ln29 = icmp_eq  i7 %i, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:29]   --->   Operation 399 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 400 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.70ns)   --->   "%add_ln29 = add i7 %i, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:29]   --->   Operation 401 'add' 'add_ln29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %lp4.split, void %for.inc86.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:29]   --->   Operation 402 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:29]   --->   Operation 403 'zext' 'i_2_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 404 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.22ns)   --->   "%xor_ln31 = xor i7 %i, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 405 'xor' 'xor_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i7 %xor_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 406 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%buff_A_addr_64 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 407 'getelementptr' 'buff_A_addr_64' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%buff_x2_addr = getelementptr i32 %buff_x2, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:29]   --->   Operation 408 'getelementptr' 'buff_x2_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 409 [2/2] (0.69ns)   --->   "%buff_x2_load = load i6 %buff_x2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 409 'load' 'buff_x2_load' <Predicate = (!icmp_ln29)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 410 [2/2] (1.64ns)   --->   "%buff_A_load = load i12 %buff_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 410 'load' 'buff_A_load' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 411 [2/2] (1.64ns)   --->   "%buff_A_load_1 = load i12 %buff_A_addr_64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 411 'load' 'buff_A_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 412 [1/1] (0.38ns)   --->   "%store_ln29 = store i7 %add_ln29, i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:29]   --->   Operation 412 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_128_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 413 'bitconcatenate' 'tmp_128_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i8 %tmp_128_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 414 'zext' 'zext_ln31_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%buff_A_addr_65 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 415 'getelementptr' 'buff_A_addr_65' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i7 %xor_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 416 'sext' 'sext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i8 %sext_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 417 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%buff_A_addr_66 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 418 'getelementptr' 'buff_A_addr_66' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 419 [1/2] (0.69ns)   --->   "%buff_x2_load = load i6 %buff_x2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 419 'load' 'buff_x2_load' <Predicate = (!icmp_ln29)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 420 [1/2] (1.64ns)   --->   "%buff_A_load = load i12 %buff_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 420 'load' 'buff_A_load' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 421 [1/2] (1.64ns)   --->   "%buff_A_load_1 = load i12 %buff_A_addr_64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 421 'load' 'buff_A_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 422 [2/2] (1.64ns)   --->   "%buff_A_load_2 = load i12 %buff_A_addr_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 422 'load' 'buff_A_load_2' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 423 [2/2] (1.64ns)   --->   "%buff_A_load_3 = load i12 %buff_A_addr_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 423 'load' 'buff_A_load_3' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 424 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_129_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 425 'bitconcatenate' 'tmp_129_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i9 %tmp_129_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 426 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%buff_A_addr_67 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 427 'getelementptr' 'buff_A_addr_67' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.71ns)   --->   "%add_ln31 = add i9 %zext_ln31_1, i9 320" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 428 'add' 'add_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i9 %add_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 429 'zext' 'zext_ln31_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%buff_A_addr_68 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 430 'getelementptr' 'buff_A_addr_68' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 431 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %buff_y2_load_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 431 'fmul' 'mul1' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [4/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_load_1, i32 %buff_y2_load_1_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 432 'fmul' 'mul1_1' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/2] (1.64ns)   --->   "%buff_A_load_2 = load i12 %buff_A_addr_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 433 'load' 'buff_A_load_2' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 434 [1/2] (1.64ns)   --->   "%buff_A_load_3 = load i12 %buff_A_addr_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 434 'load' 'buff_A_load_3' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 435 [2/2] (1.64ns)   --->   "%buff_A_load_4 = load i12 %buff_A_addr_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 435 'load' 'buff_A_load_4' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 436 [2/2] (1.64ns)   --->   "%buff_A_load_5 = load i12 %buff_A_addr_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 436 'load' 'buff_A_load_5' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i8 %tmp_128_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 437 'sext' 'sext_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i9 %sext_ln31_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 438 'zext' 'zext_ln31_9' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%buff_A_addr_69 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 439 'getelementptr' 'buff_A_addr_69' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln31_2 = sext i7 %xor_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 440 'sext' 'sext_ln31_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i9 %sext_ln31_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 441 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%buff_A_addr_70 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 442 'getelementptr' 'buff_A_addr_70' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 443 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %buff_y2_load_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 443 'fmul' 'mul1' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [3/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_load_1, i32 %buff_y2_load_1_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 444 'fmul' 'mul1_1' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [4/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_load_2, i32 %buff_y2_load_2_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 445 'fmul' 'mul1_2' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [4/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_load_3, i32 %buff_y2_load_3_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 446 'fmul' 'mul1_3' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/2] (1.64ns)   --->   "%buff_A_load_4 = load i12 %buff_A_addr_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 447 'load' 'buff_A_load_4' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 448 [1/2] (1.64ns)   --->   "%buff_A_load_5 = load i12 %buff_A_addr_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 448 'load' 'buff_A_load_5' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 449 [2/2] (1.64ns)   --->   "%buff_A_load_6 = load i12 %buff_A_addr_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 449 'load' 'buff_A_load_6' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 450 [2/2] (1.64ns)   --->   "%buff_A_load_7 = load i12 %buff_A_addr_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 450 'load' 'buff_A_load_7' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 2.37>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 451 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_131_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 452 'bitconcatenate' 'tmp_131_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i10 %tmp_131_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 453 'zext' 'zext_ln31_11' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%buff_A_addr_71 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 454 'getelementptr' 'buff_A_addr_71' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (0.72ns)   --->   "%add_ln31_1 = add i10 %zext_ln31_2, i10 576" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 455 'add' 'add_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln31_12 = zext i10 %add_ln31_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 456 'zext' 'zext_ln31_12' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%buff_A_addr_72 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 457 'getelementptr' 'buff_A_addr_72' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 458 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %buff_y2_load_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 458 'fmul' 'mul1' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [2/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_load_1, i32 %buff_y2_load_1_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 459 'fmul' 'mul1_1' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 460 [3/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_load_2, i32 %buff_y2_load_2_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 460 'fmul' 'mul1_2' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [3/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_load_3, i32 %buff_y2_load_3_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 461 'fmul' 'mul1_3' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [4/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_load_4, i32 %buff_y2_load_4_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 462 'fmul' 'mul1_4' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [4/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_load_5, i32 %buff_y2_load_5_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 463 'fmul' 'mul1_5' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [1/2] (1.64ns)   --->   "%buff_A_load_6 = load i12 %buff_A_addr_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 464 'load' 'buff_A_load_6' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 465 [1/2] (1.64ns)   --->   "%buff_A_load_7 = load i12 %buff_A_addr_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 465 'load' 'buff_A_load_7' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 466 [2/2] (1.64ns)   --->   "%buff_A_load_8 = load i12 %buff_A_addr_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 466 'load' 'buff_A_load_8' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 467 [2/2] (1.64ns)   --->   "%buff_A_load_9 = load i12 %buff_A_addr_72" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 467 'load' 'buff_A_load_9' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.37>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_132_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 468 'bitconcatenate' 'tmp_132_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln31_13 = zext i10 %tmp_132_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 469 'zext' 'zext_ln31_13' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%buff_A_addr_73 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 470 'getelementptr' 'buff_A_addr_73' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 471 [1/1] (0.72ns)   --->   "%add_ln31_2 = add i10 %zext_ln31_2, i10 704" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 471 'add' 'add_ln31_2' <Predicate = (!icmp_ln29)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln31_14 = zext i10 %add_ln31_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 472 'zext' 'zext_ln31_14' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (0.00ns)   --->   "%buff_A_addr_74 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 473 'getelementptr' 'buff_A_addr_74' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 474 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %buff_y2_load_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 474 'fmul' 'mul1' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 475 [1/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_load_1, i32 %buff_y2_load_1_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 475 'fmul' 'mul1_1' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [2/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_load_2, i32 %buff_y2_load_2_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 476 'fmul' 'mul1_2' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 477 [2/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_load_3, i32 %buff_y2_load_3_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 477 'fmul' 'mul1_3' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 478 [3/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_load_4, i32 %buff_y2_load_4_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 478 'fmul' 'mul1_4' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [3/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_load_5, i32 %buff_y2_load_5_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 479 'fmul' 'mul1_5' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 480 [4/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_load_6, i32 %buff_y2_load_6_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 480 'fmul' 'mul1_6' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 481 [4/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_load_7, i32 %buff_y2_load_7_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 481 'fmul' 'mul1_7' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 482 [1/2] (1.64ns)   --->   "%buff_A_load_8 = load i12 %buff_A_addr_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 482 'load' 'buff_A_load_8' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 483 [1/2] (1.64ns)   --->   "%buff_A_load_9 = load i12 %buff_A_addr_72" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 483 'load' 'buff_A_load_9' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 484 [2/2] (1.64ns)   --->   "%buff_A_load_10 = load i12 %buff_A_addr_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 484 'load' 'buff_A_load_10' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 485 [2/2] (1.64ns)   --->   "%buff_A_load_11 = load i12 %buff_A_addr_74" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 485 'load' 'buff_A_load_11' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln31_3 = sext i9 %tmp_129_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 486 'sext' 'sext_ln31_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln31_15 = zext i10 %sext_ln31_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 487 'zext' 'zext_ln31_15' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%buff_A_addr_75 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 488 'getelementptr' 'buff_A_addr_75' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln31_4 = sext i9 %add_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 489 'sext' 'sext_ln31_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln31_16 = zext i10 %sext_ln31_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 490 'zext' 'zext_ln31_16' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%buff_A_addr_76 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 491 'getelementptr' 'buff_A_addr_76' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 492 [5/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_x2_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 492 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 493 [1/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_load_2, i32 %buff_y2_load_2_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 493 'fmul' 'mul1_2' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 494 [1/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_load_3, i32 %buff_y2_load_3_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 494 'fmul' 'mul1_3' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 495 [2/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_load_4, i32 %buff_y2_load_4_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 495 'fmul' 'mul1_4' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 496 [2/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_load_5, i32 %buff_y2_load_5_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 496 'fmul' 'mul1_5' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 497 [3/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_load_6, i32 %buff_y2_load_6_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 497 'fmul' 'mul1_6' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 498 [3/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_load_7, i32 %buff_y2_load_7_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 498 'fmul' 'mul1_7' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 499 [4/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_load_8, i32 %buff_y2_load_8_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 499 'fmul' 'mul1_8' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 500 [4/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_load_9, i32 %buff_y2_load_9_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 500 'fmul' 'mul1_9' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/2] (1.64ns)   --->   "%buff_A_load_10 = load i12 %buff_A_addr_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 501 'load' 'buff_A_load_10' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 502 [1/2] (1.64ns)   --->   "%buff_A_load_11 = load i12 %buff_A_addr_74" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 502 'load' 'buff_A_load_11' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 503 [2/2] (1.64ns)   --->   "%buff_A_load_12 = load i12 %buff_A_addr_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 503 'load' 'buff_A_load_12' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 504 [2/2] (1.64ns)   --->   "%buff_A_load_13 = load i12 %buff_A_addr_76" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 504 'load' 'buff_A_load_13' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln31_5 = sext i8 %tmp_128_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 505 'sext' 'sext_ln31_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln31_17 = zext i10 %sext_ln31_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 506 'zext' 'zext_ln31_17' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%buff_A_addr_77 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 507 'getelementptr' 'buff_A_addr_77' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln31_6 = sext i7 %xor_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 508 'sext' 'sext_ln31_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln31_18 = zext i10 %sext_ln31_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 509 'zext' 'zext_ln31_18' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 510 [1/1] (0.00ns)   --->   "%buff_A_addr_78 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 510 'getelementptr' 'buff_A_addr_78' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 511 [4/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_x2_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 511 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 512 [1/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_load_4, i32 %buff_y2_load_4_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 512 'fmul' 'mul1_4' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 513 [1/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_load_5, i32 %buff_y2_load_5_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 513 'fmul' 'mul1_5' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 514 [2/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_load_6, i32 %buff_y2_load_6_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 514 'fmul' 'mul1_6' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 515 [2/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_load_7, i32 %buff_y2_load_7_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 515 'fmul' 'mul1_7' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 516 [3/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_load_8, i32 %buff_y2_load_8_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 516 'fmul' 'mul1_8' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 517 [3/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_load_9, i32 %buff_y2_load_9_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 517 'fmul' 'mul1_9' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 518 [4/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_load_10, i32 %buff_y2_load_10_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 518 'fmul' 'mul1_s' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 519 [4/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_load_11, i32 %buff_y2_load_11_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 519 'fmul' 'mul1_10' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 520 [1/2] (1.64ns)   --->   "%buff_A_load_12 = load i12 %buff_A_addr_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 520 'load' 'buff_A_load_12' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 521 [1/2] (1.64ns)   --->   "%buff_A_load_13 = load i12 %buff_A_addr_76" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 521 'load' 'buff_A_load_13' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 522 [2/2] (1.64ns)   --->   "%buff_A_load_14 = load i12 %buff_A_addr_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 522 'load' 'buff_A_load_14' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 523 [2/2] (1.64ns)   --->   "%buff_A_load_15 = load i12 %buff_A_addr_78" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 523 'load' 'buff_A_load_15' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 524 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_135_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 8, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 525 'bitconcatenate' 'tmp_135_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln31_19 = zext i11 %tmp_135_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 526 'zext' 'zext_ln31_19' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 527 [1/1] (0.00ns)   --->   "%buff_A_addr_79 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 527 'getelementptr' 'buff_A_addr_79' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 528 [1/1] (0.73ns)   --->   "%add_ln31_3 = add i11 %zext_ln31_3, i11 1088" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 528 'add' 'add_ln31_3' <Predicate = (!icmp_ln29)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln31_20 = zext i11 %add_ln31_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 529 'zext' 'zext_ln31_20' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 530 [1/1] (0.00ns)   --->   "%buff_A_addr_80 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 530 'getelementptr' 'buff_A_addr_80' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_9 : Operation 531 [3/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_x2_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 531 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 532 [1/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_load_6, i32 %buff_y2_load_6_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 532 'fmul' 'mul1_6' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 533 [1/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_load_7, i32 %buff_y2_load_7_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 533 'fmul' 'mul1_7' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 534 [2/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_load_8, i32 %buff_y2_load_8_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 534 'fmul' 'mul1_8' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 535 [2/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_load_9, i32 %buff_y2_load_9_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 535 'fmul' 'mul1_9' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 536 [3/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_load_10, i32 %buff_y2_load_10_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 536 'fmul' 'mul1_s' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 537 [3/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_load_11, i32 %buff_y2_load_11_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 537 'fmul' 'mul1_10' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 538 [4/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_load_12, i32 %buff_y2_load_12_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 538 'fmul' 'mul1_11' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 539 [4/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_load_13, i32 %buff_y2_load_13_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 539 'fmul' 'mul1_12' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 540 [1/2] (1.64ns)   --->   "%buff_A_load_14 = load i12 %buff_A_addr_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 540 'load' 'buff_A_load_14' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 541 [1/2] (1.64ns)   --->   "%buff_A_load_15 = load i12 %buff_A_addr_78" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 541 'load' 'buff_A_load_15' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 542 [2/2] (1.64ns)   --->   "%buff_A_load_16 = load i12 %buff_A_addr_79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 542 'load' 'buff_A_load_16' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 543 [2/2] (1.64ns)   --->   "%buff_A_load_17 = load i12 %buff_A_addr_80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 543 'load' 'buff_A_load_17' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_136_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 9, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 544 'bitconcatenate' 'tmp_136_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln31_21 = zext i11 %tmp_136_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 545 'zext' 'zext_ln31_21' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 546 [1/1] (0.00ns)   --->   "%buff_A_addr_81 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 546 'getelementptr' 'buff_A_addr_81' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 547 [1/1] (0.73ns)   --->   "%add_ln31_4 = add i11 %zext_ln31_3, i11 1216" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 547 'add' 'add_ln31_4' <Predicate = (!icmp_ln29)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln31_22 = zext i11 %add_ln31_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 548 'zext' 'zext_ln31_22' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 549 [1/1] (0.00ns)   --->   "%buff_A_addr_82 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 549 'getelementptr' 'buff_A_addr_82' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_10 : Operation 550 [2/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_x2_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 550 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 551 [1/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_load_8, i32 %buff_y2_load_8_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 551 'fmul' 'mul1_8' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 552 [1/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_load_9, i32 %buff_y2_load_9_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 552 'fmul' 'mul1_9' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 553 [2/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_load_10, i32 %buff_y2_load_10_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 553 'fmul' 'mul1_s' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 554 [2/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_load_11, i32 %buff_y2_load_11_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 554 'fmul' 'mul1_10' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 555 [3/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_load_12, i32 %buff_y2_load_12_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 555 'fmul' 'mul1_11' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 556 [3/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_load_13, i32 %buff_y2_load_13_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 556 'fmul' 'mul1_12' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 557 [4/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_load_14, i32 %buff_y2_load_14_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 557 'fmul' 'mul1_13' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 558 [4/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_load_15, i32 %buff_y2_load_15_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 558 'fmul' 'mul1_14' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 559 [1/2] (1.64ns)   --->   "%buff_A_load_16 = load i12 %buff_A_addr_79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 559 'load' 'buff_A_load_16' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 560 [1/2] (1.64ns)   --->   "%buff_A_load_17 = load i12 %buff_A_addr_80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 560 'load' 'buff_A_load_17' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 561 [2/2] (1.64ns)   --->   "%buff_A_load_18 = load i12 %buff_A_addr_81" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 561 'load' 'buff_A_load_18' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 562 [2/2] (1.64ns)   --->   "%buff_A_load_19 = load i12 %buff_A_addr_82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 562 'load' 'buff_A_load_19' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_137_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 10, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 563 'bitconcatenate' 'tmp_137_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln31_23 = zext i11 %tmp_137_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 564 'zext' 'zext_ln31_23' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 565 [1/1] (0.00ns)   --->   "%buff_A_addr_83 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 565 'getelementptr' 'buff_A_addr_83' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 566 [1/1] (0.73ns)   --->   "%add_ln31_5 = add i11 %zext_ln31_3, i11 1344" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 566 'add' 'add_ln31_5' <Predicate = (!icmp_ln29)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln31_24 = zext i11 %add_ln31_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 567 'zext' 'zext_ln31_24' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 568 [1/1] (0.00ns)   --->   "%buff_A_addr_84 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 568 'getelementptr' 'buff_A_addr_84' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 569 [1/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_x2_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 569 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 570 [1/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_load_10, i32 %buff_y2_load_10_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 570 'fmul' 'mul1_s' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 571 [1/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_load_11, i32 %buff_y2_load_11_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 571 'fmul' 'mul1_10' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 572 [2/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_load_12, i32 %buff_y2_load_12_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 572 'fmul' 'mul1_11' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 573 [2/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_load_13, i32 %buff_y2_load_13_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 573 'fmul' 'mul1_12' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 574 [3/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_load_14, i32 %buff_y2_load_14_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 574 'fmul' 'mul1_13' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 575 [3/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_load_15, i32 %buff_y2_load_15_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 575 'fmul' 'mul1_14' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 576 [4/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_load_16, i32 %buff_y2_load_16_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 576 'fmul' 'mul1_15' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 577 [4/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_load_17, i32 %buff_y2_load_17_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 577 'fmul' 'mul1_16' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 578 [1/2] (1.64ns)   --->   "%buff_A_load_18 = load i12 %buff_A_addr_81" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 578 'load' 'buff_A_load_18' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 579 [1/2] (1.64ns)   --->   "%buff_A_load_19 = load i12 %buff_A_addr_82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 579 'load' 'buff_A_load_19' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 580 [2/2] (1.64ns)   --->   "%buff_A_load_20 = load i12 %buff_A_addr_83" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 580 'load' 'buff_A_load_20' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 581 [2/2] (1.64ns)   --->   "%buff_A_load_21 = load i12 %buff_A_addr_84" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 581 'load' 'buff_A_load_21' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_138_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 11, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 582 'bitconcatenate' 'tmp_138_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln31_25 = zext i11 %tmp_138_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 583 'zext' 'zext_ln31_25' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 584 [1/1] (0.00ns)   --->   "%buff_A_addr_85 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 584 'getelementptr' 'buff_A_addr_85' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 585 [1/1] (0.73ns)   --->   "%add_ln31_6 = add i11 %zext_ln31_3, i11 1472" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 585 'add' 'add_ln31_6' <Predicate = (!icmp_ln29)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln31_26 = zext i11 %add_ln31_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 586 'zext' 'zext_ln31_26' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (0.00ns)   --->   "%buff_A_addr_86 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 587 'getelementptr' 'buff_A_addr_86' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 588 [5/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 588 'fadd' 'add1_1' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 589 [1/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_load_12, i32 %buff_y2_load_12_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 589 'fmul' 'mul1_11' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 590 [1/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_load_13, i32 %buff_y2_load_13_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 590 'fmul' 'mul1_12' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 591 [2/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_load_14, i32 %buff_y2_load_14_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 591 'fmul' 'mul1_13' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 592 [2/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_load_15, i32 %buff_y2_load_15_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 592 'fmul' 'mul1_14' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 593 [3/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_load_16, i32 %buff_y2_load_16_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 593 'fmul' 'mul1_15' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 594 [3/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_load_17, i32 %buff_y2_load_17_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 594 'fmul' 'mul1_16' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 595 [4/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_load_18, i32 %buff_y2_load_18_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 595 'fmul' 'mul1_17' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 596 [4/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_load_19, i32 %buff_y2_load_19_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 596 'fmul' 'mul1_18' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 597 [1/2] (1.64ns)   --->   "%buff_A_load_20 = load i12 %buff_A_addr_83" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 597 'load' 'buff_A_load_20' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 598 [1/2] (1.64ns)   --->   "%buff_A_load_21 = load i12 %buff_A_addr_84" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 598 'load' 'buff_A_load_21' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 599 [2/2] (1.64ns)   --->   "%buff_A_load_22 = load i12 %buff_A_addr_85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 599 'load' 'buff_A_load_22' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 600 [2/2] (1.64ns)   --->   "%buff_A_load_23 = load i12 %buff_A_addr_86" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 600 'load' 'buff_A_load_23' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln31_7 = sext i10 %tmp_131_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 601 'sext' 'sext_ln31_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln31_27 = zext i11 %sext_ln31_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 602 'zext' 'zext_ln31_27' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 603 [1/1] (0.00ns)   --->   "%buff_A_addr_87 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 603 'getelementptr' 'buff_A_addr_87' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln31_8 = sext i10 %add_ln31_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 604 'sext' 'sext_ln31_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln31_28 = zext i11 %sext_ln31_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 605 'zext' 'zext_ln31_28' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 606 [1/1] (0.00ns)   --->   "%buff_A_addr_88 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 606 'getelementptr' 'buff_A_addr_88' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 607 [4/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 607 'fadd' 'add1_1' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 608 [1/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_load_14, i32 %buff_y2_load_14_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 608 'fmul' 'mul1_13' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 609 [1/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_load_15, i32 %buff_y2_load_15_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 609 'fmul' 'mul1_14' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 610 [2/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_load_16, i32 %buff_y2_load_16_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 610 'fmul' 'mul1_15' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 611 [2/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_load_17, i32 %buff_y2_load_17_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 611 'fmul' 'mul1_16' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 612 [3/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_load_18, i32 %buff_y2_load_18_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 612 'fmul' 'mul1_17' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 613 [3/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_load_19, i32 %buff_y2_load_19_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 613 'fmul' 'mul1_18' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 614 [4/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_load_20, i32 %buff_y2_load_20_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 614 'fmul' 'mul1_19' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 615 [4/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_load_21, i32 %buff_y2_load_21_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 615 'fmul' 'mul1_20' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 616 [1/2] (1.64ns)   --->   "%buff_A_load_22 = load i12 %buff_A_addr_85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 616 'load' 'buff_A_load_22' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 617 [1/2] (1.64ns)   --->   "%buff_A_load_23 = load i12 %buff_A_addr_86" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 617 'load' 'buff_A_load_23' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 618 [2/2] (1.64ns)   --->   "%buff_A_load_24 = load i12 %buff_A_addr_87" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 618 'load' 'buff_A_load_24' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 619 [2/2] (1.64ns)   --->   "%buff_A_load_25 = load i12 %buff_A_addr_88" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 619 'load' 'buff_A_load_25' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln31_9 = sext i10 %tmp_132_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 620 'sext' 'sext_ln31_9' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln31_29 = zext i11 %sext_ln31_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 621 'zext' 'zext_ln31_29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 622 [1/1] (0.00ns)   --->   "%buff_A_addr_89 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 622 'getelementptr' 'buff_A_addr_89' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln31_10 = sext i10 %add_ln31_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 623 'sext' 'sext_ln31_10' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln31_30 = zext i11 %sext_ln31_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 624 'zext' 'zext_ln31_30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 625 [1/1] (0.00ns)   --->   "%buff_A_addr_90 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 625 'getelementptr' 'buff_A_addr_90' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 626 [3/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 626 'fadd' 'add1_1' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 627 [1/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_load_16, i32 %buff_y2_load_16_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 627 'fmul' 'mul1_15' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 628 [1/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_load_17, i32 %buff_y2_load_17_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 628 'fmul' 'mul1_16' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 629 [2/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_load_18, i32 %buff_y2_load_18_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 629 'fmul' 'mul1_17' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 630 [2/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_load_19, i32 %buff_y2_load_19_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 630 'fmul' 'mul1_18' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 631 [3/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_load_20, i32 %buff_y2_load_20_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 631 'fmul' 'mul1_19' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 632 [3/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_load_21, i32 %buff_y2_load_21_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 632 'fmul' 'mul1_20' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 633 [4/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_load_22, i32 %buff_y2_load_22_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 633 'fmul' 'mul1_21' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 634 [4/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_load_23, i32 %buff_y2_load_23_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 634 'fmul' 'mul1_22' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 635 [1/2] (1.64ns)   --->   "%buff_A_load_24 = load i12 %buff_A_addr_87" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 635 'load' 'buff_A_load_24' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 636 [1/2] (1.64ns)   --->   "%buff_A_load_25 = load i12 %buff_A_addr_88" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 636 'load' 'buff_A_load_25' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 637 [2/2] (1.64ns)   --->   "%buff_A_load_26 = load i12 %buff_A_addr_89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 637 'load' 'buff_A_load_26' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 638 [2/2] (1.64ns)   --->   "%buff_A_load_27 = load i12 %buff_A_addr_90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 638 'load' 'buff_A_load_27' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 2.97>
ST_15 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln31_11 = sext i9 %tmp_129_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 639 'sext' 'sext_ln31_11' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln31_31 = zext i11 %sext_ln31_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 640 'zext' 'zext_ln31_31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 641 [1/1] (0.00ns)   --->   "%buff_A_addr_91 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 641 'getelementptr' 'buff_A_addr_91' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln31_12 = sext i9 %add_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 642 'sext' 'sext_ln31_12' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln31_32 = zext i11 %sext_ln31_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 643 'zext' 'zext_ln31_32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 644 [1/1] (0.00ns)   --->   "%buff_A_addr_92 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 644 'getelementptr' 'buff_A_addr_92' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 645 [2/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 645 'fadd' 'add1_1' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 646 [1/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_load_18, i32 %buff_y2_load_18_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 646 'fmul' 'mul1_17' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 647 [1/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_load_19, i32 %buff_y2_load_19_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 647 'fmul' 'mul1_18' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 648 [2/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_load_20, i32 %buff_y2_load_20_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 648 'fmul' 'mul1_19' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 649 [2/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_load_21, i32 %buff_y2_load_21_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 649 'fmul' 'mul1_20' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 650 [3/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_load_22, i32 %buff_y2_load_22_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 650 'fmul' 'mul1_21' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 651 [3/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_load_23, i32 %buff_y2_load_23_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 651 'fmul' 'mul1_22' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 652 [4/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_load_24, i32 %buff_y2_load_24_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 652 'fmul' 'mul1_23' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 653 [4/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_load_25, i32 %buff_y2_load_25_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 653 'fmul' 'mul1_24' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 654 [1/2] (1.64ns)   --->   "%buff_A_load_26 = load i12 %buff_A_addr_89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 654 'load' 'buff_A_load_26' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 655 [1/2] (1.64ns)   --->   "%buff_A_load_27 = load i12 %buff_A_addr_90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 655 'load' 'buff_A_load_27' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 656 [2/2] (1.64ns)   --->   "%buff_A_load_28 = load i12 %buff_A_addr_91" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 656 'load' 'buff_A_load_28' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 657 [2/2] (1.64ns)   --->   "%buff_A_load_29 = load i12 %buff_A_addr_92" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 657 'load' 'buff_A_load_29' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 2.97>
ST_16 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln31_13 = sext i8 %tmp_128_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 658 'sext' 'sext_ln31_13' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln31_33 = zext i11 %sext_ln31_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 659 'zext' 'zext_ln31_33' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 660 [1/1] (0.00ns)   --->   "%buff_A_addr_93 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 660 'getelementptr' 'buff_A_addr_93' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln31_14 = sext i7 %xor_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 661 'sext' 'sext_ln31_14' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln31_34 = zext i11 %sext_ln31_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 662 'zext' 'zext_ln31_34' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 663 [1/1] (0.00ns)   --->   "%buff_A_addr_94 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 663 'getelementptr' 'buff_A_addr_94' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 664 [1/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 664 'fadd' 'add1_1' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 665 [1/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_load_20, i32 %buff_y2_load_20_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 665 'fmul' 'mul1_19' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 666 [1/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_load_21, i32 %buff_y2_load_21_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 666 'fmul' 'mul1_20' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 667 [2/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_load_22, i32 %buff_y2_load_22_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 667 'fmul' 'mul1_21' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 668 [2/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_load_23, i32 %buff_y2_load_23_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 668 'fmul' 'mul1_22' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 669 [3/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_load_24, i32 %buff_y2_load_24_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 669 'fmul' 'mul1_23' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 670 [3/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_load_25, i32 %buff_y2_load_25_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 670 'fmul' 'mul1_24' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 671 [4/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_load_26, i32 %buff_y2_load_26_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 671 'fmul' 'mul1_25' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 672 [4/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_load_27, i32 %buff_y2_load_27_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 672 'fmul' 'mul1_26' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 673 [1/2] (1.64ns)   --->   "%buff_A_load_28 = load i12 %buff_A_addr_91" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 673 'load' 'buff_A_load_28' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 674 [1/2] (1.64ns)   --->   "%buff_A_load_29 = load i12 %buff_A_addr_92" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 674 'load' 'buff_A_load_29' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 675 [2/2] (1.64ns)   --->   "%buff_A_load_30 = load i12 %buff_A_addr_93" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 675 'load' 'buff_A_load_30' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 676 [2/2] (1.64ns)   --->   "%buff_A_load_31 = load i12 %buff_A_addr_94" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 676 'load' 'buff_A_load_31' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 2.97>
ST_17 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 677 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_143_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 16, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 678 'bitconcatenate' 'tmp_143_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln31_35 = zext i12 %tmp_143_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 679 'zext' 'zext_ln31_35' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 680 [1/1] (0.00ns)   --->   "%buff_A_addr_95 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 680 'getelementptr' 'buff_A_addr_95' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 681 [1/1] (0.74ns)   --->   "%add_ln31_7 = add i12 %zext_ln31, i12 2112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 681 'add' 'add_ln31_7' <Predicate = (!icmp_ln29)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln31_36 = zext i12 %add_ln31_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 682 'zext' 'zext_ln31_36' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 683 [1/1] (0.00ns)   --->   "%buff_A_addr_96 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 683 'getelementptr' 'buff_A_addr_96' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_17 : Operation 684 [5/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 684 'fadd' 'add1_2' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 685 [1/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_load_22, i32 %buff_y2_load_22_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 685 'fmul' 'mul1_21' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 686 [1/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_load_23, i32 %buff_y2_load_23_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 686 'fmul' 'mul1_22' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 687 [2/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_load_24, i32 %buff_y2_load_24_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 687 'fmul' 'mul1_23' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 688 [2/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_load_25, i32 %buff_y2_load_25_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 688 'fmul' 'mul1_24' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 689 [3/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_load_26, i32 %buff_y2_load_26_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 689 'fmul' 'mul1_25' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 690 [3/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_load_27, i32 %buff_y2_load_27_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 690 'fmul' 'mul1_26' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 691 [4/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_load_28, i32 %buff_y2_load_28_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 691 'fmul' 'mul1_27' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 692 [4/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_load_29, i32 %buff_y2_load_29_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 692 'fmul' 'mul1_28' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 693 [1/2] (1.64ns)   --->   "%buff_A_load_30 = load i12 %buff_A_addr_93" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 693 'load' 'buff_A_load_30' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 694 [1/2] (1.64ns)   --->   "%buff_A_load_31 = load i12 %buff_A_addr_94" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 694 'load' 'buff_A_load_31' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 695 [2/2] (1.64ns)   --->   "%buff_A_load_32 = load i12 %buff_A_addr_95" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 695 'load' 'buff_A_load_32' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 696 [2/2] (1.64ns)   --->   "%buff_A_load_33 = load i12 %buff_A_addr_96" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 696 'load' 'buff_A_load_33' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 2.97>
ST_18 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_144_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 17, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 697 'bitconcatenate' 'tmp_144_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln31_37 = zext i12 %tmp_144_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 698 'zext' 'zext_ln31_37' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 699 [1/1] (0.00ns)   --->   "%buff_A_addr_97 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 699 'getelementptr' 'buff_A_addr_97' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 700 [1/1] (0.74ns)   --->   "%add_ln31_8 = add i12 %zext_ln31, i12 2240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 700 'add' 'add_ln31_8' <Predicate = (!icmp_ln29)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln31_38 = zext i12 %add_ln31_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 701 'zext' 'zext_ln31_38' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 702 [1/1] (0.00ns)   --->   "%buff_A_addr_98 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 702 'getelementptr' 'buff_A_addr_98' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 703 [4/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 703 'fadd' 'add1_2' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 704 [1/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_load_24, i32 %buff_y2_load_24_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 704 'fmul' 'mul1_23' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 705 [1/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_load_25, i32 %buff_y2_load_25_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 705 'fmul' 'mul1_24' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 706 [2/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_load_26, i32 %buff_y2_load_26_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 706 'fmul' 'mul1_25' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 707 [2/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_load_27, i32 %buff_y2_load_27_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 707 'fmul' 'mul1_26' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 708 [3/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_load_28, i32 %buff_y2_load_28_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 708 'fmul' 'mul1_27' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 709 [3/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_load_29, i32 %buff_y2_load_29_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 709 'fmul' 'mul1_28' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 710 [4/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_load_30, i32 %buff_y2_load_30_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 710 'fmul' 'mul1_29' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 711 [4/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_load_31, i32 %buff_y2_load_31_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 711 'fmul' 'mul1_30' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 712 [1/2] (1.64ns)   --->   "%buff_A_load_32 = load i12 %buff_A_addr_95" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 712 'load' 'buff_A_load_32' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 713 [1/2] (1.64ns)   --->   "%buff_A_load_33 = load i12 %buff_A_addr_96" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 713 'load' 'buff_A_load_33' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 714 [2/2] (1.64ns)   --->   "%buff_A_load_34 = load i12 %buff_A_addr_97" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 714 'load' 'buff_A_load_34' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 715 [2/2] (1.64ns)   --->   "%buff_A_load_35 = load i12 %buff_A_addr_98" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 715 'load' 'buff_A_load_35' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 2.97>
ST_19 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_145_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 18, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 716 'bitconcatenate' 'tmp_145_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln31_39 = zext i12 %tmp_145_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 717 'zext' 'zext_ln31_39' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 718 [1/1] (0.00ns)   --->   "%buff_A_addr_99 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 718 'getelementptr' 'buff_A_addr_99' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 719 [1/1] (0.74ns)   --->   "%add_ln31_9 = add i12 %zext_ln31, i12 2368" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 719 'add' 'add_ln31_9' <Predicate = (!icmp_ln29)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln31_40 = zext i12 %add_ln31_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 720 'zext' 'zext_ln31_40' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 721 [1/1] (0.00ns)   --->   "%buff_A_addr_100 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 721 'getelementptr' 'buff_A_addr_100' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_19 : Operation 722 [3/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 722 'fadd' 'add1_2' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 723 [1/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_load_26, i32 %buff_y2_load_26_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 723 'fmul' 'mul1_25' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 724 [1/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_load_27, i32 %buff_y2_load_27_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 724 'fmul' 'mul1_26' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 725 [2/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_load_28, i32 %buff_y2_load_28_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 725 'fmul' 'mul1_27' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 726 [2/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_load_29, i32 %buff_y2_load_29_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 726 'fmul' 'mul1_28' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 727 [3/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_load_30, i32 %buff_y2_load_30_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 727 'fmul' 'mul1_29' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 728 [3/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_load_31, i32 %buff_y2_load_31_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 728 'fmul' 'mul1_30' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 729 [4/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_load_32, i32 %buff_y2_load_32_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 729 'fmul' 'mul1_31' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 730 [4/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_load_33, i32 %buff_y2_load_33_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 730 'fmul' 'mul1_32' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 731 [1/2] (1.64ns)   --->   "%buff_A_load_34 = load i12 %buff_A_addr_97" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 731 'load' 'buff_A_load_34' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 732 [1/2] (1.64ns)   --->   "%buff_A_load_35 = load i12 %buff_A_addr_98" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 732 'load' 'buff_A_load_35' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 733 [2/2] (1.64ns)   --->   "%buff_A_load_36 = load i12 %buff_A_addr_99" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 733 'load' 'buff_A_load_36' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 734 [2/2] (1.64ns)   --->   "%buff_A_load_37 = load i12 %buff_A_addr_100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 734 'load' 'buff_A_load_37' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 2.97>
ST_20 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_146_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 19, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 735 'bitconcatenate' 'tmp_146_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_20 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln31_41 = zext i12 %tmp_146_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 736 'zext' 'zext_ln31_41' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_20 : Operation 737 [1/1] (0.00ns)   --->   "%buff_A_addr_101 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 737 'getelementptr' 'buff_A_addr_101' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_20 : Operation 738 [1/1] (0.74ns)   --->   "%add_ln31_10 = add i12 %zext_ln31, i12 2496" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 738 'add' 'add_ln31_10' <Predicate = (!icmp_ln29)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln31_42 = zext i12 %add_ln31_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 739 'zext' 'zext_ln31_42' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_20 : Operation 740 [1/1] (0.00ns)   --->   "%buff_A_addr_102 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 740 'getelementptr' 'buff_A_addr_102' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_20 : Operation 741 [2/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 741 'fadd' 'add1_2' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 742 [1/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_load_28, i32 %buff_y2_load_28_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 742 'fmul' 'mul1_27' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 743 [1/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_load_29, i32 %buff_y2_load_29_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 743 'fmul' 'mul1_28' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 744 [2/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_load_30, i32 %buff_y2_load_30_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 744 'fmul' 'mul1_29' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 745 [2/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_load_31, i32 %buff_y2_load_31_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 745 'fmul' 'mul1_30' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 746 [3/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_load_32, i32 %buff_y2_load_32_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 746 'fmul' 'mul1_31' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 747 [3/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_load_33, i32 %buff_y2_load_33_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 747 'fmul' 'mul1_32' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 748 [4/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_load_34, i32 %buff_y2_load_34_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 748 'fmul' 'mul1_33' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 749 [4/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_load_35, i32 %buff_y2_load_35_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 749 'fmul' 'mul1_34' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 750 [1/2] (1.64ns)   --->   "%buff_A_load_36 = load i12 %buff_A_addr_99" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 750 'load' 'buff_A_load_36' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 751 [1/2] (1.64ns)   --->   "%buff_A_load_37 = load i12 %buff_A_addr_100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 751 'load' 'buff_A_load_37' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 752 [2/2] (1.64ns)   --->   "%buff_A_load_38 = load i12 %buff_A_addr_101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 752 'load' 'buff_A_load_38' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 753 [2/2] (1.64ns)   --->   "%buff_A_load_39 = load i12 %buff_A_addr_102" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 753 'load' 'buff_A_load_39' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 2.97>
ST_21 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_147_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 20, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 754 'bitconcatenate' 'tmp_147_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_21 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln31_43 = zext i12 %tmp_147_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 755 'zext' 'zext_ln31_43' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_21 : Operation 756 [1/1] (0.00ns)   --->   "%buff_A_addr_103 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 756 'getelementptr' 'buff_A_addr_103' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_21 : Operation 757 [1/1] (0.74ns)   --->   "%add_ln31_11 = add i12 %zext_ln31, i12 2624" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 757 'add' 'add_ln31_11' <Predicate = (!icmp_ln29)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln31_44 = zext i12 %add_ln31_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 758 'zext' 'zext_ln31_44' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_21 : Operation 759 [1/1] (0.00ns)   --->   "%buff_A_addr_104 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 759 'getelementptr' 'buff_A_addr_104' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_21 : Operation 760 [1/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 760 'fadd' 'add1_2' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 761 [1/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_load_30, i32 %buff_y2_load_30_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 761 'fmul' 'mul1_29' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 762 [1/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_load_31, i32 %buff_y2_load_31_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 762 'fmul' 'mul1_30' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 763 [2/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_load_32, i32 %buff_y2_load_32_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 763 'fmul' 'mul1_31' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 764 [2/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_load_33, i32 %buff_y2_load_33_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 764 'fmul' 'mul1_32' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 765 [3/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_load_34, i32 %buff_y2_load_34_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 765 'fmul' 'mul1_33' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 766 [3/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_load_35, i32 %buff_y2_load_35_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 766 'fmul' 'mul1_34' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 767 [4/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_load_36, i32 %buff_y2_load_36_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 767 'fmul' 'mul1_35' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 768 [4/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_load_37, i32 %buff_y2_load_37_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 768 'fmul' 'mul1_36' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 769 [1/2] (1.64ns)   --->   "%buff_A_load_38 = load i12 %buff_A_addr_101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 769 'load' 'buff_A_load_38' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 770 [1/2] (1.64ns)   --->   "%buff_A_load_39 = load i12 %buff_A_addr_102" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 770 'load' 'buff_A_load_39' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 771 [2/2] (1.64ns)   --->   "%buff_A_load_40 = load i12 %buff_A_addr_103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 771 'load' 'buff_A_load_40' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 772 [2/2] (1.64ns)   --->   "%buff_A_load_41 = load i12 %buff_A_addr_104" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 772 'load' 'buff_A_load_41' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 2.97>
ST_22 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_148_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 21, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 773 'bitconcatenate' 'tmp_148_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln31_45 = zext i12 %tmp_148_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 774 'zext' 'zext_ln31_45' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 775 [1/1] (0.00ns)   --->   "%buff_A_addr_105 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 775 'getelementptr' 'buff_A_addr_105' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 776 [1/1] (0.74ns)   --->   "%add_ln31_12 = add i12 %zext_ln31, i12 2752" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 776 'add' 'add_ln31_12' <Predicate = (!icmp_ln29)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln31_46 = zext i12 %add_ln31_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 777 'zext' 'zext_ln31_46' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 778 [1/1] (0.00ns)   --->   "%buff_A_addr_106 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 778 'getelementptr' 'buff_A_addr_106' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_22 : Operation 779 [5/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 779 'fadd' 'add1_3' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 780 [1/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_load_32, i32 %buff_y2_load_32_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 780 'fmul' 'mul1_31' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 781 [1/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_load_33, i32 %buff_y2_load_33_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 781 'fmul' 'mul1_32' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 782 [2/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_load_34, i32 %buff_y2_load_34_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 782 'fmul' 'mul1_33' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 783 [2/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_load_35, i32 %buff_y2_load_35_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 783 'fmul' 'mul1_34' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 784 [3/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_load_36, i32 %buff_y2_load_36_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 784 'fmul' 'mul1_35' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 785 [3/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_load_37, i32 %buff_y2_load_37_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 785 'fmul' 'mul1_36' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 786 [4/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_load_38, i32 %buff_y2_load_38_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 786 'fmul' 'mul1_37' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 787 [4/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_load_39, i32 %buff_y2_load_39_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 787 'fmul' 'mul1_38' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 788 [1/2] (1.64ns)   --->   "%buff_A_load_40 = load i12 %buff_A_addr_103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 788 'load' 'buff_A_load_40' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 789 [1/2] (1.64ns)   --->   "%buff_A_load_41 = load i12 %buff_A_addr_104" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 789 'load' 'buff_A_load_41' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 790 [2/2] (1.64ns)   --->   "%buff_A_load_42 = load i12 %buff_A_addr_105" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 790 'load' 'buff_A_load_42' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 791 [2/2] (1.64ns)   --->   "%buff_A_load_43 = load i12 %buff_A_addr_106" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 791 'load' 'buff_A_load_43' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 2.97>
ST_23 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_149_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 22, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 792 'bitconcatenate' 'tmp_149_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_23 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln31_47 = zext i12 %tmp_149_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 793 'zext' 'zext_ln31_47' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_23 : Operation 794 [1/1] (0.00ns)   --->   "%buff_A_addr_107 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 794 'getelementptr' 'buff_A_addr_107' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_23 : Operation 795 [1/1] (0.74ns)   --->   "%add_ln31_13 = add i12 %zext_ln31, i12 2880" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 795 'add' 'add_ln31_13' <Predicate = (!icmp_ln29)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln31_48 = zext i12 %add_ln31_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 796 'zext' 'zext_ln31_48' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_23 : Operation 797 [1/1] (0.00ns)   --->   "%buff_A_addr_108 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 797 'getelementptr' 'buff_A_addr_108' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_23 : Operation 798 [4/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 798 'fadd' 'add1_3' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 799 [1/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_load_34, i32 %buff_y2_load_34_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 799 'fmul' 'mul1_33' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 800 [1/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_load_35, i32 %buff_y2_load_35_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 800 'fmul' 'mul1_34' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 801 [2/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_load_36, i32 %buff_y2_load_36_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 801 'fmul' 'mul1_35' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 802 [2/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_load_37, i32 %buff_y2_load_37_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 802 'fmul' 'mul1_36' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 803 [3/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_load_38, i32 %buff_y2_load_38_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 803 'fmul' 'mul1_37' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 804 [3/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_load_39, i32 %buff_y2_load_39_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 804 'fmul' 'mul1_38' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 805 [4/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_load_40, i32 %buff_y2_load_40_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 805 'fmul' 'mul1_39' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 806 [4/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_load_41, i32 %buff_y2_load_41_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 806 'fmul' 'mul1_40' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 807 [1/2] (1.64ns)   --->   "%buff_A_load_42 = load i12 %buff_A_addr_105" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 807 'load' 'buff_A_load_42' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 808 [1/2] (1.64ns)   --->   "%buff_A_load_43 = load i12 %buff_A_addr_106" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 808 'load' 'buff_A_load_43' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 809 [2/2] (1.64ns)   --->   "%buff_A_load_44 = load i12 %buff_A_addr_107" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 809 'load' 'buff_A_load_44' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 810 [2/2] (1.64ns)   --->   "%buff_A_load_45 = load i12 %buff_A_addr_108" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 810 'load' 'buff_A_load_45' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 2.97>
ST_24 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_150_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 23, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 811 'bitconcatenate' 'tmp_150_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln31_49 = zext i12 %tmp_150_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 812 'zext' 'zext_ln31_49' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 813 [1/1] (0.00ns)   --->   "%buff_A_addr_109 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 813 'getelementptr' 'buff_A_addr_109' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 814 [1/1] (0.74ns)   --->   "%add_ln31_14 = add i12 %zext_ln31, i12 3008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 814 'add' 'add_ln31_14' <Predicate = (!icmp_ln29)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln31_50 = zext i12 %add_ln31_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 815 'zext' 'zext_ln31_50' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 816 [1/1] (0.00ns)   --->   "%buff_A_addr_110 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 816 'getelementptr' 'buff_A_addr_110' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 817 [3/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 817 'fadd' 'add1_3' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 818 [1/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_load_36, i32 %buff_y2_load_36_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 818 'fmul' 'mul1_35' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 819 [1/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_load_37, i32 %buff_y2_load_37_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 819 'fmul' 'mul1_36' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 820 [2/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_load_38, i32 %buff_y2_load_38_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 820 'fmul' 'mul1_37' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 821 [2/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_load_39, i32 %buff_y2_load_39_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 821 'fmul' 'mul1_38' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 822 [3/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_load_40, i32 %buff_y2_load_40_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 822 'fmul' 'mul1_39' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 823 [3/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_load_41, i32 %buff_y2_load_41_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 823 'fmul' 'mul1_40' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 824 [4/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_load_42, i32 %buff_y2_load_42_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 824 'fmul' 'mul1_41' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 825 [4/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_load_43, i32 %buff_y2_load_43_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 825 'fmul' 'mul1_42' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 826 [1/2] (1.64ns)   --->   "%buff_A_load_44 = load i12 %buff_A_addr_107" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 826 'load' 'buff_A_load_44' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 827 [1/2] (1.64ns)   --->   "%buff_A_load_45 = load i12 %buff_A_addr_108" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 827 'load' 'buff_A_load_45' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 828 [2/2] (1.64ns)   --->   "%buff_A_load_46 = load i12 %buff_A_addr_109" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 828 'load' 'buff_A_load_46' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 829 [2/2] (1.64ns)   --->   "%buff_A_load_47 = load i12 %buff_A_addr_110" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 829 'load' 'buff_A_load_47' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 2.97>
ST_25 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln31_15 = sext i11 %tmp_135_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 830 'sext' 'sext_ln31_15' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln31_51 = zext i12 %sext_ln31_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 831 'zext' 'zext_ln31_51' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 832 [1/1] (0.00ns)   --->   "%buff_A_addr_111 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 832 'getelementptr' 'buff_A_addr_111' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln31_16 = sext i11 %add_ln31_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 833 'sext' 'sext_ln31_16' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln31_52 = zext i12 %sext_ln31_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 834 'zext' 'zext_ln31_52' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 835 [1/1] (0.00ns)   --->   "%buff_A_addr_112 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 835 'getelementptr' 'buff_A_addr_112' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_25 : Operation 836 [2/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 836 'fadd' 'add1_3' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 837 [1/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_load_38, i32 %buff_y2_load_38_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 837 'fmul' 'mul1_37' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 838 [1/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_load_39, i32 %buff_y2_load_39_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 838 'fmul' 'mul1_38' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 839 [2/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_load_40, i32 %buff_y2_load_40_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 839 'fmul' 'mul1_39' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 840 [2/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_load_41, i32 %buff_y2_load_41_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 840 'fmul' 'mul1_40' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 841 [3/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_load_42, i32 %buff_y2_load_42_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 841 'fmul' 'mul1_41' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 842 [3/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_load_43, i32 %buff_y2_load_43_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 842 'fmul' 'mul1_42' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 843 [4/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_load_44, i32 %buff_y2_load_44_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 843 'fmul' 'mul1_43' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 844 [4/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_load_45, i32 %buff_y2_load_45_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 844 'fmul' 'mul1_44' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 845 [1/2] (1.64ns)   --->   "%buff_A_load_46 = load i12 %buff_A_addr_109" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 845 'load' 'buff_A_load_46' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 846 [1/2] (1.64ns)   --->   "%buff_A_load_47 = load i12 %buff_A_addr_110" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 846 'load' 'buff_A_load_47' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 847 [2/2] (1.64ns)   --->   "%buff_A_load_48 = load i12 %buff_A_addr_111" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 847 'load' 'buff_A_load_48' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 848 [2/2] (1.64ns)   --->   "%buff_A_load_49 = load i12 %buff_A_addr_112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 848 'load' 'buff_A_load_49' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 2.97>
ST_26 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln31_17 = sext i11 %tmp_136_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 849 'sext' 'sext_ln31_17' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_26 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln31_53 = zext i12 %sext_ln31_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 850 'zext' 'zext_ln31_53' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_26 : Operation 851 [1/1] (0.00ns)   --->   "%buff_A_addr_113 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 851 'getelementptr' 'buff_A_addr_113' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_26 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln31_18 = sext i11 %add_ln31_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 852 'sext' 'sext_ln31_18' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_26 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln31_54 = zext i12 %sext_ln31_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 853 'zext' 'zext_ln31_54' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_26 : Operation 854 [1/1] (0.00ns)   --->   "%buff_A_addr_114 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 854 'getelementptr' 'buff_A_addr_114' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_26 : Operation 855 [1/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 855 'fadd' 'add1_3' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 856 [1/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_load_40, i32 %buff_y2_load_40_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 856 'fmul' 'mul1_39' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 857 [1/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_load_41, i32 %buff_y2_load_41_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 857 'fmul' 'mul1_40' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 858 [2/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_load_42, i32 %buff_y2_load_42_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 858 'fmul' 'mul1_41' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 859 [2/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_load_43, i32 %buff_y2_load_43_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 859 'fmul' 'mul1_42' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 860 [3/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_load_44, i32 %buff_y2_load_44_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 860 'fmul' 'mul1_43' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 861 [3/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_load_45, i32 %buff_y2_load_45_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 861 'fmul' 'mul1_44' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 862 [4/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_load_46, i32 %buff_y2_load_46_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 862 'fmul' 'mul1_45' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 863 [4/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_load_47, i32 %buff_y2_load_47_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 863 'fmul' 'mul1_46' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 864 [1/2] (1.64ns)   --->   "%buff_A_load_48 = load i12 %buff_A_addr_111" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 864 'load' 'buff_A_load_48' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 865 [1/2] (1.64ns)   --->   "%buff_A_load_49 = load i12 %buff_A_addr_112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 865 'load' 'buff_A_load_49' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 866 [2/2] (1.64ns)   --->   "%buff_A_load_50 = load i12 %buff_A_addr_113" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 866 'load' 'buff_A_load_50' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 867 [2/2] (1.64ns)   --->   "%buff_A_load_51 = load i12 %buff_A_addr_114" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 867 'load' 'buff_A_load_51' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 2.97>
ST_27 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln31_19 = sext i11 %tmp_137_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 868 'sext' 'sext_ln31_19' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_27 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln31_55 = zext i12 %sext_ln31_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 869 'zext' 'zext_ln31_55' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_27 : Operation 870 [1/1] (0.00ns)   --->   "%buff_A_addr_115 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 870 'getelementptr' 'buff_A_addr_115' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_27 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln31_20 = sext i11 %add_ln31_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 871 'sext' 'sext_ln31_20' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_27 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln31_56 = zext i12 %sext_ln31_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 872 'zext' 'zext_ln31_56' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_27 : Operation 873 [1/1] (0.00ns)   --->   "%buff_A_addr_116 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 873 'getelementptr' 'buff_A_addr_116' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_27 : Operation 874 [5/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 874 'fadd' 'add1_4' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 875 [1/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_load_42, i32 %buff_y2_load_42_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 875 'fmul' 'mul1_41' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 876 [1/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_load_43, i32 %buff_y2_load_43_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 876 'fmul' 'mul1_42' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 877 [2/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_load_44, i32 %buff_y2_load_44_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 877 'fmul' 'mul1_43' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 878 [2/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_load_45, i32 %buff_y2_load_45_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 878 'fmul' 'mul1_44' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 879 [3/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_load_46, i32 %buff_y2_load_46_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 879 'fmul' 'mul1_45' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 880 [3/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_load_47, i32 %buff_y2_load_47_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 880 'fmul' 'mul1_46' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 881 [4/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_load_48, i32 %buff_y2_load_48_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 881 'fmul' 'mul1_47' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 882 [4/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_load_49, i32 %buff_y2_load_49_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 882 'fmul' 'mul1_48' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 883 [1/2] (1.64ns)   --->   "%buff_A_load_50 = load i12 %buff_A_addr_113" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 883 'load' 'buff_A_load_50' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 884 [1/2] (1.64ns)   --->   "%buff_A_load_51 = load i12 %buff_A_addr_114" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 884 'load' 'buff_A_load_51' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 885 [2/2] (1.64ns)   --->   "%buff_A_load_52 = load i12 %buff_A_addr_115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 885 'load' 'buff_A_load_52' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 886 [2/2] (1.64ns)   --->   "%buff_A_load_53 = load i12 %buff_A_addr_116" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 886 'load' 'buff_A_load_53' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 2.97>
ST_28 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln31_21 = sext i11 %tmp_138_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 887 'sext' 'sext_ln31_21' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_28 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln31_57 = zext i12 %sext_ln31_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 888 'zext' 'zext_ln31_57' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_28 : Operation 889 [1/1] (0.00ns)   --->   "%buff_A_addr_117 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 889 'getelementptr' 'buff_A_addr_117' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_28 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln31_22 = sext i11 %add_ln31_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 890 'sext' 'sext_ln31_22' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_28 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln31_58 = zext i12 %sext_ln31_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 891 'zext' 'zext_ln31_58' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_28 : Operation 892 [1/1] (0.00ns)   --->   "%buff_A_addr_118 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 892 'getelementptr' 'buff_A_addr_118' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_28 : Operation 893 [4/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 893 'fadd' 'add1_4' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 894 [1/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_load_44, i32 %buff_y2_load_44_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 894 'fmul' 'mul1_43' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 895 [1/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_load_45, i32 %buff_y2_load_45_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 895 'fmul' 'mul1_44' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 896 [2/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_load_46, i32 %buff_y2_load_46_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 896 'fmul' 'mul1_45' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 897 [2/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_load_47, i32 %buff_y2_load_47_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 897 'fmul' 'mul1_46' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 898 [3/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_load_48, i32 %buff_y2_load_48_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 898 'fmul' 'mul1_47' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 899 [3/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_load_49, i32 %buff_y2_load_49_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 899 'fmul' 'mul1_48' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 900 [4/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_load_50, i32 %buff_y2_load_50_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 900 'fmul' 'mul1_49' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 901 [4/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_load_51, i32 %buff_y2_load_51_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 901 'fmul' 'mul1_50' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 902 [1/2] (1.64ns)   --->   "%buff_A_load_52 = load i12 %buff_A_addr_115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 902 'load' 'buff_A_load_52' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 903 [1/2] (1.64ns)   --->   "%buff_A_load_53 = load i12 %buff_A_addr_116" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 903 'load' 'buff_A_load_53' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 904 [2/2] (1.64ns)   --->   "%buff_A_load_54 = load i12 %buff_A_addr_117" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 904 'load' 'buff_A_load_54' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 905 [2/2] (1.64ns)   --->   "%buff_A_load_55 = load i12 %buff_A_addr_118" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 905 'load' 'buff_A_load_55' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 2.97>
ST_29 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln31_23 = sext i10 %tmp_131_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 906 'sext' 'sext_ln31_23' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_29 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln31_59 = zext i12 %sext_ln31_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 907 'zext' 'zext_ln31_59' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_29 : Operation 908 [1/1] (0.00ns)   --->   "%buff_A_addr_119 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 908 'getelementptr' 'buff_A_addr_119' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_29 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln31_24 = sext i10 %add_ln31_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 909 'sext' 'sext_ln31_24' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_29 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln31_60 = zext i12 %sext_ln31_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 910 'zext' 'zext_ln31_60' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_29 : Operation 911 [1/1] (0.00ns)   --->   "%buff_A_addr_120 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 911 'getelementptr' 'buff_A_addr_120' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_29 : Operation 912 [3/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 912 'fadd' 'add1_4' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 913 [1/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_load_46, i32 %buff_y2_load_46_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 913 'fmul' 'mul1_45' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 914 [1/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_load_47, i32 %buff_y2_load_47_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 914 'fmul' 'mul1_46' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 915 [2/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_load_48, i32 %buff_y2_load_48_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 915 'fmul' 'mul1_47' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 916 [2/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_load_49, i32 %buff_y2_load_49_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 916 'fmul' 'mul1_48' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 917 [3/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_load_50, i32 %buff_y2_load_50_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 917 'fmul' 'mul1_49' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 918 [3/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_load_51, i32 %buff_y2_load_51_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 918 'fmul' 'mul1_50' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 919 [4/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_load_52, i32 %buff_y2_load_52_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 919 'fmul' 'mul1_51' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 920 [4/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_load_53, i32 %buff_y2_load_53_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 920 'fmul' 'mul1_52' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 921 [1/2] (1.64ns)   --->   "%buff_A_load_54 = load i12 %buff_A_addr_117" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 921 'load' 'buff_A_load_54' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 922 [1/2] (1.64ns)   --->   "%buff_A_load_55 = load i12 %buff_A_addr_118" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 922 'load' 'buff_A_load_55' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 923 [2/2] (1.64ns)   --->   "%buff_A_load_56 = load i12 %buff_A_addr_119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 923 'load' 'buff_A_load_56' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 924 [2/2] (1.64ns)   --->   "%buff_A_load_57 = load i12 %buff_A_addr_120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 924 'load' 'buff_A_load_57' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 2.97>
ST_30 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln31_25 = sext i10 %tmp_132_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 925 'sext' 'sext_ln31_25' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_30 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln31_61 = zext i12 %sext_ln31_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 926 'zext' 'zext_ln31_61' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_30 : Operation 927 [1/1] (0.00ns)   --->   "%buff_A_addr_121 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 927 'getelementptr' 'buff_A_addr_121' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_30 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln31_26 = sext i10 %add_ln31_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 928 'sext' 'sext_ln31_26' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_30 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln31_62 = zext i12 %sext_ln31_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 929 'zext' 'zext_ln31_62' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_30 : Operation 930 [1/1] (0.00ns)   --->   "%buff_A_addr_122 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 930 'getelementptr' 'buff_A_addr_122' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_30 : Operation 931 [2/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 931 'fadd' 'add1_4' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 932 [1/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_load_48, i32 %buff_y2_load_48_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 932 'fmul' 'mul1_47' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 933 [1/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_load_49, i32 %buff_y2_load_49_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 933 'fmul' 'mul1_48' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 934 [2/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_load_50, i32 %buff_y2_load_50_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 934 'fmul' 'mul1_49' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 935 [2/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_load_51, i32 %buff_y2_load_51_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 935 'fmul' 'mul1_50' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 936 [3/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_load_52, i32 %buff_y2_load_52_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 936 'fmul' 'mul1_51' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 937 [3/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_load_53, i32 %buff_y2_load_53_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 937 'fmul' 'mul1_52' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 938 [4/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_load_54, i32 %buff_y2_load_54_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 938 'fmul' 'mul1_53' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 939 [4/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_load_55, i32 %buff_y2_load_55_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 939 'fmul' 'mul1_54' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 940 [1/2] (1.64ns)   --->   "%buff_A_load_56 = load i12 %buff_A_addr_119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 940 'load' 'buff_A_load_56' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 941 [1/2] (1.64ns)   --->   "%buff_A_load_57 = load i12 %buff_A_addr_120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 941 'load' 'buff_A_load_57' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 942 [2/2] (1.64ns)   --->   "%buff_A_load_58 = load i12 %buff_A_addr_121" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 942 'load' 'buff_A_load_58' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 943 [2/2] (1.64ns)   --->   "%buff_A_load_59 = load i12 %buff_A_addr_122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 943 'load' 'buff_A_load_59' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 2.97>
ST_31 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln31_27 = sext i9 %tmp_129_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 944 'sext' 'sext_ln31_27' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_31 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln31_63 = zext i12 %sext_ln31_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 945 'zext' 'zext_ln31_63' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_31 : Operation 946 [1/1] (0.00ns)   --->   "%buff_A_addr_123 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 946 'getelementptr' 'buff_A_addr_123' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_31 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln31_28 = sext i9 %add_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 947 'sext' 'sext_ln31_28' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_31 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln31_64 = zext i12 %sext_ln31_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 948 'zext' 'zext_ln31_64' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_31 : Operation 949 [1/1] (0.00ns)   --->   "%buff_A_addr_124 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 949 'getelementptr' 'buff_A_addr_124' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_31 : Operation 950 [1/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 950 'fadd' 'add1_4' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 951 [1/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_load_50, i32 %buff_y2_load_50_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 951 'fmul' 'mul1_49' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 952 [1/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_load_51, i32 %buff_y2_load_51_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 952 'fmul' 'mul1_50' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 953 [2/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_load_52, i32 %buff_y2_load_52_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 953 'fmul' 'mul1_51' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 954 [2/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_load_53, i32 %buff_y2_load_53_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 954 'fmul' 'mul1_52' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 955 [3/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_load_54, i32 %buff_y2_load_54_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 955 'fmul' 'mul1_53' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 956 [3/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_load_55, i32 %buff_y2_load_55_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 956 'fmul' 'mul1_54' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 957 [4/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_load_56, i32 %buff_y2_load_56_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 957 'fmul' 'mul1_55' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 958 [4/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_load_57, i32 %buff_y2_load_57_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 958 'fmul' 'mul1_56' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 959 [1/2] (1.64ns)   --->   "%buff_A_load_58 = load i12 %buff_A_addr_121" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 959 'load' 'buff_A_load_58' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 960 [1/2] (1.64ns)   --->   "%buff_A_load_59 = load i12 %buff_A_addr_122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 960 'load' 'buff_A_load_59' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 961 [2/2] (1.64ns)   --->   "%buff_A_load_60 = load i12 %buff_A_addr_123" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 961 'load' 'buff_A_load_60' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 962 [2/2] (1.64ns)   --->   "%buff_A_load_61 = load i12 %buff_A_addr_124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 962 'load' 'buff_A_load_61' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 2.97>
ST_32 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln31_29 = sext i8 %tmp_128_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 963 'sext' 'sext_ln31_29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_32 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln31_65 = zext i12 %sext_ln31_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 964 'zext' 'zext_ln31_65' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_32 : Operation 965 [1/1] (0.00ns)   --->   "%buff_A_addr_125 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 965 'getelementptr' 'buff_A_addr_125' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_32 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln31_30 = sext i7 %xor_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 966 'sext' 'sext_ln31_30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_32 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln31_66 = zext i12 %sext_ln31_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 967 'zext' 'zext_ln31_66' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_32 : Operation 968 [1/1] (0.00ns)   --->   "%buff_A_addr_126 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 968 'getelementptr' 'buff_A_addr_126' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_32 : Operation 969 [5/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 969 'fadd' 'add1_5' <Predicate = (!icmp_ln29)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 970 [1/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_load_52, i32 %buff_y2_load_52_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 970 'fmul' 'mul1_51' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 971 [1/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_load_53, i32 %buff_y2_load_53_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 971 'fmul' 'mul1_52' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 972 [2/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_load_54, i32 %buff_y2_load_54_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 972 'fmul' 'mul1_53' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 973 [2/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_load_55, i32 %buff_y2_load_55_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 973 'fmul' 'mul1_54' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 974 [3/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_load_56, i32 %buff_y2_load_56_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 974 'fmul' 'mul1_55' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 975 [3/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_load_57, i32 %buff_y2_load_57_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 975 'fmul' 'mul1_56' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 976 [4/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_load_58, i32 %buff_y2_load_58_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 976 'fmul' 'mul1_57' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 977 [4/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_load_59, i32 %buff_y2_load_59_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 977 'fmul' 'mul1_58' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 978 [1/2] (1.64ns)   --->   "%buff_A_load_60 = load i12 %buff_A_addr_123" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 978 'load' 'buff_A_load_60' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 979 [1/2] (1.64ns)   --->   "%buff_A_load_61 = load i12 %buff_A_addr_124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 979 'load' 'buff_A_load_61' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 980 [2/2] (1.64ns)   --->   "%buff_A_load_62 = load i12 %buff_A_addr_125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 980 'load' 'buff_A_load_62' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 981 [2/2] (1.64ns)   --->   "%buff_A_load_63 = load i12 %buff_A_addr_126" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 981 'load' 'buff_A_load_63' <Predicate = (!icmp_ln29)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 2.97>
ST_33 : Operation 982 [4/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 982 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 983 [1/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_load_54, i32 %buff_y2_load_54_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 983 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 984 [1/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_load_55, i32 %buff_y2_load_55_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 984 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 985 [2/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_load_56, i32 %buff_y2_load_56_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 985 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 986 [2/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_load_57, i32 %buff_y2_load_57_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 986 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 987 [3/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_load_58, i32 %buff_y2_load_58_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 987 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 988 [3/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_load_59, i32 %buff_y2_load_59_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 988 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 989 [4/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_load_60, i32 %buff_y2_load_60_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 989 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 990 [4/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_load_61, i32 %buff_y2_load_61_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 990 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 991 [1/2] (1.64ns)   --->   "%buff_A_load_62 = load i12 %buff_A_addr_125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 991 'load' 'buff_A_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 992 [1/2] (1.64ns)   --->   "%buff_A_load_63 = load i12 %buff_A_addr_126" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 992 'load' 'buff_A_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 34 <SV = 33> <Delay = 2.97>
ST_34 : Operation 993 [3/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 993 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 994 [1/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_load_56, i32 %buff_y2_load_56_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 994 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 995 [1/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_load_57, i32 %buff_y2_load_57_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 995 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 996 [2/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_load_58, i32 %buff_y2_load_58_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 996 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 997 [2/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_load_59, i32 %buff_y2_load_59_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 997 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 998 [3/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_load_60, i32 %buff_y2_load_60_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 998 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 999 [3/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_load_61, i32 %buff_y2_load_61_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 999 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1000 [4/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_load_62, i32 %buff_y2_load_62_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1000 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1001 [4/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_load_63, i32 %buff_y2_load_63_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1001 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.97>
ST_35 : Operation 1002 [2/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1002 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1003 [1/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_load_58, i32 %buff_y2_load_58_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1003 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1004 [1/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_load_59, i32 %buff_y2_load_59_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1004 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1005 [2/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_load_60, i32 %buff_y2_load_60_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1005 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1006 [2/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_load_61, i32 %buff_y2_load_61_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1006 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1007 [3/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_load_62, i32 %buff_y2_load_62_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1007 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1008 [3/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_load_63, i32 %buff_y2_load_63_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1008 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.97>
ST_36 : Operation 1009 [1/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1009 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1010 [1/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_load_60, i32 %buff_y2_load_60_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1010 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1011 [1/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_load_61, i32 %buff_y2_load_61_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1011 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1012 [2/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_load_62, i32 %buff_y2_load_62_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1012 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1013 [2/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_load_63, i32 %buff_y2_load_63_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1013 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.97>
ST_37 : Operation 1014 [5/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1014 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1015 [1/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_load_62, i32 %buff_y2_load_62_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1015 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1016 [1/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_load_63, i32 %buff_y2_load_63_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1016 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.97>
ST_38 : Operation 1017 [4/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1017 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.97>
ST_39 : Operation 1018 [3/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1018 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.97>
ST_40 : Operation 1019 [2/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1019 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.97>
ST_41 : Operation 1020 [1/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1020 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.97>
ST_42 : Operation 1021 [5/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1021 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.97>
ST_43 : Operation 1022 [4/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1022 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.97>
ST_44 : Operation 1023 [3/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1023 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.97>
ST_45 : Operation 1024 [2/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1024 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.97>
ST_46 : Operation 1025 [1/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1025 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.97>
ST_47 : Operation 1026 [5/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1026 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.97>
ST_48 : Operation 1027 [4/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1027 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.97>
ST_49 : Operation 1028 [3/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1028 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.97>
ST_50 : Operation 1029 [2/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1029 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.97>
ST_51 : Operation 1030 [1/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1030 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.97>
ST_52 : Operation 1031 [5/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1031 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.97>
ST_53 : Operation 1032 [4/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1032 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.97>
ST_54 : Operation 1033 [3/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1033 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.97>
ST_55 : Operation 1034 [2/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1034 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.97>
ST_56 : Operation 1035 [1/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1035 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.97>
ST_57 : Operation 1036 [5/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1036 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.97>
ST_58 : Operation 1037 [4/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1037 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.97>
ST_59 : Operation 1038 [3/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1038 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.97>
ST_60 : Operation 1039 [2/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1039 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.97>
ST_61 : Operation 1040 [1/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1040 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.97>
ST_62 : Operation 1041 [5/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1041 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.97>
ST_63 : Operation 1042 [4/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1042 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.97>
ST_64 : Operation 1043 [3/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1043 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.97>
ST_65 : Operation 1044 [2/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1044 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.97>
ST_66 : Operation 1045 [1/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1045 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.97>
ST_67 : Operation 1046 [5/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1046 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.97>
ST_68 : Operation 1047 [4/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1047 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.97>
ST_69 : Operation 1048 [3/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1048 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.97>
ST_70 : Operation 1049 [2/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1049 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.97>
ST_71 : Operation 1050 [1/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1050 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.97>
ST_72 : Operation 1051 [5/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1051 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.97>
ST_73 : Operation 1052 [4/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1052 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.97>
ST_74 : Operation 1053 [3/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1053 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.97>
ST_75 : Operation 1054 [2/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1054 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.97>
ST_76 : Operation 1055 [1/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1055 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.97>
ST_77 : Operation 1056 [5/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1056 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.97>
ST_78 : Operation 1057 [4/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1057 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.97>
ST_79 : Operation 1058 [3/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1058 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.97>
ST_80 : Operation 1059 [2/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1059 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.97>
ST_81 : Operation 1060 [1/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1060 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.97>
ST_82 : Operation 1061 [5/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1061 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.97>
ST_83 : Operation 1062 [4/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1062 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.97>
ST_84 : Operation 1063 [3/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1063 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.97>
ST_85 : Operation 1064 [2/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1064 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.97>
ST_86 : Operation 1065 [1/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1065 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.97>
ST_87 : Operation 1066 [5/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1066 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.97>
ST_88 : Operation 1067 [4/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1067 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.97>
ST_89 : Operation 1068 [3/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1068 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.97>
ST_90 : Operation 1069 [2/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1069 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.97>
ST_91 : Operation 1070 [1/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1070 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.97>
ST_92 : Operation 1071 [5/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1071 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.97>
ST_93 : Operation 1072 [4/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1072 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.97>
ST_94 : Operation 1073 [3/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1073 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.97>
ST_95 : Operation 1074 [2/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1074 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.97>
ST_96 : Operation 1075 [1/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1075 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.97>
ST_97 : Operation 1076 [5/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1076 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.97>
ST_98 : Operation 1077 [4/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1077 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.97>
ST_99 : Operation 1078 [3/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1078 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.97>
ST_100 : Operation 1079 [2/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1079 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.97>
ST_101 : Operation 1080 [1/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1080 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.97>
ST_102 : Operation 1081 [5/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1081 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.97>
ST_103 : Operation 1082 [4/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1082 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.97>
ST_104 : Operation 1083 [3/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1083 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.97>
ST_105 : Operation 1084 [2/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1084 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.97>
ST_106 : Operation 1085 [1/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1085 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.97>
ST_107 : Operation 1086 [5/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1086 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.97>
ST_108 : Operation 1087 [4/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1087 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 2.97>
ST_109 : Operation 1088 [3/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1088 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.97>
ST_110 : Operation 1089 [2/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1089 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.97>
ST_111 : Operation 1090 [1/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1090 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.97>
ST_112 : Operation 1091 [5/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1091 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.97>
ST_113 : Operation 1092 [4/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1092 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.97>
ST_114 : Operation 1093 [3/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1093 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.97>
ST_115 : Operation 1094 [2/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1094 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.97>
ST_116 : Operation 1095 [1/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1095 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.97>
ST_117 : Operation 1096 [5/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1096 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.97>
ST_118 : Operation 1097 [4/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1097 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.97>
ST_119 : Operation 1098 [3/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1098 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.97>
ST_120 : Operation 1099 [2/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1099 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.97>
ST_121 : Operation 1100 [1/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1100 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.97>
ST_122 : Operation 1101 [5/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1101 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.97>
ST_123 : Operation 1102 [4/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1102 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.97>
ST_124 : Operation 1103 [3/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1103 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.97>
ST_125 : Operation 1104 [2/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1104 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.97>
ST_126 : Operation 1105 [1/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1105 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 2.97>
ST_127 : Operation 1106 [5/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1106 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 2.97>
ST_128 : Operation 1107 [4/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1107 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.97>
ST_129 : Operation 1108 [3/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1108 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 2.97>
ST_130 : Operation 1109 [2/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1109 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 2.97>
ST_131 : Operation 1110 [1/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1110 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 2.97>
ST_132 : Operation 1111 [5/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1111 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.97>
ST_133 : Operation 1112 [4/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1112 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 2.97>
ST_134 : Operation 1113 [3/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1113 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 2.97>
ST_135 : Operation 1114 [2/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1114 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 2.97>
ST_136 : Operation 1115 [1/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1115 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 2.97>
ST_137 : Operation 1116 [5/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1116 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 2.97>
ST_138 : Operation 1117 [4/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1117 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 2.97>
ST_139 : Operation 1118 [3/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1118 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 2.97>
ST_140 : Operation 1119 [2/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1119 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 2.97>
ST_141 : Operation 1120 [1/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1120 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 2.97>
ST_142 : Operation 1121 [5/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1121 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 2.97>
ST_143 : Operation 1122 [4/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1122 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 2.97>
ST_144 : Operation 1123 [3/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1123 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 2.97>
ST_145 : Operation 1124 [2/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1124 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 2.97>
ST_146 : Operation 1125 [1/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1125 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 2.97>
ST_147 : Operation 1126 [5/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1126 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 2.97>
ST_148 : Operation 1127 [4/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1127 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 2.97>
ST_149 : Operation 1128 [3/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1128 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 2.97>
ST_150 : Operation 1129 [2/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1129 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 2.97>
ST_151 : Operation 1130 [1/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1130 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 2.97>
ST_152 : Operation 1131 [5/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1131 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 2.97>
ST_153 : Operation 1132 [4/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1132 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 2.97>
ST_154 : Operation 1133 [3/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1133 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 2.97>
ST_155 : Operation 1134 [2/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1134 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 2.97>
ST_156 : Operation 1135 [1/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1135 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 2.97>
ST_157 : Operation 1136 [5/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1136 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 2.97>
ST_158 : Operation 1137 [4/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1137 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 2.97>
ST_159 : Operation 1138 [3/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1138 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 2.97>
ST_160 : Operation 1139 [2/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1139 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 2.97>
ST_161 : Operation 1140 [1/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1140 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 2.97>
ST_162 : Operation 1141 [5/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1141 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 2.97>
ST_163 : Operation 1142 [4/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1142 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 2.97>
ST_164 : Operation 1143 [3/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1143 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 2.97>
ST_165 : Operation 1144 [2/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1144 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 2.97>
ST_166 : Operation 1145 [1/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1145 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 2.97>
ST_167 : Operation 1146 [5/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1146 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 2.97>
ST_168 : Operation 1147 [4/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1147 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 2.97>
ST_169 : Operation 1148 [3/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1148 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 2.97>
ST_170 : Operation 1149 [2/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1149 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 2.97>
ST_171 : Operation 1150 [1/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1150 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 2.97>
ST_172 : Operation 1151 [5/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1151 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 2.97>
ST_173 : Operation 1152 [4/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1152 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 2.97>
ST_174 : Operation 1153 [3/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1153 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 2.97>
ST_175 : Operation 1154 [2/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1154 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 2.97>
ST_176 : Operation 1155 [1/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1155 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 2.97>
ST_177 : Operation 1156 [5/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1156 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 2.97>
ST_178 : Operation 1157 [4/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1157 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 2.97>
ST_179 : Operation 1158 [3/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1158 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 2.97>
ST_180 : Operation 1159 [2/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1159 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 2.97>
ST_181 : Operation 1160 [1/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1160 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 2.97>
ST_182 : Operation 1161 [5/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1161 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 2.97>
ST_183 : Operation 1162 [4/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1162 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 2.97>
ST_184 : Operation 1163 [3/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1163 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 2.97>
ST_185 : Operation 1164 [2/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1164 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 2.97>
ST_186 : Operation 1165 [1/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1165 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 2.97>
ST_187 : Operation 1166 [5/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1166 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 2.97>
ST_188 : Operation 1167 [4/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1167 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 2.97>
ST_189 : Operation 1168 [3/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1168 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 2.97>
ST_190 : Operation 1169 [2/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1169 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 2.97>
ST_191 : Operation 1170 [1/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1170 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 2.97>
ST_192 : Operation 1171 [5/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1171 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 2.97>
ST_193 : Operation 1172 [4/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1172 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 2.97>
ST_194 : Operation 1173 [3/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1173 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 2.97>
ST_195 : Operation 1174 [2/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1174 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 2.97>
ST_196 : Operation 1175 [1/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1175 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 2.97>
ST_197 : Operation 1176 [5/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1176 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 2.97>
ST_198 : Operation 1177 [4/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1177 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 2.97>
ST_199 : Operation 1178 [3/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1178 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 2.97>
ST_200 : Operation 1179 [2/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1179 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 2.97>
ST_201 : Operation 1180 [1/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1180 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 2.97>
ST_202 : Operation 1181 [5/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1181 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 2.97>
ST_203 : Operation 1182 [4/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1182 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 2.97>
ST_204 : Operation 1183 [3/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1183 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 2.97>
ST_205 : Operation 1184 [2/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1184 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 2.97>
ST_206 : Operation 1185 [1/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1185 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 2.97>
ST_207 : Operation 1186 [5/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1186 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 2.97>
ST_208 : Operation 1187 [4/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1187 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 2.97>
ST_209 : Operation 1188 [3/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1188 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 2.97>
ST_210 : Operation 1189 [2/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1189 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 2.97>
ST_211 : Operation 1190 [1/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1190 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 2.97>
ST_212 : Operation 1191 [5/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1191 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 2.97>
ST_213 : Operation 1192 [4/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1192 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 2.97>
ST_214 : Operation 1193 [3/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1193 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 2.97>
ST_215 : Operation 1194 [2/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1194 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 2.97>
ST_216 : Operation 1195 [1/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1195 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 2.97>
ST_217 : Operation 1196 [5/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1196 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 2.97>
ST_218 : Operation 1197 [4/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1197 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 2.97>
ST_219 : Operation 1198 [3/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1198 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 2.97>
ST_220 : Operation 1199 [2/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1199 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 2.97>
ST_221 : Operation 1200 [1/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1200 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 2.97>
ST_222 : Operation 1201 [5/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1201 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 2.97>
ST_223 : Operation 1202 [4/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1202 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 2.97>
ST_224 : Operation 1203 [3/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1203 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 2.97>
ST_225 : Operation 1204 [2/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1204 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 2.97>
ST_226 : Operation 1205 [1/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1205 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 2.97>
ST_227 : Operation 1206 [5/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1206 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 2.97>
ST_228 : Operation 1207 [4/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1207 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 2.97>
ST_229 : Operation 1208 [3/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1208 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 2.97>
ST_230 : Operation 1209 [2/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1209 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 2.97>
ST_231 : Operation 1210 [1/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1210 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 2.97>
ST_232 : Operation 1211 [5/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1211 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 2.97>
ST_233 : Operation 1212 [4/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1212 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 2.97>
ST_234 : Operation 1213 [3/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1213 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 2.97>
ST_235 : Operation 1214 [2/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1214 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 2.97>
ST_236 : Operation 1215 [1/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1215 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 2.97>
ST_237 : Operation 1216 [5/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1216 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 2.97>
ST_238 : Operation 1217 [4/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1217 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 2.97>
ST_239 : Operation 1218 [3/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1218 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 2.97>
ST_240 : Operation 1219 [2/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1219 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 2.97>
ST_241 : Operation 1220 [1/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1220 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 2.97>
ST_242 : Operation 1221 [5/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1221 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 2.97>
ST_243 : Operation 1222 [4/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1222 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 2.97>
ST_244 : Operation 1223 [3/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1223 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 2.97>
ST_245 : Operation 1224 [2/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1224 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 2.97>
ST_246 : Operation 1225 [1/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1225 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 2.97>
ST_247 : Operation 1226 [5/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1226 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 2.97>
ST_248 : Operation 1227 [4/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1227 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 2.97>
ST_249 : Operation 1228 [3/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1228 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 2.97>
ST_250 : Operation 1229 [2/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1229 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 2.97>
ST_251 : Operation 1230 [1/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1230 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 2.97>
ST_252 : Operation 1231 [5/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1231 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 2.97>
ST_253 : Operation 1232 [4/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1232 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 2.97>
ST_254 : Operation 1233 [3/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1233 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 2.97>
ST_255 : Operation 1234 [2/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1234 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 2.97>
ST_256 : Operation 1235 [1/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1235 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 2.97>
ST_257 : Operation 1236 [5/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1236 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 2.97>
ST_258 : Operation 1237 [4/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1237 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 2.97>
ST_259 : Operation 1238 [3/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1238 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 2.97>
ST_260 : Operation 1239 [2/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1239 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 2.97>
ST_261 : Operation 1240 [1/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1240 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 2.97>
ST_262 : Operation 1241 [5/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1241 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 2.97>
ST_263 : Operation 1242 [4/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1242 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 2.97>
ST_264 : Operation 1243 [3/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1243 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 2.97>
ST_265 : Operation 1244 [2/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1244 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 2.97>
ST_266 : Operation 1245 [1/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1245 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 2.97>
ST_267 : Operation 1246 [5/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1246 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 2.97>
ST_268 : Operation 1247 [4/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1247 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 2.97>
ST_269 : Operation 1248 [3/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1248 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 2.97>
ST_270 : Operation 1249 [2/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1249 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 2.97>
ST_271 : Operation 1250 [1/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1250 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 2.97>
ST_272 : Operation 1251 [5/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1251 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 2.97>
ST_273 : Operation 1252 [4/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1252 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 2.97>
ST_274 : Operation 1253 [3/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1253 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 2.97>
ST_275 : Operation 1254 [2/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1254 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 2.97>
ST_276 : Operation 1255 [1/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1255 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 2.97>
ST_277 : Operation 1256 [5/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1256 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 2.97>
ST_278 : Operation 1257 [4/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1257 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 2.97>
ST_279 : Operation 1258 [3/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1258 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 2.97>
ST_280 : Operation 1259 [2/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1259 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 2.97>
ST_281 : Operation 1260 [1/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1260 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 2.97>
ST_282 : Operation 1261 [5/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1261 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 2.97>
ST_283 : Operation 1262 [4/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1262 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 2.97>
ST_284 : Operation 1263 [3/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1263 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 2.97>
ST_285 : Operation 1264 [2/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1264 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 2.97>
ST_286 : Operation 1265 [1/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1265 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 2.97>
ST_287 : Operation 1266 [5/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1266 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 2.97>
ST_288 : Operation 1267 [4/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1267 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 2.97>
ST_289 : Operation 1268 [3/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1268 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 2.97>
ST_290 : Operation 1269 [2/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1269 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 2.97>
ST_291 : Operation 1270 [1/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1270 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 2.97>
ST_292 : Operation 1271 [5/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1271 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 2.97>
ST_293 : Operation 1272 [4/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1272 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 2.97>
ST_294 : Operation 1273 [3/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1273 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 2.97>
ST_295 : Operation 1274 [2/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1274 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 1309 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1309 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 296 <SV = 295> <Delay = 2.97>
ST_296 : Operation 1275 [1/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1275 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 2.97>
ST_297 : Operation 1276 [5/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1276 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 2.97>
ST_298 : Operation 1277 [4/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1277 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 2.97>
ST_299 : Operation 1278 [3/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1278 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 2.97>
ST_300 : Operation 1279 [2/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1279 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 2.97>
ST_301 : Operation 1280 [1/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1280 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 2.97>
ST_302 : Operation 1281 [5/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1281 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 2.97>
ST_303 : Operation 1282 [4/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1282 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 2.97>
ST_304 : Operation 1283 [3/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1283 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 2.97>
ST_305 : Operation 1284 [2/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1284 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 2.97>
ST_306 : Operation 1285 [1/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1285 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 2.97>
ST_307 : Operation 1286 [5/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1286 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 2.97>
ST_308 : Operation 1287 [4/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1287 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 2.97>
ST_309 : Operation 1288 [3/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1288 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 2.97>
ST_310 : Operation 1289 [2/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1289 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 2.97>
ST_311 : Operation 1290 [1/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1290 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 2.97>
ST_312 : Operation 1291 [5/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1291 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 2.97>
ST_313 : Operation 1292 [4/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1292 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 2.97>
ST_314 : Operation 1293 [3/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1293 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 2.97>
ST_315 : Operation 1294 [2/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1294 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 2.97>
ST_316 : Operation 1295 [1/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1295 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 2.97>
ST_317 : Operation 1296 [5/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1296 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 2.97>
ST_318 : Operation 1297 [4/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1297 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 2.97>
ST_319 : Operation 1298 [3/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1298 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 2.97>
ST_320 : Operation 1299 [2/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1299 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 2.97>
ST_321 : Operation 1300 [1/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1300 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 2.97>
ST_322 : Operation 1301 [5/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1301 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 2.97>
ST_323 : Operation 1302 [4/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1302 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 2.97>
ST_324 : Operation 1303 [3/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1303 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 2.97>
ST_325 : Operation 1304 [2/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1304 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 2.97>
ST_326 : Operation 1305 [1/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1305 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 0.69>
ST_327 : Operation 1306 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:6]   --->   Operation 1306 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1307 [1/1] (0.69ns)   --->   "%store_ln31 = store i32 %add1_62, i6 %buff_x2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 1307 'store' 'store_ln31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_327 : Operation 1308 [1/1] (0.00ns)   --->   "%br_ln29 = br void %lp4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:29]   --->   Operation 1308 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.87ns
The critical path consists of the following:
	'alloca' operation ('i') [67]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:29) on local variable 'i' [135]  (0 ns)
	'xor' operation ('xor_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [148]  (0.228 ns)
	'getelementptr' operation ('buff_A_addr_64', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [150]  (0 ns)
	'load' operation ('buff_A_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) on array 'buff_A' [343]  (1.65 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'load' operation ('buff_A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) on array 'buff_A' [340]  (1.65 ns)

 <State 3>: 2.36ns
The critical path consists of the following:
	'add' operation ('add_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [160]  (0.715 ns)
	'getelementptr' operation ('buff_A_addr_68', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [162]  (0 ns)
	'load' operation ('buff_A_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) on array 'buff_A' [355]  (1.65 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [341]  (2.32 ns)

 <State 5>: 2.37ns
The critical path consists of the following:
	'add' operation ('add_ln31_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [172]  (0.725 ns)
	'getelementptr' operation ('buff_A_addr_72', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [174]  (0 ns)
	'load' operation ('buff_A_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) on array 'buff_A' [367]  (1.65 ns)

 <State 6>: 2.37ns
The critical path consists of the following:
	'add' operation ('add_ln31_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [178]  (0.725 ns)
	'getelementptr' operation ('buff_A_addr_74', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [180]  (0 ns)
	'load' operation ('buff_A_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) on array 'buff_A' [373]  (1.65 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [342]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [342]  (2.98 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [342]  (2.98 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [342]  (2.98 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [342]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [345]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [345]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [345]  (2.98 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [345]  (2.98 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [345]  (2.98 ns)

 <State 17>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [348]  (2.98 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [348]  (2.98 ns)

 <State 19>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [348]  (2.98 ns)

 <State 20>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [348]  (2.98 ns)

 <State 21>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [348]  (2.98 ns)

 <State 22>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [351]  (2.98 ns)

 <State 23>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [351]  (2.98 ns)

 <State 24>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [351]  (2.98 ns)

 <State 25>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [351]  (2.98 ns)

 <State 26>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [351]  (2.98 ns)

 <State 27>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [354]  (2.98 ns)

 <State 28>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [354]  (2.98 ns)

 <State 29>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [354]  (2.98 ns)

 <State 30>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [354]  (2.98 ns)

 <State 31>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [354]  (2.98 ns)

 <State 32>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [357]  (2.98 ns)

 <State 33>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [357]  (2.98 ns)

 <State 34>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [357]  (2.98 ns)

 <State 35>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [357]  (2.98 ns)

 <State 36>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [357]  (2.98 ns)

 <State 37>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [360]  (2.98 ns)

 <State 38>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [360]  (2.98 ns)

 <State 39>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [360]  (2.98 ns)

 <State 40>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [360]  (2.98 ns)

 <State 41>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [360]  (2.98 ns)

 <State 42>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [363]  (2.98 ns)

 <State 43>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [363]  (2.98 ns)

 <State 44>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [363]  (2.98 ns)

 <State 45>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [363]  (2.98 ns)

 <State 46>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [363]  (2.98 ns)

 <State 47>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [366]  (2.98 ns)

 <State 48>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [366]  (2.98 ns)

 <State 49>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [366]  (2.98 ns)

 <State 50>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [366]  (2.98 ns)

 <State 51>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [366]  (2.98 ns)

 <State 52>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [369]  (2.98 ns)

 <State 53>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [369]  (2.98 ns)

 <State 54>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [369]  (2.98 ns)

 <State 55>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [369]  (2.98 ns)

 <State 56>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [369]  (2.98 ns)

 <State 57>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [372]  (2.98 ns)

 <State 58>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [372]  (2.98 ns)

 <State 59>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [372]  (2.98 ns)

 <State 60>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [372]  (2.98 ns)

 <State 61>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [372]  (2.98 ns)

 <State 62>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [375]  (2.98 ns)

 <State 63>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [375]  (2.98 ns)

 <State 64>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [375]  (2.98 ns)

 <State 65>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [375]  (2.98 ns)

 <State 66>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [375]  (2.98 ns)

 <State 67>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [378]  (2.98 ns)

 <State 68>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [378]  (2.98 ns)

 <State 69>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [378]  (2.98 ns)

 <State 70>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [378]  (2.98 ns)

 <State 71>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [378]  (2.98 ns)

 <State 72>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [381]  (2.98 ns)

 <State 73>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [381]  (2.98 ns)

 <State 74>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [381]  (2.98 ns)

 <State 75>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [381]  (2.98 ns)

 <State 76>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [381]  (2.98 ns)

 <State 77>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [384]  (2.98 ns)

 <State 78>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [384]  (2.98 ns)

 <State 79>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [384]  (2.98 ns)

 <State 80>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [384]  (2.98 ns)

 <State 81>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [384]  (2.98 ns)

 <State 82>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [387]  (2.98 ns)

 <State 83>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [387]  (2.98 ns)

 <State 84>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [387]  (2.98 ns)

 <State 85>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [387]  (2.98 ns)

 <State 86>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [387]  (2.98 ns)

 <State 87>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [390]  (2.98 ns)

 <State 88>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [390]  (2.98 ns)

 <State 89>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [390]  (2.98 ns)

 <State 90>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [390]  (2.98 ns)

 <State 91>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [390]  (2.98 ns)

 <State 92>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [393]  (2.98 ns)

 <State 93>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [393]  (2.98 ns)

 <State 94>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [393]  (2.98 ns)

 <State 95>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [393]  (2.98 ns)

 <State 96>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [393]  (2.98 ns)

 <State 97>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [396]  (2.98 ns)

 <State 98>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [396]  (2.98 ns)

 <State 99>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [396]  (2.98 ns)

 <State 100>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [396]  (2.98 ns)

 <State 101>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [396]  (2.98 ns)

 <State 102>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [399]  (2.98 ns)

 <State 103>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [399]  (2.98 ns)

 <State 104>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [399]  (2.98 ns)

 <State 105>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [399]  (2.98 ns)

 <State 106>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [399]  (2.98 ns)

 <State 107>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [402]  (2.98 ns)

 <State 108>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [402]  (2.98 ns)

 <State 109>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [402]  (2.98 ns)

 <State 110>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [402]  (2.98 ns)

 <State 111>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [402]  (2.98 ns)

 <State 112>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [405]  (2.98 ns)

 <State 113>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [405]  (2.98 ns)

 <State 114>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [405]  (2.98 ns)

 <State 115>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [405]  (2.98 ns)

 <State 116>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [405]  (2.98 ns)

 <State 117>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [408]  (2.98 ns)

 <State 118>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [408]  (2.98 ns)

 <State 119>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [408]  (2.98 ns)

 <State 120>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [408]  (2.98 ns)

 <State 121>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [408]  (2.98 ns)

 <State 122>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [411]  (2.98 ns)

 <State 123>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [411]  (2.98 ns)

 <State 124>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [411]  (2.98 ns)

 <State 125>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [411]  (2.98 ns)

 <State 126>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [411]  (2.98 ns)

 <State 127>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [414]  (2.98 ns)

 <State 128>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [414]  (2.98 ns)

 <State 129>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [414]  (2.98 ns)

 <State 130>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [414]  (2.98 ns)

 <State 131>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [414]  (2.98 ns)

 <State 132>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [417]  (2.98 ns)

 <State 133>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [417]  (2.98 ns)

 <State 134>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [417]  (2.98 ns)

 <State 135>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [417]  (2.98 ns)

 <State 136>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [417]  (2.98 ns)

 <State 137>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [420]  (2.98 ns)

 <State 138>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [420]  (2.98 ns)

 <State 139>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [420]  (2.98 ns)

 <State 140>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [420]  (2.98 ns)

 <State 141>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [420]  (2.98 ns)

 <State 142>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [423]  (2.98 ns)

 <State 143>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [423]  (2.98 ns)

 <State 144>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [423]  (2.98 ns)

 <State 145>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [423]  (2.98 ns)

 <State 146>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [423]  (2.98 ns)

 <State 147>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [426]  (2.98 ns)

 <State 148>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [426]  (2.98 ns)

 <State 149>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [426]  (2.98 ns)

 <State 150>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [426]  (2.98 ns)

 <State 151>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [426]  (2.98 ns)

 <State 152>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [429]  (2.98 ns)

 <State 153>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [429]  (2.98 ns)

 <State 154>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [429]  (2.98 ns)

 <State 155>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [429]  (2.98 ns)

 <State 156>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [429]  (2.98 ns)

 <State 157>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [432]  (2.98 ns)

 <State 158>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [432]  (2.98 ns)

 <State 159>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [432]  (2.98 ns)

 <State 160>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [432]  (2.98 ns)

 <State 161>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [432]  (2.98 ns)

 <State 162>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [435]  (2.98 ns)

 <State 163>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [435]  (2.98 ns)

 <State 164>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [435]  (2.98 ns)

 <State 165>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [435]  (2.98 ns)

 <State 166>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [435]  (2.98 ns)

 <State 167>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [438]  (2.98 ns)

 <State 168>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [438]  (2.98 ns)

 <State 169>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [438]  (2.98 ns)

 <State 170>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [438]  (2.98 ns)

 <State 171>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [438]  (2.98 ns)

 <State 172>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [441]  (2.98 ns)

 <State 173>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [441]  (2.98 ns)

 <State 174>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [441]  (2.98 ns)

 <State 175>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [441]  (2.98 ns)

 <State 176>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [441]  (2.98 ns)

 <State 177>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [444]  (2.98 ns)

 <State 178>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [444]  (2.98 ns)

 <State 179>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [444]  (2.98 ns)

 <State 180>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [444]  (2.98 ns)

 <State 181>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [444]  (2.98 ns)

 <State 182>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [447]  (2.98 ns)

 <State 183>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [447]  (2.98 ns)

 <State 184>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [447]  (2.98 ns)

 <State 185>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [447]  (2.98 ns)

 <State 186>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [447]  (2.98 ns)

 <State 187>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [450]  (2.98 ns)

 <State 188>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [450]  (2.98 ns)

 <State 189>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [450]  (2.98 ns)

 <State 190>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [450]  (2.98 ns)

 <State 191>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [450]  (2.98 ns)

 <State 192>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [453]  (2.98 ns)

 <State 193>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [453]  (2.98 ns)

 <State 194>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [453]  (2.98 ns)

 <State 195>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [453]  (2.98 ns)

 <State 196>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [453]  (2.98 ns)

 <State 197>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [456]  (2.98 ns)

 <State 198>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [456]  (2.98 ns)

 <State 199>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [456]  (2.98 ns)

 <State 200>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [456]  (2.98 ns)

 <State 201>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [456]  (2.98 ns)

 <State 202>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [459]  (2.98 ns)

 <State 203>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [459]  (2.98 ns)

 <State 204>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [459]  (2.98 ns)

 <State 205>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [459]  (2.98 ns)

 <State 206>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [459]  (2.98 ns)

 <State 207>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [462]  (2.98 ns)

 <State 208>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [462]  (2.98 ns)

 <State 209>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [462]  (2.98 ns)

 <State 210>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [462]  (2.98 ns)

 <State 211>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [462]  (2.98 ns)

 <State 212>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [465]  (2.98 ns)

 <State 213>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [465]  (2.98 ns)

 <State 214>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [465]  (2.98 ns)

 <State 215>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [465]  (2.98 ns)

 <State 216>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [465]  (2.98 ns)

 <State 217>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [468]  (2.98 ns)

 <State 218>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [468]  (2.98 ns)

 <State 219>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [468]  (2.98 ns)

 <State 220>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [468]  (2.98 ns)

 <State 221>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [468]  (2.98 ns)

 <State 222>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [471]  (2.98 ns)

 <State 223>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [471]  (2.98 ns)

 <State 224>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [471]  (2.98 ns)

 <State 225>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [471]  (2.98 ns)

 <State 226>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [471]  (2.98 ns)

 <State 227>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [474]  (2.98 ns)

 <State 228>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [474]  (2.98 ns)

 <State 229>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [474]  (2.98 ns)

 <State 230>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [474]  (2.98 ns)

 <State 231>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [474]  (2.98 ns)

 <State 232>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [477]  (2.98 ns)

 <State 233>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [477]  (2.98 ns)

 <State 234>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [477]  (2.98 ns)

 <State 235>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [477]  (2.98 ns)

 <State 236>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [477]  (2.98 ns)

 <State 237>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [480]  (2.98 ns)

 <State 238>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [480]  (2.98 ns)

 <State 239>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [480]  (2.98 ns)

 <State 240>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [480]  (2.98 ns)

 <State 241>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [480]  (2.98 ns)

 <State 242>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [483]  (2.98 ns)

 <State 243>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [483]  (2.98 ns)

 <State 244>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [483]  (2.98 ns)

 <State 245>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [483]  (2.98 ns)

 <State 246>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [483]  (2.98 ns)

 <State 247>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [486]  (2.98 ns)

 <State 248>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [486]  (2.98 ns)

 <State 249>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [486]  (2.98 ns)

 <State 250>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [486]  (2.98 ns)

 <State 251>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [486]  (2.98 ns)

 <State 252>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [489]  (2.98 ns)

 <State 253>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [489]  (2.98 ns)

 <State 254>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [489]  (2.98 ns)

 <State 255>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [489]  (2.98 ns)

 <State 256>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [489]  (2.98 ns)

 <State 257>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [492]  (2.98 ns)

 <State 258>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [492]  (2.98 ns)

 <State 259>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [492]  (2.98 ns)

 <State 260>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [492]  (2.98 ns)

 <State 261>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [492]  (2.98 ns)

 <State 262>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [495]  (2.98 ns)

 <State 263>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [495]  (2.98 ns)

 <State 264>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [495]  (2.98 ns)

 <State 265>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [495]  (2.98 ns)

 <State 266>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [495]  (2.98 ns)

 <State 267>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [498]  (2.98 ns)

 <State 268>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [498]  (2.98 ns)

 <State 269>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [498]  (2.98 ns)

 <State 270>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [498]  (2.98 ns)

 <State 271>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [498]  (2.98 ns)

 <State 272>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [501]  (2.98 ns)

 <State 273>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [501]  (2.98 ns)

 <State 274>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [501]  (2.98 ns)

 <State 275>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [501]  (2.98 ns)

 <State 276>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [501]  (2.98 ns)

 <State 277>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [504]  (2.98 ns)

 <State 278>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [504]  (2.98 ns)

 <State 279>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [504]  (2.98 ns)

 <State 280>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [504]  (2.98 ns)

 <State 281>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [504]  (2.98 ns)

 <State 282>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [507]  (2.98 ns)

 <State 283>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [507]  (2.98 ns)

 <State 284>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [507]  (2.98 ns)

 <State 285>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [507]  (2.98 ns)

 <State 286>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [507]  (2.98 ns)

 <State 287>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [510]  (2.98 ns)

 <State 288>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [510]  (2.98 ns)

 <State 289>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [510]  (2.98 ns)

 <State 290>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [510]  (2.98 ns)

 <State 291>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [510]  (2.98 ns)

 <State 292>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [513]  (2.98 ns)

 <State 293>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [513]  (2.98 ns)

 <State 294>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [513]  (2.98 ns)

 <State 295>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [513]  (2.98 ns)

 <State 296>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [513]  (2.98 ns)

 <State 297>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [516]  (2.98 ns)

 <State 298>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [516]  (2.98 ns)

 <State 299>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [516]  (2.98 ns)

 <State 300>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [516]  (2.98 ns)

 <State 301>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [516]  (2.98 ns)

 <State 302>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [519]  (2.98 ns)

 <State 303>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [519]  (2.98 ns)

 <State 304>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [519]  (2.98 ns)

 <State 305>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [519]  (2.98 ns)

 <State 306>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [519]  (2.98 ns)

 <State 307>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [522]  (2.98 ns)

 <State 308>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [522]  (2.98 ns)

 <State 309>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [522]  (2.98 ns)

 <State 310>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [522]  (2.98 ns)

 <State 311>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [522]  (2.98 ns)

 <State 312>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [525]  (2.98 ns)

 <State 313>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [525]  (2.98 ns)

 <State 314>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [525]  (2.98 ns)

 <State 315>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [525]  (2.98 ns)

 <State 316>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [525]  (2.98 ns)

 <State 317>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [528]  (2.98 ns)

 <State 318>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [528]  (2.98 ns)

 <State 319>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [528]  (2.98 ns)

 <State 320>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [528]  (2.98 ns)

 <State 321>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [528]  (2.98 ns)

 <State 322>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [531]  (2.98 ns)

 <State 323>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [531]  (2.98 ns)

 <State 324>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [531]  (2.98 ns)

 <State 325>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [531]  (2.98 ns)

 <State 326>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) [531]  (2.98 ns)

 <State 327>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) of variable 'add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31 on array 'buff_x2' [532]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
