{"Source Block": ["oh/elink/hdl/etx_protocol.v@128:138@HdlStmAssign", "\t\t          burst_type_match          & //same types\n\t\t          burst_addr_match;            //inc by 8\n   \t\t\t      \n   //Stall for all etx pipeline\n   assign etx_wr_wait = (tx_wr_wait & etx_write)  | tx_io_wait;\n   assign etx_rd_wait = (tx_rd_wait & ~etx_write) | tx_io_wait;\n        \nendmodule // etx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n// End:\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@127:137", "\t       \t         (etx_datamode[1:0]==2'b11) & //double only\n\t\t          burst_type_match          & //same types\n\t\t          burst_addr_match;            //inc by 8\n   \t\t\t      \n   //Stall for all etx pipeline\n   assign etx_wr_wait = (tx_wr_wait & etx_write)  | tx_io_wait;\n   assign etx_rd_wait = (tx_rd_wait & ~etx_write) | tx_io_wait;\n        \nendmodule // etx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n"]], "Diff Content": {"Delete": [[133, "   assign etx_rd_wait = (tx_rd_wait & ~etx_write) | tx_io_wait;\n"]], "Add": [[133, "   assign etx_wr_wait = tx_wr_wait  | tx_io_wait;\n"], [133, "   assign etx_rd_wait = tx_rd_wait  | tx_io_wait;\n"]]}}