<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMBaseInfo.h' l='204' type='18'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMBaseInfo.h' l='230' c='_ZN4llvm5ARMIIL16AddrModeToStringENS0_8AddrModeE'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMBaseInfo.h' l='204'>// i8 * 4, with unscaled offset in MCInst</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5979' c='_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='1567' c='_ZL24estimateRSStackSizeLimitRN4llvm15MachineFunctionEPKNS_19TargetFrameLoweringERb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='689' u='r' c='_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoEPKNS_18TargetRegisterInfoE'/>
