# -------------------------------------------------------------------
# Encoder IO
# -------------------------------------------------------------------
set_property PACKAGE_PIN V11  [get_ports {AM0_PAD_IO[0]}];
set_property PACKAGE_PIN AA11 [get_ports {BM0_PAD_IO[0]}];
set_property PACKAGE_PIN AA14 [get_ports {ZM0_PAD_IO[0]}];

set_property PACKAGE_PIN V13  [get_ports {AM0_PAD_IO[1]}];
set_property PACKAGE_PIN Y12  [get_ports {BM0_PAD_IO[1]}];
set_property PACKAGE_PIN Y14  [get_ports {ZM0_PAD_IO[1]}];

set_property PACKAGE_PIN W11  [get_ports {AM0_PAD_IO[2]}];
set_property PACKAGE_PIN AB11 [get_ports {BM0_PAD_IO[2]}];
set_property PACKAGE_PIN AA15 [get_ports {ZM0_PAD_IO[2]}];

set_property PACKAGE_PIN V14  [get_ports {AM0_PAD_IO[3]}];
set_property PACKAGE_PIN Y13  [get_ports {BM0_PAD_IO[3]}];
set_property PACKAGE_PIN Y15  [get_ports {ZM0_PAD_IO[3]}];

set_property PACKAGE_PIN V15  [get_ports {AS0_PAD_IO[0]}];
set_property PACKAGE_PIN W12  [get_ports {BS0_PAD_IO[0]}];
set_property PACKAGE_PIN U19  [get_ports {ZS0_PAD_IO[0]}];

set_property PACKAGE_PIN V16  [get_ports {AS0_PAD_IO[1]}];
set_property PACKAGE_PIN R17  [get_ports {BS0_PAD_IO[1]}];
set_property PACKAGE_PIN V18  [get_ports {ZS0_PAD_IO[1]}];

set_property PACKAGE_PIN W15  [get_ports {AS0_PAD_IO[2]}];
set_property PACKAGE_PIN W13  [get_ports {BS0_PAD_IO[2]}];
set_property PACKAGE_PIN V19  [get_ports {ZS0_PAD_IO[2]}];

set_property PACKAGE_PIN W16  [get_ports {AS0_PAD_IO[3]}];
set_property PACKAGE_PIN T17  [get_ports {BS0_PAD_IO[3]}];
set_property PACKAGE_PIN W18  [get_ports {ZS0_PAD_IO[3]}];

# -------------------------------------------------------------------
# TTL and LVDS IO
# -------------------------------------------------------------------
set_property PACKAGE_PIN M2  [get_ports {LVDSIN_PAD_I[0]}];
set_property PACKAGE_PIN N1  [get_ports {LVDSIN_PAD_I[1]}];
set_property PACKAGE_PIN M1  [get_ports {LVDSOUT_PAD_O[0]}];
set_property PACKAGE_PIN P1  [get_ports {LVDSOUT_PAD_O[1]}];

set_property PACKAGE_PIN M4  [get_ports {TTLIN_PAD_I[0]}];
set_property PACKAGE_PIN J2  [get_ports {TTLIN_PAD_I[1]}];
set_property PACKAGE_PIN M3  [get_ports {TTLIN_PAD_I[2]}];
set_property PACKAGE_PIN J1  [get_ports {TTLIN_PAD_I[3]}];
set_property PACKAGE_PIN K7  [get_ports {TTLIN_PAD_I[4]}];
set_property PACKAGE_PIN J3  [get_ports {TTLIN_PAD_I[5]}];

set_property PACKAGE_PIN P7  [get_ports {TTLOUT_PAD_O[0]}];
set_property PACKAGE_PIN L2  [get_ports {TTLOUT_PAD_O[1]}];
set_property PACKAGE_PIN R7  [get_ports {TTLOUT_PAD_O[2]}];
set_property PACKAGE_PIN L1  [get_ports {TTLOUT_PAD_O[3]}];
set_property PACKAGE_PIN N4  [get_ports {TTLOUT_PAD_O[4]}];
set_property PACKAGE_PIN P3  [get_ports {TTLOUT_PAD_O[5]}];
set_property PACKAGE_PIN N3  [get_ports {TTLOUT_PAD_O[6]}];
set_property PACKAGE_PIN P2  [get_ports {TTLOUT_PAD_O[7]}];
set_property PACKAGE_PIN L7  [get_ports {TTLOUT_PAD_O[8]}];
set_property PACKAGE_PIN K2  [get_ports {TTLOUT_PAD_O[9]}];

# -------------------------------------------------------------------
# Slow Controller SPI Interface)
# -------------------------------------------------------------------
set_property PACKAGE_PIN K4 [get_ports {SPI_SCLK_O}];
set_property PACKAGE_PIN K3 [get_ports {SPI_DAT_I }];
set_property PACKAGE_PIN N8 [get_ports {SPI_SCLK_I}];
set_property PACKAGE_PIN P8 [get_ports {SPI_DAT_O }];

# -------------------------------------------------------------------
# FMC Differential Pins
# -------------------------------------------------------------------
set_property PACKAGE_PIN R8   [get_ports {FMC_PRSNT     }];  # "R8.JX2_SE_1.JX2.14.FMC_PRSNT"
set_property PACKAGE_PIN H3   [get_ports {FMC_LA_N[3]   }];  # "H3.JX1_LVDS_0_N.JX1.13.LA03_N"
set_property PACKAGE_PIN H4   [get_ports {FMC_LA_P[3]   }];  # "H4.JX1_LVDS_0_P.JX1.11.LA03_P"
set_property PACKAGE_PIN G2   [get_ports {FMC_LA_N[8]   }];  # "G2.JX1_LVDS_2_N.JX1.19.LA08_N"
set_property PACKAGE_PIN G3   [get_ports {FMC_LA_P[8]   }];  # "G3.JX1_LVDS_2_P.JX1.17.LA08_P"
set_property PACKAGE_PIN F4   [get_ports {FMC_LA_N[12]  }];  # "F4.JX1_LVDS_4_N.JX1.25.LA12_N"
set_property PACKAGE_PIN G4   [get_ports {FMC_LA_P[12]  }];  # "G4.JX1_LVDS_4_P.JX1.23.LA12_P"
set_property PACKAGE_PIN F6   [get_ports {FMC_LA_N[16]  }];  # "F6.JX1_LVDS_6_N.JX1.31.LA16_N"
set_property PACKAGE_PIN G6   [get_ports {FMC_LA_P[16]  }];  # "G6.JX1_LVDS_6_P.JX1.29.LA16_P"
set_property PACKAGE_PIN D8   [get_ports {FMC_LA_N[20]  }];  # "D8.JX1_LVDS_8_N.JX1.37.LA20_N"
set_property PACKAGE_PIN E8   [get_ports {FMC_LA_P[20]  }];  # "E8.JX1_LVDS_8_P.JX1.35.LA20_P"
set_property PACKAGE_PIN C5   [get_ports {FMC_LA_N[22]  }];  # "C5.JX1_LVDS_10_N.JX1.43.LA01_CC_N"
set_property PACKAGE_PIN C6   [get_ports {FMC_LA_P[22]  }];  # "C6.JX1_LVDS_10_P.JX1.41.LA01_CC_P"
set_property PACKAGE_PIN C1   [get_ports {FMC_LA_N[1]   }];  # "C1.JX1_LVDS_14_N.JX1.55.LA22_N"
set_property PACKAGE_PIN D1   [get_ports {FMC_LA_P[1]   }];  # "D1.JX1_LVDS_14_P.JX1.53.LA22_P"
set_property PACKAGE_PIN D2   [get_ports {FMC_LA_N[25]  }];  # "D2.JX1_LVDS_16_N.JX1.63.LA25_N"
set_property PACKAGE_PIN E2   [get_ports {FMC_LA_P[25]  }];  # "E2.JX1_LVDS_16_P.JX1.61.LA25_P"
set_property PACKAGE_PIN E7   [get_ports {FMC_LA_N[29]  }];  # "E7.JX1_LVDS_18_N.JX1.69.LA29_N"
set_property PACKAGE_PIN F7   [get_ports {FMC_LA_P[29]  }];  # "F7.JX1_LVDS_18_P.JX1.67.LA29_P"
set_property PACKAGE_PIN G7   [get_ports {FMC_LA_N[31]  }];  # "G7.JX1_LVDS_20_N.JX1.75.LA31_N"
set_property PACKAGE_PIN G8   [get_ports {FMC_LA_P[31]  }];  # "G8.JX1_LVDS_20_P.JX1.73.LA31_P"
set_property PACKAGE_PIN B6   [get_ports {FMC_LA_N[33]  }];  # "B6.JX1_LVDS_22_N.JX1.83.LA33_N"
set_property PACKAGE_PIN B7   [get_ports {FMC_LA_P[33]  }];  # "B7.JX1_LVDS_22_P.JX1.81.LA33_P"
set_property PACKAGE_PIN E5   [get_ports {FMC_LA_N[2]   }];  # "E5.JX1_LVDS_1_N.JX1.14.LA02_N"
set_property PACKAGE_PIN F5   [get_ports {FMC_LA_P[2]   }];  # "F5.JX1_LVDS_1_P.JX1.12.LA02_P"
set_property PACKAGE_PIN F1   [get_ports {FMC_LA_N[4]   }];  # "F1.JX1_LVDS_3_N.JX1.20.LA04_N"
set_property PACKAGE_PIN F2   [get_ports {FMC_LA_P[4]   }];  # "F2.JX1_LVDS_3_P.JX1.18.LA04_P"
set_property PACKAGE_PIN E3   [get_ports {FMC_LA_N[7]   }];  # "E3.JX1_LVDS_5_N.JX1.26.LA07_N"
set_property PACKAGE_PIN E4   [get_ports {FMC_LA_P[7]   }];  # "E4.JX1_LVDS_5_P.JX1.24.LA07_P"
set_property PACKAGE_PIN B1   [get_ports {FMC_LA_N[11]  }];  # "B1.JX1_LVDS_7_N.JX1.32.LA11_N"
set_property PACKAGE_PIN B2   [get_ports {FMC_LA_P[11]  }];  # "B2.JX1_LVDS_7_P.JX1.30.LA11_P"
set_property PACKAGE_PIN G1   [get_ports {FMC_LA_N[15]  }];  # "G1.JX1_LVDS_9_N.JX1.38.LA15_N"
set_property PACKAGE_PIN H1   [get_ports {FMC_LA_P[15]  }];  # "H1.JX1_LVDS_9_P.JX1.36.LA15_P"
set_property PACKAGE_PIN C4   [get_ports {FMC_LA_N[19]  }];  # "C4.JX1_LVDS_11_N.JX1.44.LA00_CC_N"
set_property PACKAGE_PIN D5   [get_ports {FMC_LA_P[19]  }];  # "D5.JX1_LVDS_11_P.JX1.42.LA00_CC_P"
set_property PACKAGE_PIN C3   [get_ports {FMC_LA_N[0]   }];  # "C3.JX1_LVDS_13_N.JX1.50.LA19_N"
set_property PACKAGE_PIN D3   [get_ports {FMC_LA_P[0]   }];  # "D3.JX1_LVDS_13_P.JX1.48.LA19_P"
set_property PACKAGE_PIN A1   [get_ports {FMC_LA_N[21]  }];  # "A1.JX1_LVDS_15_N.JX1.56.LA21_N"
set_property PACKAGE_PIN A2   [get_ports {FMC_LA_P[21]  }];  # "A2.JX1_LVDS_15_P.JX1.54.LA21_P"
set_property PACKAGE_PIN D6   [get_ports {FMC_LA_N[24]  }];  # "D6.JX1_LVDS_17_N.JX1.64.LA24_N"
set_property PACKAGE_PIN D7   [get_ports {FMC_LA_P[24]  }];  # "D7.JX1_LVDS_17_P.JX1.62.LA24_P"
set_property PACKAGE_PIN A4   [get_ports {FMC_LA_N[28]  }];  # "A4.JX1_LVDS_19_N.JX1.70.LA28_N"
set_property PACKAGE_PIN A5   [get_ports {FMC_LA_P[28]  }];  # "A5.JX1_LVDS_19_P.JX1.68.LA28_P"
set_property PACKAGE_PIN A6   [get_ports {FMC_LA_N[30]  }];  # "A6.JX1_LVDS_21_N.JX1.76.LA30_N"
set_property PACKAGE_PIN A7   [get_ports {FMC_LA_P[30]  }];  # "A7.JX1_LVDS_21_P.JX1.74.LA30_P"
set_property PACKAGE_PIN B8   [get_ports {FMC_LA_N[32]  }];  # "B8.JX1_LVDS_23_N.JX1.84.LA32_N"
set_property PACKAGE_PIN C8   [get_ports {FMC_LA_P[32]  }];  # "C8.JX1_LVDS_23_P.JX1.82.LA32_P"
set_property PACKAGE_PIN R2   [get_ports {FMC_LA_N[5]   }];  # "R2.JX2_LVDS_14_N.JX2.63.LA05_N"
set_property PACKAGE_PIN R3   [get_ports {FMC_LA_P[5]   }];  # "R3.JX2_LVDS_14_P.JX2.61.LA05_P"
set_property PACKAGE_PIN K5   [get_ports {FMC_LA_N[9]   }];  # "K5.JX2_LVDS_16_N.JX2.69.LA09_N"
set_property PACKAGE_PIN J5   [get_ports {FMC_LA_P[9]   }];  # "J5.JX2_LVDS_16_P.JX2.67.LA09_P"
set_property PACKAGE_PIN J6   [get_ports {FMC_LA_N[13]  }];  # "J6.JX2_LVDS_18_N.JX2.75.LA13_N"
set_property PACKAGE_PIN J7   [get_ports {FMC_LA_P[13]  }];  # "J7.JX2_LVDS_18_P.JX2.73.LA13_P"
set_property PACKAGE_PIN K8   [get_ports {FMC_LA_N[23]  }];  # "K8.JX2_LVDS_20_N.JX2.83.LA23_N"
set_property PACKAGE_PIN J8   [get_ports {FMC_LA_P[23]  }];  # "J8.JX2_LVDS_20_P.JX2.81.LA23_P"
set_property PACKAGE_PIN M7   [get_ports {FMC_LA_N[26]  }];  # "M7.JX2_LVDS_22_N.JX2.89.LA26_N"
set_property PACKAGE_PIN M8   [get_ports {FMC_LA_P[26]  }];  # "M8.JX2_LVDS_22_P.JX2.87.LA26_P"
set_property PACKAGE_PIN L4   [get_ports {FMC_LA_N[17]  }];  # "L4.JX2_LVDS_11_N.JX2.50.LA17_CC_N"
set_property PACKAGE_PIN L5   [get_ports {FMC_LA_P[17]  }];  # "L5.JX2_LVDS_11_P.JX2.48.LA17_CC_P"
set_property PACKAGE_PIN U1   [get_ports {FMC_LA_N[18]  }];  # "U1.JX2_LVDS_13_N.JX2.56.LA18_CC_N"
set_property PACKAGE_PIN U2   [get_ports {FMC_LA_P[18]  }];  # "U2.JX2_LVDS_13_P.JX2.54.LA18_CC_P"
set_property PACKAGE_PIN M6   [get_ports {FMC_LA_N[6]   }];  # "M6.JX2_LVDS_15_N.JX2.64.LA06_N"
set_property PACKAGE_PIN L6   [get_ports {FMC_LA_P[6]   }];  # "L6.JX2_LVDS_15_P.JX2.62.LA06_P"
set_property PACKAGE_PIN R4   [get_ports {FMC_LA_N[10]  }];  # "R4.JX2_LVDS_17_N.JX2.70.LA10_N"
set_property PACKAGE_PIN R5   [get_ports {FMC_LA_P[10]  }];  # "R5.JX2_LVDS_17_P.JX2.68.LA10_P"
set_property PACKAGE_PIN P5   [get_ports {FMC_LA_N[14]  }];  # "P5.JX2_LVDS_19_N.JX2.76.LA14_N"
set_property PACKAGE_PIN P6   [get_ports {FMC_LA_P[14]  }];  # "P6.JX2_LVDS_19_P.JX2.74.LA14_P"
set_property PACKAGE_PIN N5   [get_ports {FMC_LA_N[27]  }];  # "N5.JX2_LVDS_21_N.JX2.84.LA27_N"
set_property PACKAGE_PIN N6   [get_ports {FMC_LA_P[27]  }];  # "N6.JX2_LVDS_21_P.JX2.82.LA27_P"
set_property PACKAGE_PIN T1   [get_ports {FMC_CLK0_M2C_N}];  # "T1.JX2_LVDS_12_N.JX2.55.CLK0_M2C_N"
set_property PACKAGE_PIN T2   [get_ports {FMC_CLK0_M2C_P}];  # "T2.JX2_LVDS_12_P.JX2.53.CLK0_M2C_P"
set_property PACKAGE_PIN B3   [get_ports {FMC_CLK1_M2C_N}];  # "B3.JX1_LVDS_12_N.JX1.49.CLK0_C2M_N"
set_property PACKAGE_PIN B4   [get_ports {FMC_CLK1_M2C_P}];  # "B4.JX1_LVDS_12_P.JX1.47.CLK0_C2M_P"

# -------------------------------------------------------------------
# MGT REF CLKS - Bank 112
# ----------------------------------------------------------------------------
set_property PACKAGE_PIN U9 [get_ports GTXCLK0_P]
set_property PACKAGE_PIN V9 [get_ports GTXCLK0_N]
set_property PACKAGE_PIN U5 [get_ports GTXCLK1_P]
set_property PACKAGE_PIN V5 [get_ports GTXCLK1_N]

# -------------------------------------------------------------------
# MGT Timing Constraints
# -------------------------------------------------------------------
create_clock -period 8.000  [get_ports GTXCLK0_P]
create_clock -period 6.400  [get_ports GTXCLK1_P]
create_clock -period 6.400  [get_ports FMC_CLK0_M2C_P]
create_clock -period 6.400  [get_ports FMC_CLK1_M2C_P]

# Async false reset paths
set_false_path -to [get_pins -hierarchical -filter {NAME =~ *_txfsmresetdone_r*/CLR}]
set_false_path -to [get_pins -hierarchical -filter {NAME =~ *_txfsmresetdone_r*/D}]
set_false_path -to [get_pins -hierarchical -filter {NAME =~ *reset_on_error_in_r*/D}]

# Status register reads from GTX Loopback -> AXI
set_clock_groups -asynchronous \
    -group clk_fpga_0 \
    -group FMC_CLK0_M2C_P \
    -group FMC_CLK1_M2C_P \
    -group [get_clocks -filter {NAME =~ *TXOUTCLK}]

# set_false_path -from [get_clocks -filter {NAME =~ *TXOUTCLK}] -to [get_clocks clk_fpga_0]

# -------------------------------------------------------------------
# FMC MGTs - Bank 112
# -------------------------------------------------------------------
set_property LOC GTXE2_CHANNEL_X0Y0 \
[get_cells FMC_GEN.fmc_inst/fmcgtx_exdes_i/fmcgtx_support_i/fmcgtx_init_i/U0/fmcgtx_i/gt0_fmcgtx_i/gtxe2_i]

# -------------------------------------------------------------------
# SFP MGTs - Bank 112
# -------------------------------------------------------------------
set_property LOC GTXE2_CHANNEL_X0Y1 \
[get_cells SFP_GEN.sfp_inst/sfpgtx_exdes_i/sfpgtx_support_i/sfpgtx_init_i/U0/sfpgtx_i/gt0_sfpgtx_i/gtxe2_i]

set_property LOC GTXE2_CHANNEL_X0Y2 \
[get_cells SFP_GEN.sfp_inst/sfpgtx_exdes_i/sfpgtx_support_i/sfpgtx_init_i/U0/sfpgtx_i/gt1_sfpgtx_i/gtxe2_i]

set_property LOC GTXE2_CHANNEL_X0Y3 \
[get_cells SFP_GEN.sfp_inst/sfpgtx_exdes_i/sfpgtx_support_i/sfpgtx_init_i/U0/sfpgtx_i/gt2_sfpgtx_i/gtxe2_i]

# -------------------------------------------------------------------
# IOB Packing Constraints
# -------------------------------------------------------------------
set_property IOB true [get_cells -hierarchical la_counter_reg[*]]
set_property IOB true [get_cells -hierarchical fmc_din_n_reg[*]]
set_property IOB true [get_cells -hierarchical fmc_din_p_reg[*]]

# -------------------------------------------------------------------
# IOSTANDARD VCCOIO Constraints
# -------------------------------------------------------------------
# Set the bank voltage for IO Bank 34 to 1.8V by default.
set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 34]];
# Set the bank voltage for IO Bank 35 to 1.8V by default.
set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 35]];
# Set the bank voltage for IO Bank 13 to 3.3V by default.
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 13]];

# -------------------------------------------------------------------
# Override Differential Pairs' IOSTANDARD
# -------------------------------------------------------------------
set_property IOSTANDARD LVDS [get_ports FMC_CLK0_M2C_P]
set_property IOSTANDARD LVDS [get_ports FMC_CLK1_M2C_P]
