<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:14:8" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="c" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.i30.store.3" OrigAccess-DebugLoc="HLS/core.cpp:14:8" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:46:15" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem3" VarName="op" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.i.load.3" OrigAccess-DebugLoc="HLS/core.cpp:46:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:27:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem0" VarName="a" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.i9.load.3" OrigAccess-DebugLoc="HLS/core.cpp:27:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:30:15" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem0" VarName="a" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.i9.load.6" OrigAccess-DebugLoc="HLS/core.cpp:30:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:141:7" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="c" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.i14.store.4" OrigAccess-DebugLoc="HLS/core.cpp:141:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:60:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem0" VarName="a" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.i19.load.3" OrigAccess-DebugLoc="HLS/core.cpp:60:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:63:15" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem0" VarName="a" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.i19.load.6" OrigAccess-DebugLoc="HLS/core.cpp:63:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:66:16" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem3" VarName="op" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.i19.load.10" OrigAccess-DebugLoc="HLS/core.cpp:66:16" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:141:7" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="c" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)" OrigID="for.inc.i24.store.4" OrigAccess-DebugLoc="HLS/core.cpp:141:7" OrigDirection="write"/>
</VitisHLS:BurstInfo>

