hmLoadTOC({items:[
{tp:"topiclink",bs:0,lv:1,cp:"Introduction",hf:"index.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:1,lv:2,cp:"Architecture Overview",hf:"architecture-overview.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:2,lv:3,cp:"Chapter 1 - System Overview",hf:"chapter-1_.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:3,lv:4,cp:"1.1 Purpose and Audience",hf:"purpose-and-audiencechapter1.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:4,lv:4,cp:"1.2 Design Goals and Guiding Principles",hf:"chapter-1_2---design-goals-and.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:5,lv:4,cp:"1.3 Target Architecture",hf:"chapter-1_3---major-architectu.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:6,lv:4,cp:"1.4 Major Architectural Layers",hf:"chapter-1_4---architectural-in.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:7,lv:4,cp:"1.5 Non-Goals",hf:"1_5-non-goalschapter1.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:8,lv:4,cp:"1.6 Control and Data Flow",hf:"1_6-control-and-data-flowchapter1.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:9,lv:4,cp:"1.7 Architectural Invariants",hf:"1_7-architectural-invariants.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:10,lv:4,cp:"1.8 How to Read This Guide",hf:"1_8-how-to-read-this-guidechapter1.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:11,lv:3,cp:"Chapter 2 - Execution Model",hf:"chapter-2---execution-model.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:12,lv:4,cp:"2.1 Purpose of this Chapter",hf:"chapter-2_1-purpose-of-this-ch.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:13,lv:4,cp:"2.2 Cycle-Base Execution Model",hf:"chapter-2_2-cycle-base-executi.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:14,lv:4,cp:"2.3 Responsibilities of the AlphaCPU Run Loop",hf:"chapter-2_3-responsibilities-o.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:15,lv:4,cp:"2.4 Execution Phases per Cycle",hf:"chapter-2_4---execution-phases.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:16,lv:4,cp:"2.5 Execution Progress and Stalls",hf:"chapter-2_5-execution-progress.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:17,lv:4,cp:"2.6 Speculation Policy",hf:"chapter-2_6-speculation-policy.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:18,lv:4,cp:"2.7 Execution and Commit Semantics",hf:"chapter-2_7-execution-and-comm.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:19,lv:4,cp:"2.8 Interaction with SMP Systems",hf:"chapter-2_8-interaction-with-s.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:20,lv:4,cp:"2.9 Relationship to Other Chapters",hf:"chapter-2_9-relationship-to-ot.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:21,lv:4,cp:"2.10 Summary",hf:"chapter-2_10-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:22,lv:3,cp:"Chapter 3 - Pipeline Architecture",hf:"chapter-3---pipeline-architect.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:23,lv:4,cp:"3.1 Pupose of this Chapter",hf:"pupose-of-this-chapterchapter2.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:24,lv:4,cp:"3.2 Overview of the Pipeline Model",hf:"chapter-3_2-overview-of-the-pi.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:25,lv:4,cp:"3.3 The Six Pipeline Stages",hf:"chapter-3_3-the-six-pipeline-s.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:26,lv:4,cp:"3.4 Fetch Stage (IF)",hf:"chapter-3_4-fetch-stage-(if).html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:27,lv:4,cp:"3.5 Decode Stage (ID)",hf:"chapter-3_5-decode-stage-(id).html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:28,lv:4,cp:"3.6 Issue Stage (IS)",hf:"chapter-3_6-issue-stage-(is).html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:29,lv:4,cp:"3.7 Execute Stage (EX)",hf:"chapter-3_7-execute-stage-(ex).html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:30,lv:4,cp:"3.8 Memory Stage (MEM)",hf:"chapter-3_8-memory-stage-(mem).html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:31,lv:4,cp:"3.9 Writeback Stage (WB)",hf:"chapter-3_9-writeback-stage-(w.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:32,lv:4,cp:"3.10 PipelineSlot Contract",hf:"chapter-3_10-pipeline-semantic.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:33,lv:4,cp:"3.11 Backward Pipeline Advancement",hf:"chapter-3_11-backward-pipeline.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:34,lv:4,cp:"3.12 Stalls and Serialization ",hf:"chapter-3_12-stalls-and-serial.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:35,lv:4,cp:"3.13 Flushing and Speculation",hf:"chapter-3_13-flushing-and-spec.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:36,lv:4,cp:"3.14 Precise Exceptions ",hf:"chapter-3_15-precise-exception.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:37,lv:4,cp:"3.15 LL\/SC Interaction with the Pipeline",hf:"3_15-ll_sc-interaction-with-th.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:38,lv:4,cp:"3.16 Grain System ",hf:"3_16-grain-system-chapter3.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:39,lv:4,cp:"3.17 Relationship to Other Chapters",hf:"chapter-3-key-takeaways.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:40,lv:4,cp:"3.18 Summary",hf:"chapter-3_16-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:41,lv:3,cp:"Chapter 4 - Functional Execution Domains (\"Boxes)",hf:"chapter-4---functionexecution-.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:42,lv:4,cp:"4.1 Purpose of This Chapter",hf:"4_1-purpose-of-this-chapter.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:43,lv:4,cp:"4.2 Box-Based Execution Model",hf:"chapter-4_2-box-based-executio.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:44,lv:4,cp:"4.3 Execution Flow: Grains, Pipeline, and Boxes",hf:"chapter-4_3-relationship-betwe.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:45,lv:4,cp:"4.4 IBox - Instruction Box",hf:"chapter-4_4-ibox---instruction.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:46,lv:4,cp:"4.5 EBox - Execution Box (Integer Core)",hf:"chapter-4_5-ebox---execution-b.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:47,lv:4,cp:"4.6 FBox - Floating-Point Box",hf:"chapter-4_6-fbox---floating-po.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:48,lv:4,cp:"4.7 MBox - Memory Box",hf:"chapter-4_7---mbox---memory-bo.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:49,lv:4,cp:"4.8 CBox - Cache \/ Coherency \/ Coordination Box",hf:"chapter-4_8---cbox---cache-_-c.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:50,lv:4,cp:"4.9 PalBox - Privileged Architecture Library Box",hf:"chapter-4_9-palbox---privilege.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:51,lv:4,cp:"4.10 Cross-Box Interaction Rules",hf:"chapter-4_10-cross-box-interac.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:52,lv:4,cp:"4.11 Summary",hf:"chapter-4_11-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:53,lv:3,cp:"Chapter 5 - Memory System Architecture",hf:"chapter-5---memory-system-arch.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:54,lv:4,cp:"5.1 Purpose of This Chapter",hf:"5_2-purpose-of-this-chapter.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:55,lv:4,cp:"5.2 Design Philosophy",hf:"chapter-5_2-design-philosophy.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:56,lv:4,cp:"5.3 Memory Layers Overview",hf:"chapter-5_3-memory-layers-over.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:57,lv:4,cp:"5.4 Virtual Addressing and Translation",hf:"chapter-5_4-virtual-addressing.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:58,lv:4,cp:"5.4.4 Alpha VA Field Boundary Reference",hf:"alpha-va-format-contract.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:59,lv:4,cp:"5.5 GuestMemory - Shared Physical Memory",hf:"chapter-5_5-guestmemory---shar.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:60,lv:4,cp:"5.6 SafeMemory - Phsyical RAM Backend",hf:"chapter-5_6-safememory---phsyi.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:61,lv:4,cp:"5.7 MMIO Regions",hf:"chapter-5_7-mmio-regions.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:62,lv:4,cp:"5.8 Loads and Stores",hf:"chapter-5_8-loads-and-stores.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:63,lv:4,cp:"5.9 Write Buffers",hf:"chapter-5_9-write-buffers.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:64,lv:4,cp:"5.10 Memory Barriers (preview)",hf:"5_10-memory-barriers-(preview).html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:65,lv:4,cp:"5.11 Load-Locked \/ Store-Conditional (LL\/SC)",hf:"chapter-5_11-load-locked-_-sto.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:66,lv:4,cp:"5.12 Memory Faults",hf:"chapter-5_12-memory-faults.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:67,lv:4,cp:"5.13 Interaction with Pipeline",hf:"chapter-5_13-interaction-with-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:68,lv:4,cp:"5.14 SMP Considerations",hf:"chapter-5_14-smp-consideration.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:69,lv:4,cp:"5.15 Summary",hf:"chapter-5_15-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:70,lv:3,cp:"Chapter 6 - Serialization and Stall Model",hf:"chapter-6---serialization-and-.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:71,lv:4,cp:"6.1 Purpose of This Chapter",hf:"6_1-purpose-of-this-chapter.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:72,lv:4,cp:"6.2 Weak Ordering as the Default",hf:"chapter-6_2-weak-ordering-as-t.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:73,lv:4,cp:"6.3 What Serialization Means",hf:"chapter-6_3-what-serialization.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:74,lv:4,cp:"6.4 Classes of Serialization Instructions",hf:"chapter-6_4-classes-of-seriali.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:75,lv:4,cp:"6.5 Pipeline-Level Behavior",hf:"chapter-6_5-pipeline-level-beh.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:76,lv:4,cp:"6.6 Barrier Release Model",hf:"chapter-6_6-barrier-release-mo.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:77,lv:4,cp:"6.7 MB - Full Memory Barrier",hf:"chapter-6_7-mb---full-memory-b.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:78,lv:4,cp:"6.8 WMB - Write Memory Barrier",hf:"chapter-6_8-wmb---write-memory.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:79,lv:4,cp:"6.9 EXCB - Exception Barrier",hf:"chapter-6_9-excb---exception-b.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:80,lv:4,cp:"6.10 TRAPB - Trap Barrier",hf:"chapter-6_10---trapb---trap-ba.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:81,lv:4,cp:"6.11 CALL_PAL as a Serialization Point",hf:"chapter-6_11-call_pal-as-a-ser.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:82,lv:4,cp:"6.12 Interaction with LL\/SC",hf:"chapter-6_12-interaction-with-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:83,lv:4,cp:"6.13 Serialization in SMP Systems ",hf:"chapter-6_13-serialization-in-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:84,lv:4,cp:"6.14 Summary",hf:"chapter-6_15-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:85,lv:3,cp:"Chapter 7 - Exceptions, Faults, and Interrupts",hf:"chapter-7---interrupt-and-ipi-.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:86,lv:4,cp:"7.1 Purpose of This Chapter",hf:"7_1-purpose-of-this-chapter.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:87,lv:4,cp:"7.2 Terminology and Classification",hf:"chapter-7_2-terminology-and-cl.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:88,lv:4,cp:"7.3 ExceptionClass Classification",hf:"chapter-7_3-exception-detectio.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:89,lv:4,cp:"7.4 Exception Detection Points",hf:"7_4-exception-detection-points.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:90,lv:4,cp:"7.5 FaultDispatcher",hf:"chapter-7_4-faultdispatcher.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:91,lv:4,cp:"7.6 PendingEvent Structure",hf:"chapter-7_5-priority-ordering.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:92,lv:4,cp:"7.7 Priority Ordering",hf:"chapter-7_6-precise-exception-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:93,lv:4,cp:"7.8 Precise Exception Model",hf:"chapter-7_7-exception-delivery.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:94,lv:4,cp:"7.9 Exception Delivery and PAL Mode Entry",hf:"chapter-7_8-pal-mode-entry.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:95,lv:4,cp:"7.10 Interrupt Handling",hf:"chapter-7_9-interrupt-handling.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:96,lv:4,cp:"7.11 Traps and TRAPB",hf:"chapter-7_10-traps-and-trapb.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:97,lv:4,cp:"7.12 Interaction with Serialization and LL\/SC",hf:"chapter-11-interaction-with-se.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:98,lv:4,cp:"7.13 Summary",hf:"chapter-7_13-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:99,lv:3,cp:"Chapter 8 - PAL and Privileged Boundary",hf:"chapter-8---pal-and-privleged-.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:100,lv:4,cp:"8.1 Purpose of This Chapter",hf:"8_1-purpose-of-this-chapter.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:101,lv:4,cp:"8.2 What PAL is (and is Not)",hf:"chapter-8_2-what-pal-is-(and-i.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:102,lv:4,cp:"8.3 Privilege Levels",hf:"chapter-8_3-privilege-levels-i.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:103,lv:4,cp:"8.4 CALL_PAL - Entering the Privileged Boundary",hf:"chapter-8_4-call_pal---enterin.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:104,lv:4,cp:"8.5 PAL Vector Dispatch",hf:"chapter-8_5-pal-execution-mode.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:105,lv:4,cp:"8.6 PAL Execution Model",hf:"chapter-8_6-pal-and-exceptions.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:106,lv:4,cp:"8.7 PAL and Exceptions\/Interrupts",hf:"chapter-8_7-pal-and-interrupts.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:107,lv:4,cp:"8.8 PAL and Memory Ordering",hf:"chapter-8_8-pal-and-memory-ord.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:108,lv:4,cp:"8.9 HW_REI - Exiting PAL Mode",hf:"chapter-8_9-hw_rei---exiting-p.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:109,lv:4,cp:"8.10 Enforcing the Privileged Boundary",hf:"chapter-8_10-enforcing-the-pri.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:110,lv:4,cp:"8.11 PAL and LL\/SC Reservations",hf:"chapter-8_11-pal-and-ll_sc.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:111,lv:4,cp:"8.12 PAL Register Matrix",hf:"8_12-pal-register-matrix.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:112,lv:4,cp:"8.13 Summary",hf:"8_13-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:113,lv:3,cp:"Chapter 9 - SMP Architecture",hf:"chapter9-smparchitecture.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:114,lv:4,cp:"9.1 Purpose of This Chapter",hf:"9_1-purpose-of-this-chapter.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:115,lv:4,cp:"9.2 SMP Design Philosophy",hf:"chapter-9_2-smp-design-philoso.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:116,lv:4,cp:"9.3 CPU Instantiation and Identity",hf:"chapter-9_3-cpu-instantiation-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:117,lv:4,cp:"9.4 Per-CPU vs Shared State",hf:"chapter-9_4-per-cpu-vs-shared-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:118,lv:4,cp:"9.5 Memory Visibility in SMP",hf:"chapter-9_5-memory-visibility-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:119,lv:4,cp:"9.6 Inter-Processor Interrupts (IPIs)",hf:"chapter-9_6-write-buffers-in-s.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:120,lv:4,cp:"9.7 Memory Barrier Coordination",hf:"chapter-9_7-reservation-invali.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:121,lv:4,cp:"9.8 TLB Shootdown",hf:"chapter-9_8-inter-processor-in.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:122,lv:4,cp:"9.9 Reservation Invalidation in SMP",hf:"chapter-9_9-tlb-shootdown.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:123,lv:4,cp:"9.10 PAL and SMP",hf:"9_10-barriers-in-smp-context.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:124,lv:4,cp:"9.11 Exception and Interrupt Isolation",hf:"9_11-pal-and-smp.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:125,lv:4,cp:"9.12 Debugging SMP Behavior",hf:"9_12-exception-and-interrupt-i.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:126,lv:4,cp:"9.13 Summary",hf:"9_14-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:127,lv:3,cp:"Chapter 10 – Devices and Memory-Mapped I\/O (MMIO)",hf:"chapter-10---devices-and-mmio.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:128,lv:4,cp:"10.1 Purpose of This Chapter",hf:"10_1-purpose-of-this-chapter.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:129,lv:4,cp:"10.2 Design Philosophy",hf:"10_2-design-philosophy.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:130,lv:4,cp:"10.3 Device Model Overview",hf:"10_3-device-model-overview.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:131,lv:4,cp:"10.4 Device Registration and Catalog",hf:"10_3_2-device-attachment.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:132,lv:4,cp:"10.5 MMIOManager - MMIO Address Space",hf:"10_4-mmio-address-space.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:133,lv:4,cp:"10.6 MMIO Access Semantics",hf:"10_5-mmio-access-semantics.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:134,lv:4,cp:"10.7 Device Registers and Side Effects",hf:"10_6-device-registers.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:135,lv:4,cp:"10.8 Asynchronous Operations and DMA",hf:"10_7-asynchronous-device-opera.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:136,lv:4,cp:"10.9 Interrupt Signaling",hf:"10_9-interrupt-signaling.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:137,lv:4,cp:"10.10 MMIO and Serialization",hf:"10_10-mmio-and-serialization.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:138,lv:4,cp:"10.11 PAL and Device Control",hf:"10_11-pal-and-device-control.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:139,lv:4,cp:"10.12 SMP and Error Handling",hf:"10_12-smp-and-error-handling.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:140,lv:4,cp:"10.13 Summary",hf:"10_13-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:141,lv:3,cp:"Chapter 11 - Architectural Invariants",hf:"chapter-11---architectural-inv.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:142,lv:4,cp:"11.1 Purpose of This Chapter",hf:"11_1-purpose-of-this-chapter.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:143,lv:4,cp:"11.2 Execution and Pipeline Invariants",hf:"11_2-execution-and-pipeline-in.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:144,lv:4,cp:"11.3 Memory Model Invariants",hf:"11_3-memory-model-invariants.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:145,lv:4,cp:"11.4 Load-Locked \/ Store-Conditional Invariants",hf:"11_4-load-locked-_-store-condi.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:146,lv:4,cp:"11.5 Privilege and PAL Invariants",hf:"11_5-privilege-and-pal-invaria.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:147,lv:4,cp:"11.6 Exception and Interrupt Invariants",hf:"11_6-exception-and-interrupt-i.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:148,lv:4,cp:"11.7 SMP Invariants",hf:"11_7-smp-invariants.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:149,lv:4,cp:"11.8 Device and MMIO Invariants",hf:"11_8-device-and-mmio-invariant.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:150,lv:4,cp:"11.9 Debugging and Observability Invariants",hf:"11_9-debugging-and-observabili.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:151,lv:4,cp:"11.10 Invariant Violations",hf:"11_10-invariant-violations.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:152,lv:4,cp:"11.11 Summary",hf:"11_11-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:153,lv:3,cp:"Chapter 12 – AlphaCPU Core",hf:"alphacpu-core.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:154,lv:4,cp:"12.1 Purpose of This Chapter",hf:"12_1-purpose-of-this-chapter.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:155,lv:4,cp:"12.2 AlphaCPU as the Unit of Execution",hf:"12_2-alphacpu-as-the-unit-of-e.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:156,lv:4,cp:"12.3 Ownership Model",hf:"12_3-ownership-model.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:157,lv:4,cp:"12.4 CPU Lifecycle",hf:"12_4-cpu-lifecycle.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:158,lv:4,cp:"12.5 The AlphaCPU Run Loop",hf:"12_5-the-alphacpu-run-loop.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:159,lv:4,cp:"12.6 Pipeline Integration",hf:"12_6-pipeline-integration.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:160,lv:4,cp:"12.7 Interrupt and Exception Handling",hf:"12_7-interrupt-and-exception-h.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:161,lv:4,cp:"12.8 PAL Integration",hf:"12_8-pal-integration.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:162,lv:4,cp:"12.9 SMP Awareness",hf:"12_9-smp-awareness.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:163,lv:4,cp:"12.10 CPU-Local Events",hf:"12_10-cpu-local-events.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:164,lv:4,cp:"12.11 Error Handling",hf:"12_11-error-handling.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:165,lv:4,cp:"12.12 Performance and Instrumentation",hf:"12_12-performance-and-instrume.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:166,lv:4,cp:"12.13 Summary",hf:"12_13-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:167,lv:3,cp:"Chapter 13 – AlphaPipeline Implementation",hf:"alphapipeline-implementation.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:168,lv:4,cp:"13.1 Purpose of This Chapter",hf:"13_1-purpose-of-this-chapter.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:169,lv:4,cp:"13.2 Pipeline Role and Design",hf:"13_2-pipeline-role-and-design.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:170,lv:4,cp:"13.3 Pipeline Structure - Ring Buffer",hf:"13_3-pipeline-structure---ring.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:171,lv:4,cp:"13.4 PipelineSlot Structure",hf:"13_4-pipelineslot-structure.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:172,lv:4,cp:"13.5 Pipeline Execution - tick() and execute()",hf:"13_5-pipeline-execution---tick.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:173,lv:4,cp:"13.6 Stage Implementations",hf:"13_6-stage-implementations.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:174,lv:4,cp:"13.7 Stall Mechanics",hf:"13_7-stall-mechanics.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:175,lv:4,cp:"13.8 Flush Semantics",hf:"13_8-flush-semantics.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:176,lv:4,cp:"13.9 Serialization and Barriers in Pipeline",hf:"13_9-serialization-and-barrier.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:177,lv:4,cp:"13.10 Exception Precision",hf:"13_10-exception-precision.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:178,lv:4,cp:"13.11 Branch Handling",hf:"13_11-branch-handling.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:179,lv:4,cp:"13.12 LL\/SC and Determinism",hf:"13_12-ll_sc-and-determinism.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:180,lv:4,cp:"13.13 Summary",hf:"13_13-summary.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:181,lv:3,cp:"Chapter 14 – Execution Domains (“Boxes”)",hf:"chapter-14---execution-domains.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:182,lv:4,cp:"14.1 IBox – Instruction Box",hf:"14_1-ibox---instruction-box.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:183,lv:4,cp:"14.2 EBox – Integer Execution Box",hf:"14_2-ebox---integer-execution-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:184,lv:4,cp:"14.3 FBox – Floating-Point Execution Box",hf:"14_3-fbox---floating-point-exe.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:185,lv:4,cp:"14.4 MBox – Memory Box",hf:"14_4-mbox---memory-box.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:186,lv:4,cp:"14.5 CBox – Cache \/ Control Box",hf:"14_5-cbox---cache-_-control-bo.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:187,lv:4,cp:"14.6 PalBox – Privileged Architecture Library Execution Box",hf:"14_6-palbox---privileged-archi.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:188,lv:4,cp:"14.7 Box Interaction Model",hf:"14_7-box-interaction-model.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:189,lv:4,cp:"14.8 Repository Directory Mapping",hf:"14_8-repository-directory-mapp.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:190,lv:3,cp:"Chapter 15 – Memory System Implementation Details",hf:"chapter-15---memory-system-imp.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:191,lv:4,cp:"15.1 Memory Is Shared, Not Owned",hf:"15_1-memory-is-shared_-not-own.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:192,lv:4,cp:"15.2 GuestMemory vs SafeMemory (Critical Separation)",hf:"15_2-guestmemory-vs-safememory.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:193,lv:4,cp:"15.3 GuestMemory Region Support and PA Routing",hf:"15_3-guestmemory-region-suppor.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:194,lv:4,cp:"15.4 SparseMemoryBacking – On-Demand Page Allocator",hf:"15_4-sparsememorybacking---on-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:195,lv:4,cp:"15.5 Load and Store Semantics",hf:"15_5-load-and-store-semantics.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:196,lv:4,cp:"15.6 Write Buffer Implementation",hf:"15_6-write-buffer-implementati.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:197,lv:4,cp:"15.7 MMIO Access Semantics",hf:"15_7-mmio-access-semantics.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:198,lv:4,cp:"15.8 LL\/SC Reservation Tracking",hf:"15_8-ll_sc-reservation-trackin.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:199,lv:4,cp:"15.9 Memory Barrier Coordination",hf:"15_9-memory-barrier-coordinati.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:200,lv:4,cp:"15.10 SMP Visibility Guarantees",hf:"15_10-smp-visibility-guarantee.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:201,lv:4,cp:"15.11 Memory Fault Handling",hf:"15_11-memory-fault-handling.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:202,lv:4,cp:"15.12 Diagnostics and DMA Coherency",hf:"15_12-diagnostics-and-dma-cohe.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:203,lv:4,cp:"15.13 Architectural Invariants (Normative)",hf:"15_13-architectural-invariants.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:204,lv:4,cp:"15.14 Repository Directory Mapping",hf:"15_14-repository-directory-map.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:205,lv:3,cp:"Chapter 16 – Device Model & DMA",hf:"chapter-16---device-model--dma.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:206,lv:4,cp:"16.1 Device Differentiation and Class Hierarchy",hf:"16_1-device-differentiation-an.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:207,lv:4,cp:"16.2 MMIO Routing Implementation",hf:"16_2-mmio-routing-implementati.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:208,lv:4,cp:"16.3 Endianness and Device Registers",hf:"16_3-endianness-and-device-reg.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:209,lv:4,cp:"16.4 Asynchronous Device Threading (QThread Model)",hf:"16_4-asynchronous-device-threa.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:210,lv:4,cp:"16.5 SCSI Subsystem",hf:"16_5-scsi-subsystem.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:211,lv:4,cp:"16.6 Tape Drive Emulation and Format Variants",hf:"16_6-tape-drive-emulation-and-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:212,lv:4,cp:"16.7 Network and Fibre Channel Devices",hf:"16_7-network-and-fibre-channel.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:213,lv:4,cp:"16.8 IRQ Integration Architecture",hf:"16_8-irq-integration-architect.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:214,lv:4,cp:"16.9 DMA Implementation",hf:"16_9-dma-implementation.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:215,lv:4,cp:"16.10 Device Registration and Template System",hf:"mplatedefault-modified2026-02-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:216,lv:4,cp:"16.11 Architectural Invariants (Normative)",hf:"16_11-architectural-invariants.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:217,lv:4,cp:"16.12 Repository Directory Mapping",hf:"16_12-repository-directory-map.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:218,lv:3,cp:"Chapter 17 – Address Translation, TLB, and PTE",hf:"chapter-17---tlb_-pte_-and-add.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:219,lv:4,cp:"17.1 Alpha Virtual Address Format",hf:"17_1-alpha-virtual-address-for.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:220,lv:4,cp:"17.2 PTE Representation",hf:"17_2-pte-representation.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:221,lv:4,cp:"17.3 Translation Path",hf:"17_3-translation-path.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:222,lv:4,cp:"17.4 SPAM TLB Cache Architecture",hf:"17_4-spam-tlb-cache-architectu.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:223,lv:4,cp:"17.5 Ev6SiliconTLB and Layer Architecture",hf:"17_5-ev6silicontlb-and-layer-a.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:224,lv:4,cp:"17.6 Replacement Policies",hf:"17_6-replacement-policies.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:225,lv:4,cp:"17.7 ASN Management and Coherence",hf:"17_7-asn-management-and-cohere.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:226,lv:4,cp:"17.8 TLB Invalidation and Shootdown",hf:"17_8-tlb-invalidation-and-shoo.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:227,lv:4,cp:"17.9 IBox Instruction Translation",hf:"17_9-ibox-instruction-translat.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:228,lv:4,cp:"17.10 Architectural Invariants (Normative)",hf:"17_10-architectural-invariants.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:229,lv:4,cp:"17.11 Repository Directory Mapping",hf:"17_11-repository-directory-map.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:230,lv:3,cp:"Chapter 18 – Fault Dispatcher & Precise Exceptions",hf:"chapter-18---fault-dispatcher-.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:231,lv:4,cp:"18.1 Exception Classification",hf:"18_1-exception-classification.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:232,lv:4,cp:"18.2 PendingEvent Structure",hf:"18_2-pendingevent-structure.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:233,lv:4,cp:"18.3 ExceptionFactory",hf:"18_3-exceptionfactory.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:234,lv:4,cp:"18.4 FaultDispatcher Implementation",hf:"18_4-faultdispatcher-implement.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:235,lv:4,cp:"18.5 Exception-to-PAL Vector Mapping",hf:"18_5-exception-to-pal-vector-m.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:236,lv:4,cp:"18.6 Pipeline Fault Detection and Delivery Flow",hf:"18_6-pipeline-fault-detection-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:237,lv:4,cp:"18.7 PAL Mode Entry",hf:"18_7-pal-mode-entry.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:238,lv:4,cp:"18.8 Precise Exception Guarantees",hf:"18_8-precise-exception-guarant.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:239,lv:4,cp:"18.9 Barrier Interaction",hf:"18_9-barrier-interaction.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:240,lv:4,cp:"18.10 Architectural Invariants (Normative)",hf:"18_10-architectural-invariants.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:241,lv:4,cp:"18.11 Repository Directory Mapping",hf:"18_11-repository-directory-map.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:242,lv:3,cp:"Chapter 19 – Interrupt Architecture & IPI",hf:"chapter-19---debugging_-tracin.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:243,lv:4,cp:"19.1 Interrupt Sources",hf:"19_1-interrupt-sources.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:244,lv:4,cp:"19.2 IRQPendingState Implementation",hf:"19_2-irqpendingstate-implement.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:245,lv:4,cp:"19.3 Interrupt Routing",hf:"19_3-interrupt-routing.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:246,lv:4,cp:"19.4 Interrupt Sampling and Delivery",hf:"19_4-interrupt-sampling-and-de.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:247,lv:4,cp:"19.5 IPI Architecture",hf:"19_5-ipi-architecture.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:248,lv:4,cp:"19.6 Memory Barrier Coordination",hf:"19_6-memory-barrier-coordinati.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:249,lv:4,cp:"19.7 TLB Shootdown Protocol",hf:"19_7-tlb-shootdown-protocol.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:250,lv:4,cp:"19.8 Architectural Invariants (Normative)",hf:"19_8-architectural-invariants-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:251,lv:4,cp:"19.9 Repository Directory Mapping",hf:"19_9-repository-directory-mapp.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:252,lv:3,cp:"Chapter 20 – Boot Sequence, PAL, and SRM Integration",hf:"chapter-20---boot-sequence_-pa.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:253,lv:4,cp:"20.1 PalBox Execution Domain",hf:"20_1-palbox-execution-domain.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:254,lv:4,cp:"20.2 PalService Delegation",hf:"20_2-palservice-delegation.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:255,lv:4,cp:"20.3 CALL_PAL Dispatch and Vector Calculation",hf:"20_3-call_pal-dispatch-and-vec.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:256,lv:4,cp:"20.4 PAL Mode Entry and Exit",hf:"20_4-pal-mode-entry-and-exit.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:257,lv:4,cp:"20.5 Shadow Registers and HWPCB",hf:"20_5-shadow-registers-and-hwpc.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:258,lv:4,cp:"20.6 Privileged Instructions",hf:"20_6-privileged-instructions.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:259,lv:4,cp:"20.7 PAL Function Inventory",hf:"20_7-pal-function-inventory.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:260,lv:4,cp:"20.8 CSERVE and SRM Console Integration",hf:"20_8-cserve-and-srm-console-in.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:261,lv:4,cp:"20.9 Boot Sequence",hf:"20_9-boot-sequence.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:262,lv:4,cp:"20.10 Architectural Invariants (Normative)",hf:"20_10-architectural-invariants.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:263,lv:4,cp:"20.11 Repository Directory Mapping",hf:"20_11-repository-directory-map.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:264,lv:3,cp:"Chapter 21 – Debugging, Tracing, and Determinism",hf:"chapter-21---debugging_-tracin.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:265,lv:4,cp:"21.1 Determinism as a Design Goal",hf:"21_1-determinism-as-a-design-g.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:266,lv:4,cp:"21.2 Sources of Nondeterminism",hf:"21_2-sources-of-nondeterminism.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:267,lv:4,cp:"21.3 EXECTRACE Instrumentation System",hf:"21_3-exectrace-instrumentation.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:268,lv:4,cp:"21.4 Subsystem Logging (DEBUG_LOG)",hf:"21_4-subsystem-logging-(debug_.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:269,lv:4,cp:"21.5 Tracing by Subsystem",hf:"21_5-tracing-by-subsystem.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:270,lv:4,cp:"21.6 LogReader Diagnostic Application",hf:"21_6-logreader-diagnostic-appl.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:271,lv:4,cp:"21.7 Breakpoints and Watchpoints",hf:"21_7-breakpoints-and-watchpoin.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:272,lv:4,cp:"21.8 Deterministic Replay",hf:"21_8-deterministic-replay.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:273,lv:4,cp:"21.9 SMP Debugging Considerations",hf:"21_9-smp-debugging-considerati.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:274,lv:4,cp:"21.10 Architectural Invariants (Normative)",hf:"21_10-architectural-invariants.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:275,lv:4,cp:"21.11 Repository Directory Mapping",hf:"21_11-repository-directory-map.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:276,lv:3,cp:"Chapter 22 – Testing, Validation, and Architectural Compliance",hf:"chapter-22---testing_-validati.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:277,lv:4,cp:"22.1 Definition of Correctness",hf:"22_1-definition-of-correctness.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:278,lv:4,cp:"22.2 Layered Validation Strategy",hf:"22_2-layered-validation-strate.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:279,lv:4,cp:"22.3 Determinism as a Validation Tool",hf:"22_3-determinism-as-a-validati.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:280,lv:4,cp:"22.4 Exception and Fault Validation",hf:"22_4-exception-and-fault-valid.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:281,lv:4,cp:"22.5 Memory Ordering and LL\/SC Validation",hf:"22_5-memory-ordering-and-ll_sc.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:282,lv:4,cp:"22.6 PAL and Privilege Boundary Validation",hf:"22_6-pal-and-privilege-boundar.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:283,lv:4,cp:"22.7 Device and DMA Validation",hf:"22_7-device-and-dma-validation.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:284,lv:4,cp:"22.8 Regression Testing Policy",hf:"22_8-regression-testing-policy.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:285,lv:4,cp:"22.9 Architectural Compliance Matrix",hf:"22_9-architectural-compliance-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:286,lv:4,cp:"22.10 Known Deviations and Non-Goals",hf:"22_10-known-deviations-and-non.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:287,lv:4,cp:"22.11 Architectural Invariants (Normative)",hf:"22_11-architectural-invariants.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:288,lv:4,cp:"22.12 Final Compliance Statement",hf:"22_12-final-compliance-stateme.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]}]},{tp:"topiclink",bs:289,lv:2,cp:"Appendix",hf:"appendix---trait-examples.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:290,lv:3,cp:"Appendix A – EV6 Internal Processor Register (IPR) Reference",hf:"appendix-a---ev6-internal-proc.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:291,lv:3,cp:"Appendix B – Core Types Reference",hf:"appendix-b---core-types-refere.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:292,lv:3,cp:"Appendix C – Glossary and Acronyms",hf:"appendix-c---glossary-and-acro.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:293,lv:3,cp:"Appendix D – Instruction Inventory (GrainMaster.tsv)",hf:"appendix-d---instruction-inven.html",ac:"",tr:"",i0:".\/images\/toc_chapter_closed.svg",i1:".\/images\/toc_chapter_open.svg",md:"",mi:"",rf:null,items:[{tp:"topiclink",bs:294,lv:4,cp:"GrainMaster.tsv",hf:"grainmaster_tsv-appendix.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]},{tp:"topiclink",bs:295,lv:3,cp:"Appendix E – Physical Address Memory Map",hf:"appendix-e---physical-address-.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:296,lv:3,cp:"Appendix F – Repository Directory Structure",hf:"appendix-f---repository-direct.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:297,lv:3,cp:"Appendix G – DecodedInstruction Quick Reference",hf:"appendix-g---decodedinstructio.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:298,lv:3,cp:"Appendix H – Endianness Rules",hf:"appendix-h---endianness-rules.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]},{tp:"topiclink",bs:299,lv:3,cp:"Appendix I – Global Singletons",hf:"appendix-i---global-singletons.html",ac:"",tr:"",i0:".\/images\/toc_topic.svg",i1:".\/images\/",md:"",mi:"",rf:null,items:[]}]}]}
]})
