Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/My_Designs/LIFT/test_pers_isim_beh.exe -prj C:/My_Designs/LIFT/test_pers_beh.prj work.test_pers 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/My_Designs/LIFT/up_down_counter.vhd" into library work
Parsing VHDL file "C:/My_Designs/LIFT/or.vhd" into library work
Parsing VHDL file "C:/My_Designs/LIFT/comp_4_bits.vhd" into library work
Parsing VHDL file "C:/My_Designs/LIFT/PERS_LIFT.vhd" into library work
Parsing VHDL file "C:/My_Designs/LIFT/test_pers.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity updown_count [updown_count_default]
Compiling architecture arh of entity Comparator [comparator_default]
Compiling architecture arh of entity org [org_default]
Compiling architecture behavioral of entity PERS_LIFT [pers_lift_default]
Compiling architecture behavior of entity test_pers
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable C:/My_Designs/LIFT/test_pers_isim_beh.exe
Fuse Memory Usage: 36792 KB
Fuse CPU Usage: 483 ms
