# Reading C:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/altera/16.0/ECE552-Project-Fall-2018-master/ECE552-Project-Fall-2018-master/Phase 2/src/memory.v}
