#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 24 13:25:27 2021
# Process ID: 7304
# Current directory: H:/Random_Number_esc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11624 H:\Random_Number_esc\Random_Number_esc.xpr
# Log file: H:/Random_Number_esc/vivado.log
# Journal file: H:/Random_Number_esc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Random_Number_esc/Random_Number_esc.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ZZHOU012/Desktop/Random_Number_esc' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'H:/../Documents/GitHub/vivado-boards', nor could it be found using path 'C:/Users/ZZHOU012/Documents/GitHub/vivado-boards'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 831.633 ; gain = 189.125
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <H:\Random_Number_esc\Random_Number_esc.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 24 13:30:37 2021] Launched synth_1...
Run output will be captured here: H:/Random_Number_esc/Random_Number_esc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/Random_Number_esc/Random_Number_esc.srcs/constrs_1/imports/Desktop/Arty_Master.xdc]
Finished Parsing XDC File [H:/Random_Number_esc/Random_Number_esc.srcs/constrs_1/imports/Desktop/Arty_Master.xdc]
Parsing XDC File [H:/Random_Number_esc/Random_Number_esc.srcs/constrs_1/new/Top_2.xdc]
Finished Parsing XDC File [H:/Random_Number_esc/Random_Number_esc.srcs/constrs_1/new/Top_2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1095.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1267.633 ; gain = 419.398
open_bd_design {H:/Random_Number_esc/Random_Number_esc.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 24 13:44:01 2021...
