static int ehci_hcd_grlib_probe(struct platform_device *op)\r\n{\r\nstruct device_node *dn = op->dev.of_node;\r\nstruct usb_hcd *hcd;\r\nstruct ehci_hcd *ehci = NULL;\r\nstruct resource res;\r\nu32 hc_capbase;\r\nint irq;\r\nint rv;\r\nif (usb_disabled())\r\nreturn -ENODEV;\r\ndev_dbg(&op->dev, "initializing GRUSBHC EHCI USB Controller\n");\r\nrv = of_address_to_resource(dn, 0, &res);\r\nif (rv)\r\nreturn rv;\r\nop->dev.dma_mask = &op->dev.coherent_dma_mask;\r\nhcd = usb_create_hcd(&ehci_grlib_hc_driver, &op->dev,\r\n"GRUSBHC EHCI USB");\r\nif (!hcd)\r\nreturn -ENOMEM;\r\nhcd->rsrc_start = res.start;\r\nhcd->rsrc_len = resource_size(&res);\r\nirq = irq_of_parse_and_map(dn, 0);\r\nif (irq == NO_IRQ) {\r\ndev_err(&op->dev, "%s: irq_of_parse_and_map failed\n",\r\n__FILE__);\r\nrv = -EBUSY;\r\ngoto err_irq;\r\n}\r\nhcd->regs = devm_ioremap_resource(&op->dev, &res);\r\nif (IS_ERR(hcd->regs)) {\r\nrv = PTR_ERR(hcd->regs);\r\ngoto err_ioremap;\r\n}\r\nehci = hcd_to_ehci(hcd);\r\nehci->caps = hcd->regs;\r\nhc_capbase = ehci_readl(ehci, &ehci->caps->hc_capbase);\r\nif (HC_VERSION(ehci, hc_capbase) != GRUSBHC_HCIVERSION) {\r\nehci->big_endian_mmio = 1;\r\nehci->big_endian_desc = 1;\r\nehci->big_endian_capbase = 1;\r\n}\r\nrv = usb_add_hcd(hcd, irq, 0);\r\nif (rv)\r\ngoto err_ioremap;\r\ndevice_wakeup_enable(hcd->self.controller);\r\nreturn 0;\r\nerr_ioremap:\r\nirq_dispose_mapping(irq);\r\nerr_irq:\r\nusb_put_hcd(hcd);\r\nreturn rv;\r\n}\r\nstatic int ehci_hcd_grlib_remove(struct platform_device *op)\r\n{\r\nstruct usb_hcd *hcd = platform_get_drvdata(op);\r\ndev_dbg(&op->dev, "stopping GRLIB GRUSBHC EHCI USB Controller\n");\r\nusb_remove_hcd(hcd);\r\nirq_dispose_mapping(hcd->irq);\r\nusb_put_hcd(hcd);\r\nreturn 0;\r\n}
