/**
 ******************************************************************************
 * @file    SSI_tm4c123gh6pm.h, file name will change
 * @author  Aditya Mall,
 * @brief   TM4C123GH6PM Device Peripheral Access Layer Header File.
 *
 *  This file contains:
 *  TODO add details
 *
 ******************************************************************************
 * @attention
 *
 * <h2><center>&copy; COPYRIGHT(c) 2019 Aditya Mall </center></h2>
 *
 * TODO Add license, add your name as you make changes
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 ******************************************************************************
 */


#ifndef SSI_TM4C123GH6PM_H_
#define SSI_TM4C123GH6PM_H_



/*
 * @brief Standard Headers and board specific header file
 */
#include "main_tm4c123gh6pm.h"
#include <stdint.h>



/******************************************************************************/
/*                                                                            */
/*                  Macros for SSI Peripheral Initialization                  */
/*                                                                            */
/******************************************************************************/

/*
 * @brief SSI CR0 Configuration Macros
 */

#define SSI_SPH_FIRST          ((uint32_t)0x00UL)  /*!< Enable GPIO Direction register (GPIODIR) as Input                    */
#define SSI_SPH_SECOND

#define SSI_SPO_LOW
#define SSI_SPO_HIGH

#define SSI_FRF_FREESCALE
#define SSI_FRF_TI
#define SSI_MICROWIRE

#define SSI_DSS_4BIT
#define SSI_DSS_5BIT
#define SSI_DSS_6BIT
#define SSI_DSS_7BIT
#define SSI_DSS_8BIT
#define SSI_DSS_9BIT
#define SSI_DSS_10BIT
#define SSI_DSS_11BIT
#define SSI_DSS_12BIT
#define SSI_DSS_13BIT
#define SSI_DSS_14BIT
#define SSI_DSS_15BIT
#define SSI_DSS_16BIT


/*
 * @brief SSI CR1 Configuration Macros
 */

#define SSEOT



/*
 * @brief SSI CPSR Configuration Macros
 */


/******************************************************************************/
/*                                                                            */
/*                  Data Structures for SSI Pin Initialization                */
/*                                                                            */
/******************************************************************************/





/******************************************************************************/
/*                                                                            */
/*                SSI Peripheral Driver Functions Prototypes                  */
/*                                                                            */
/******************************************************************************/





#endif
