<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="DSP_ICFG" id="DSP_ICFG">
  
  
  <register acronym="EVTFLAG0" description="         Event flags    " id="EVTFLAG0" offset="0x800000" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RO  )    " end="0" id="EF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTFLAG1" description="         Event flags    " id="EVTFLAG1" offset="0x800004" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RO  )    " end="0" id="EF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTFLAG2" description="         Event flags    " id="EVTFLAG2" offset="0x800008" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RO  )    " end="0" id="EF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTFLAG3" description="         Event flags    " id="EVTFLAG3" offset="0x80000C" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RO  )    " end="0" id="EF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTSET0" description="         Event set command register    " id="EVTSET0" offset="0x800020" width="32">
    
  <bitfield begin="31" description="         Event set command - (WO  )    " end="0" id="ES" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTSET1" description="         Event set command register    " id="EVTSET1" offset="0x800024" width="32">
    
  <bitfield begin="31" description="         Event set command - (WO  )    " end="0" id="ES" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTSET2" description="         Event set command register    " id="EVTSET2" offset="0x800028" width="32">
    
  <bitfield begin="31" description="         Event set command - (WO  )    " end="0" id="ES" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTSET3" description="         Event set command register    " id="EVTSET3" offset="0x80002C" width="32">
    
  <bitfield begin="31" description="         Event set command - (WO  )    " end="0" id="ES" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTCLR0" description="         Event clear command register    " id="EVTCLR0" offset="0x800040" width="32">
    
  <bitfield begin="31" description="         Event clear command - (WO  )    " end="0" id="EC" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTCLR1" description="         Event clear command register    " id="EVTCLR1" offset="0x800044" width="32">
    
  <bitfield begin="31" description="         Event clear command - (WO  )    " end="0" id="EC" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTCLR2" description="         Event clear command register    " id="EVTCLR2" offset="0x800048" width="32">
    
  <bitfield begin="31" description="         Event clear command - (WO  )    " end="0" id="EC" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTCLR3" description="         Event clear command register    " id="EVTCLR3" offset="0x80004C" width="32">
    
  <bitfield begin="31" description="         Event clear command - (WO  )    " end="0" id="EC" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTMASK0" description="         Event mask register    " id="EVTMASK0" offset="0x800080" width="32">
    
  <bitfield begin="31" description="         Event mask - (RW  )    " end="0" id="EM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTMASK1" description="         Event mask register    " id="EVTMASK1" offset="0x800084" width="32">
    
  <bitfield begin="31" description="         Event mask - (RW  )    " end="0" id="EM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTMASK2" description="         Event mask register    " id="EVTMASK2" offset="0x800088" width="32">
    
  <bitfield begin="31" description="         Event mask - (RW  )    " end="0" id="EM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTMASK3" description="         Event mask register    " id="EVTMASK3" offset="0x80008C" width="32">
    
  <bitfield begin="31" description="         Event mask - (RW  )    " end="0" id="EM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEVTFLAG0" description="         Masked event flags    " id="MEVTFLAG0" offset="0x8000A0" width="32">
    
  <bitfield begin="31" description="         Masked event flags - (RO  )    " end="0" id="MEVTFLAG" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEVTFLAG1" description="         Masked event flags    " id="MEVTFLAG1" offset="0x8000A4" width="32">
    
  <bitfield begin="31" description="         Masked event flags - (RO  )    " end="0" id="MEVTFLAG" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEVTFLAG2" description="         Masked event flags    " id="MEVTFLAG2" offset="0x8000A8" width="32">
    
  <bitfield begin="31" description="         Masked event flags - (RO  )    " end="0" id="MEVTFLAG" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEVTFLAG3" description="         Masked event flags    " id="MEVTFLAG3" offset="0x8000AC" width="32">
    
  <bitfield begin="31" description="         Masked event flags - (RO  )    " end="0" id="MEVTFLAG" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EXPMASK0" description="         Exception mask register    " id="EXPMASK0" offset="0x8000C0" width="32">
    
  <bitfield begin="31" description="         Exception mask - (RW  )    " end="0" id="XM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EXPMASK1" description="         Exception mask register    " id="EXPMASK1" offset="0x8000C4" width="32">
    
  <bitfield begin="31" description="         Exception mask - (RW  )    " end="0" id="XM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EXPMASK2" description="         Exception mask register    " id="EXPMASK2" offset="0x8000C8" width="32">
    
  <bitfield begin="31" description="         Exception mask - (RW  )    " end="0" id="XM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EXPMASK3" description="         Exception mask register    " id="EXPMASK3" offset="0x8000CC" width="32">
    
  <bitfield begin="31" description="         Exception mask - (RW  )    " end="0" id="XM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEXPFLAG0" description="         Masked exception flags    " id="MEXPFLAG0" offset="0x8000E0" width="32">
    
  <bitfield begin="31" description="         Masked exception flags - (RO  )    " end="0" id="MEXPFLAG" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEXPFLAG1" description="         Masked exception flags    " id="MEXPFLAG1" offset="0x8000E4" width="32">
    
  <bitfield begin="31" description="         Masked exception flags - (RO  )    " end="0" id="MEXPFLAG" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEXPFLAG2" description="         Masked exception flags    " id="MEXPFLAG2" offset="0x8000E8" width="32">
    
  <bitfield begin="31" description="         Masked exception flags - (RO  )    " end="0" id="MEXPFLAG" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEXPFLAG3" description="         Masked exception flags    " id="MEXPFLAG3" offset="0x8000EC" width="32">
    
  <bitfield begin="31" description="         Masked exception flags - (RO  )    " end="0" id="MEXPFLAG" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="INTMUX1" description="         Interrupt Mux Register    " id="INTMUX1" offset="0x800104" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="31" id="_RESV3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt selector 7 - (RW  )    " end="24" id="INTSEL7" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description="         Always read as 0. Writes have no affect. - (RW  )    " end="23" id="_RESV2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt selector 6 - (RW  )    " end="16" id="INTSEL6" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="15" id="_RESV1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt selector 5 - (RW  )    " end="8" id="INTSEL5" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description="         Always read as 0. Writes have no affect. - (RW  )    " end="7" id="_RESV0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt selector 4 - (RW  )    " end="0" id="INTSEL4" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="INTMUX2" description="         Interrupt Mux Register    " id="INTMUX2" offset="0x800108" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="31" id="_RESV3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt selector 11 - (RW  )    " end="24" id="INTSEL11" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description="         Always read as 0. Writes have no affect. - (RW  )    " end="23" id="_RESV2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt selector 10 - (RW  )    " end="16" id="INTSEL10" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="15" id="_RESV1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt selector 9 - (RW  )    " end="8" id="INTSEL9" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description="         Always read as 0. Writes have no affect. - (RW  )    " end="7" id="_RESV0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt selector 8 - (RW  )    " end="0" id="INTSEL8" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="INTMUX3" description="         Interrupt Mux Register    " id="INTMUX3" offset="0x80010C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="31" id="_RESV3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt selector 15 - (RW  )    " end="24" id="INTSEL15" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description="         Always read as 0. Writes have no affect. - (RW  )    " end="23" id="_RESV2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt selector 14 - (RW  )    " end="16" id="INTSEL14" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="15" id="_RESV1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt selector 13 - (RW  )    " end="8" id="INTSEL13" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description="         Always read as 0. Writes have no affect. - (RW  )    " end="7" id="_RESV0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt selector 12 - (RW  )    " end="0" id="INTSEL12" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="AEGMUX0" description="         AEG Event Mux Register    " id="AEGMUX0" offset="0x800140" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="31" id="RES1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         AEG event selector 3 - (RW  )    " end="24" id="AEGSEL3" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description="          RESERVE FIELD" end="23" id="RES2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         AEG event selector 2 - (RW  )    " end="16" id="AEGSEL2" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="          RESERVE FIELD" end="15" id="RES3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         AEG event selector 1 - (RW  )    " end="8" id="AEGSEL1" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description="          RESERVE FIELD" end="7" id="RES4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         AEG event selector 0 - (RW  )    " end="0" id="AEGSEL0" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="AEGMUX1" description="         AEG Event Mux Register    " id="AEGMUX1" offset="0x800144" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="31" id="RES5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         AEG event selector 7 - (RW  )    " end="24" id="AEGSEL7" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description="          RESERVE FIELD" end="23" id="RES6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         AEG event selector 6 - (RW  )    " end="16" id="AEGSEL6" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="          RESERVE FIELD" end="15" id="RES7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         AEG event selector 5 - (RW  )    " end="8" id="AEGSEL5" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description="          RESERVE FIELD" end="7" id="RES8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         AEG event selector 4 - (RW  )    " end="0" id="AEGSEL4" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="INTXSTAT" description="         Interrupt Exception Status Register    " id="INTXSTAT" offset="0x800180" width="32">
    
  <bitfield begin="31" description="         System event number - (RO  )    " end="24" id="SYSINT" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="         CPU interrupt number - (RO  )    " end="16" id="CPUINT" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="_RESV3" rwaccess="RW" width="15"></bitfield>
    
  <bitfield begin="0" description="         Dropped event flag - (RO  )    " end="0" id="DROP" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="INTXCLR" description="         Interrupt Exception Clear Register    " id="INTXCLR" offset="0x800184" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="_RESV3" rwaccess="RW" width="31"></bitfield>
    
  <bitfield begin="0" description="         Clear interrupt exception status - (WO  )    " end="0" id="CLEAR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="INTDMASK" description="         Dropped Interrupt Mask Register    " id="INTDMASK" offset="0x800188" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="_RESV1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Interrupt drop mask - (RW  )    " end="4" id="IDM" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="3" description="         Always read as 0. Writes have no affect. - (RW  )    " end="0" id="_RESV0" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="EVTASRT" description="         Event Assert Register    " id="EVTASRT" offset="0x8001C0" width="32">
    
  <bitfield begin="31" description="         Maximal Reset Request Assert - (WO  )    " end="31" id="MRA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="         System Reset Request Assert - (WO  )    " end="30" id="SRA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="         Chip Reset Request Assert - (WO  )    " end="29" id="CRA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="         Local Reset Request Assert - (WO  )    " end="28" id="LRA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="         Always read as 0. Writes have no affect. - (RW  )    " end="8" id="_RESV0" rwaccess="RW" width="20"></bitfield>
    
  <bitfield begin="7" description="         Event Assert - (WO  )    " end="0" id="EA" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PDCCMD" description="         Register description is not available    " id="PDCCMD" offset="0x810000" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="17" id="RESV_1" rwaccess="RW" width="15"></bitfield>
    
  <bitfield begin="16" description="         Enable power-down during IDLE - (RW  )    " end="16" id="GEMPD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="14" id="RESV_2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="13" description="         EMC SRAM Sleep Mode - (RW  )    " end="12" id="EMCLOG" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description="         Always read as 0. Writes have no affect. - (RW  )    " end="10" id="RESV_3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="9" description="         UMC SRAM Sleep Mode - (RW  )    " end="8" id="UMCLOG" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="         DMC Logic Clock Gating - (RW  )    " end="6" id="DMCMEM" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="5" description="         DMC SRAM Sleep Mode - (RW  )    " end="4" id="DMCLOG" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description="         PMC Logic Clock Gating - (RW  )    " end="2" id="PMCMEM" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="         PMC SRAM Sleep Mode - (RW  )    " end="0" id="PMCLOG" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="MM_REVID" description="         Register description is not available    " id="MM_REVID" offset="0x812000" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RW  )    " end="0" id="MM_REVID" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="IDMA0_STAT" description="         IDMA Channel 0 Status    " id="IDMA0_STAT" offset="0x820000" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="2" id="_RESV1" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description="         Command pending - (RO  )    " end="1" id="PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Command active - (RO  )    " end="0" id="ACTV" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="IDMA0_MASK" description="         IDMA Channel 0 Register Mask    " id="IDMA0_MASK" offset="0x820004" width="32">
    
  <bitfield begin="31" description="         Register mask - (RW  )    " end="0" id="MASK" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="IDMA0_SOURCE" description="         IDMA Channel 0 Source Address    " id="IDMA0_SOURCE" offset="0x820008" width="32">
    
  <bitfield begin="31" description="         Source address - (RW  )    " end="5" id="SOURCEADDR" rwaccess="RW" width="27"></bitfield>
    
  <bitfield begin="4" description="         Always read as 0. Writes have no affect. - (RW  )    " end="0" id="_RESV1" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="IDMA0_DEST" description="         IDMA Channel 0 Destination Address    " id="IDMA0_DEST" offset="0x82000C" width="32">
    
  <bitfield begin="31" description="         Destination address - (RW  )    " end="5" id="DESTADDR" rwaccess="RW" width="27"></bitfield>
    
  <bitfield begin="4" description="         Always read as 0. Writes have no affect. - (RW  )    " end="0" id="_RESV1" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="IDMA0_COUNT" description="         IDMA Channel 0 Count    " id="IDMA0_COUNT" offset="0x820010" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="29" id="_RESV1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description="         Interrupt enable - (RW  )    " end="28" id="INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="_RESV2" rwaccess="RW" width="24"></bitfield>
    
  <bitfield begin="3" description="         Transfer frame count - (RW  )    " end="0" id="COUNT" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="IDMA1_STAT" description="         Register description is not available    " id="IDMA1_STAT" offset="0x820100" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="2" id="_RESV1" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description="         Command pending - (RO  )    " end="1" id="PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Command active - (RO  )    " end="0" id="ACTV" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="IDMA1_SOURCE" description="         Register description is not available    " id="IDMA1_SOURCE" offset="0x820108" width="32">
    
  <bitfield begin="31" description="         Source address - (RW  )    " end="2" id="SOURCEADDR" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description="         Always read as 0. Writes have no affect. - (RW  )    " end="0" id="_RESV1" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="IDMA1_DEST" description="         Register description is not available    " id="IDMA1_DEST" offset="0x82010C" width="32">
    
  <bitfield begin="31" description="         Destination address - (RW  )    " end="2" id="DESTADDR" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description="         Always read as 0. Writes have no affect. - (RW  )    " end="0" id="_RESV1" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="IDMA1_COUNT" description="         Register description is not available    " id="IDMA1_COUNT" offset="0x820110" width="32">
    
  <bitfield begin="31" description="         Priority - (RW  )    " end="29" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description="         Interrupt enable - (RW  )    " end="28" id="INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="         Always read as 0. Writes have no affect. - (RW  )    " end="17" id="_RESV1" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="16" description="         Fill/Copy Mode Select - (RW  )    " end="16" id="FILL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="         Transfer word count - (RW  )    " end="2" id="COUNT" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="1" description="         Always read as 0. Writes have no affect. - (RW  )    " end="0" id="_RESV2" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="CPUARBE" description="         Register description is not available    " id="CPUARBE" offset="0x820200" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="19" id="RESV_1" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="18" description="         Priority - (RW  )    " end="16" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_2" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="5" description="         Max wait count - (RW  )    " end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="IDMAARBE" description="         Register description is not available    " id="IDMAARBE" offset="0x820204" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_1" rwaccess="RW" width="26"></bitfield>
    
  <bitfield begin="5" description="         Max wait count - (RW  )    " end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="SDMAARBE" description="         Register description is not available    " id="SDMAARBE" offset="0x820208" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_1" rwaccess="RW" width="26"></bitfield>
    
  <bitfield begin="5" description="         Max wait count - (RW  )    " end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="ECFGARBE" description="         Register description is not available    " id="ECFGARBE" offset="0x820210" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="19" id="RESV_2" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="18" description="         Priority - (RW  )    " end="16" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="0" id="RESV_1" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="ICFGMPFAR" description="         Register description is not available    " id="ICFGMPFAR" offset="0x820300" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RO  )    " end="0" id="ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ICFGMPFSR" description="         Register description is not available    " id="ICFGMPFSR" offset="0x820304" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         PrivID of faulting requestor - (RO  )    " end="8" id="FID" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="         Security Error - (RO  )    " end="7" id="SECE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Fault due to Supervisor Read - (RO  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Fault due to Supervisor Write - (RO  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Fault due to Supervisor Execute - (RO  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Fault due to User Read - (RO  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Fault due to User Write - (RO  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Fault due to User Execute - (RO  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ICFGMPFCR" description="         Register description is not available    " id="ICFGMPFCR" offset="0x820308" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV_1" rwaccess="RW" width="31"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (WO  )    " end="0" id="MPFCLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ECFGERR" description="         Register description is not available    " id="ECFGERR" offset="0x820408" width="32">
    
  <bitfield begin="31" description="         Error - (RO  )    " end="29" id="ERR" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description="         Always read as 0. Writes have no affect. - (RW  )    " end="12" id="RESV_2" rwaccess="RW" width="17"></bitfield>
    
  <bitfield begin="11" description="         XID - (RO  )    " end="8" id="XID" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="RESV_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="2" description="         Status - (RO  )    " end="0" id="STAT" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="ECFGERRCLR" description="         Register description is not available    " id="ECFGERRCLR" offset="0x82040C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV_1" rwaccess="RW" width="31"></bitfield>
    
  <bitfield begin="0" description="         Error clear - (RO  )    " end="0" id="CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PAMAP0" description="         PAMAP register    " id="PAMAP0" offset="0x820500" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP1" description="         PAMAP register    " id="PAMAP1" offset="0x820504" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP2" description="         PAMAP register    " id="PAMAP2" offset="0x820508" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP3" description="         PAMAP register    " id="PAMAP3" offset="0x82050C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP4" description="         PAMAP register    " id="PAMAP4" offset="0x820510" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP5" description="         PAMAP register    " id="PAMAP5" offset="0x820514" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP6" description="         PAMAP register    " id="PAMAP6" offset="0x820518" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP7" description="         PAMAP register    " id="PAMAP7" offset="0x82051C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP8" description="         PAMAP register    " id="PAMAP8" offset="0x820520" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP9" description="         PAMAP register    " id="PAMAP9" offset="0x820524" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP10" description="         PAMAP register    " id="PAMAP10" offset="0x820528" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP11" description="         PAMAP register    " id="PAMAP11" offset="0x82052C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP12" description="         PAMAP register    " id="PAMAP12" offset="0x820530" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP13" description="         PAMAP register    " id="PAMAP13" offset="0x820534" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP14" description="         PAMAP register    " id="PAMAP14" offset="0x820538" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP15" description="         PAMAP register    " id="PAMAP15" offset="0x82053C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="_RESV1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         AID - (RW  )    " end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="L2CFG" description="         Register description is not available    " id="L2CFG" offset="0x840000" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="28" id="RESV_1" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="         Bitfield description is not available - (RO  )    " end="24" id="NUM_MM" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description="         Always read as 0. Writes have no affect. - (RW  )    " end="20" id="RESV_2" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description="         Bitfield description is not available - (RO  )    " end="16" id="MMID" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="10" id="RESV_3" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="9" description="         Bitfield description is not available - (RW  )    " end="9" id="IP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Bitfield description is not available - (RW  )    " end="8" id="ID" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Always read as 0. Writes have no affect. - (RW  )    " end="5" id="RESV_4" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description="         Bitfield description is not available - (RW  )    " end="3" id="L2CC" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="0" id="L2MODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="L1PCFG" description="         Register description is not available    " id="L1PCFG" offset="0x840020" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="RESV_1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="0" id="L1PMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="L1PCC" description="         Register description is not available    " id="L1PCC" offset="0x840024" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="19" id="RESV_1" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="18" description="         Bitfield description is not available - (RO  )    " end="16" id="POPER" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="RESV_2" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="0" id="OPER" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="L1DCFG" description="         Register description is not available    " id="L1DCFG" offset="0x840040" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="RESV_1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="0" id="L1DMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="L1DCC" description="         Register description is not available    " id="L1DCC" offset="0x840044" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="19" id="RESV_1" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="18" description="         Bitfield description is not available - (RO  )    " end="16" id="POPER" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="RESV_2" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="0" id="OPER" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPUARBU" description="         Register description is not available    " id="CPUARBU" offset="0x841000" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="19" id="RESV_1" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="18" description="         Priority - (RW  )    " end="16" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_2" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="5" description="         Max wait count - (RW  )    " end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="IDMAARBU" description="         Register description is not available    " id="IDMAARBU" offset="0x841004" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_1" rwaccess="RW" width="26"></bitfield>
    
  <bitfield begin="5" description="         Max wait count - (RW  )    " end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="SDMAARBU" description="         Register description is not available    " id="SDMAARBU" offset="0x841008" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_1" rwaccess="RW" width="26"></bitfield>
    
  <bitfield begin="5" description="         Max wait count - (RW  )    " end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="UCARBU" description="         Register description is not available    " id="UCARBU" offset="0x84100C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_1" rwaccess="RW" width="26"></bitfield>
    
  <bitfield begin="5" description="         Max wait count - (RW  )    " end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="MDMAARBU" description="         Register description is not available    " id="MDMAARBU" offset="0x841010" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="27" id="RESV_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description="         Elevated priority - (RW  )    " end="24" id="UPRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="         Always read as 0. Writes have no affect. - (RW  )    " end="19" id="RESV_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="18" description="         Default priority - (RW  )    " end="16" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="0" id="RESV_3" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CPUARBD" description="         Register description is not available    " id="CPUARBD" offset="0x841040" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="19" id="RESV_1" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="18" description="         Priority - (RW  )    " end="16" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_2" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="5" description="         Max wait count - (RW  )    " end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="IDMAARBD" description="         Register description is not available    " id="IDMAARBD" offset="0x841044" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_1" rwaccess="RW" width="26"></bitfield>
    
  <bitfield begin="5" description="         Max wait count - (RW  )    " end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="SDMAARBD" description="         Register description is not available    " id="SDMAARBD" offset="0x841048" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_1" rwaccess="RW" width="26"></bitfield>
    
  <bitfield begin="5" description="         Max wait count - (RW  )    " end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="UCARBD" description="         Register description is not available    " id="UCARBD" offset="0x84104C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_1" rwaccess="RW" width="26"></bitfield>
    
  <bitfield begin="5" description="         Max wait count - (RW  )    " end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="L2WBAR" description="         Register description is not available    " id="L2WBAR" offset="0x844000" width="32">
    
  <bitfield begin="31" description="         Write only address register. - (WO  )    " end="0" id="ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2WWC" description="         Register description is not available    " id="L2WWC" offset="0x844004" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Bitfield description is not available - (RW  )    " end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L2WIBAR" description="         Register description is not available    " id="L2WIBAR" offset="0x844010" width="32">
    
  <bitfield begin="31" description="         Write only address register. - (WO  )    " end="0" id="ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2WIWC" description="         Register description is not available    " id="L2WIWC" offset="0x844014" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Bitfield description is not available - (RW  )    " end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L2IBAR" description="         Register description is not available    " id="L2IBAR" offset="0x844018" width="32">
    
  <bitfield begin="31" description="         Write only address register. - (WO  )    " end="0" id="ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2IWC" description="         Register description is not available    " id="L2IWC" offset="0x84401C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Bitfield description is not available - (RW  )    " end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L1PIBAR" description="         Register description is not available    " id="L1PIBAR" offset="0x844020" width="32">
    
  <bitfield begin="31" description="         Write only address register. - (WO  )    " end="0" id="ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1PIWC" description="         Register description is not available    " id="L1PIWC" offset="0x844024" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Bitfield description is not available - (RW  )    " end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L1DWIBAR" description="         Register description is not available    " id="L1DWIBAR" offset="0x844030" width="32">
    
  <bitfield begin="31" description="         Write only address register - (WO  )    " end="0" id="ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DWIWC" description="         Register description is not available    " id="L1DWIWC" offset="0x844034" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Bitfield description is not available - (RW  )    " end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L1DWBAR" description="         Register description is not available    " id="L1DWBAR" offset="0x844040" width="32">
    
  <bitfield begin="31" description="         Write only address register - (WO  )    " end="0" id="ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DWWC" description="         Register description is not available    " id="L1DWWC" offset="0x844044" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Bitfield description is not available - (RW  )    " end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L1DIBAR" description="         Register description is not available    " id="L1DIBAR" offset="0x844048" width="32">
    
  <bitfield begin="31" description="         Write only address register - (WO  )    " end="0" id="ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DIWC" description="         Register description is not available    " id="L1DIWC" offset="0x84404C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Bitfield description is not available - (RW  )    " end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L2WB" description="         Register description is not available    " id="L2WB" offset="0x845000" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RW  )    " end="0" id="C" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2WBINV" description="         Register description is not available    " id="L2WBINV" offset="0x845004" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RW  )    " end="0" id="C" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2INV" description="         Register description is not available    " id="L2INV" offset="0x845008" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RW  )    " end="0" id="I" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1PINV" description="         Register description is not available    " id="L1PINV" offset="0x845028" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RW  )    " end="0" id="I" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DWB" description="         Register description is not available    " id="L1DWB" offset="0x845040" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RW  )    " end="0" id="C" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DWBINV" description="         Register description is not available    " id="L1DWBINV" offset="0x845044" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RW  )    " end="0" id="C" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DINV" description="         Register description is not available    " id="L1DINV" offset="0x845048" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RW  )    " end="0" id="I" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2EDSTAT" description="         L2 EDC Status register    " id="L2EDSTAT" offset="0x846004" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="24" id="RESV1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="         Bit position of Error - (RO  )    " end="16" id="BITPOS" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="         Always read as 0. Writes have no affect. - (RW  )    " end="10" id="RESV2" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="9" description="         Non correctable Error - (RO  )    " end="8" id="NERR" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="         Victim EDC Error - (RO  )    " end="7" id="VERR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         DMA EDC Error - (RO  )    " end="6" id="DMAERR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         PMC Data EDC Error - (RO  )    " end="5" id="PERR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         DMC Data EDC Error - (RO  )    " end="4" id="DERR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         EDC Suspend - (RO  )    " end="3" id="SUSP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         EDC Disable - (RO  )    " end="2" id="DIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         EDC Enable - (RO  )    " end="0" id="EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2EDCMD" description="         L2 EDC Command register    " id="L2EDCMD" offset="0x846008" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="8" id="RESV1" rwaccess="RW" width="24"></bitfield>
    
  <bitfield begin="7" description="         Victim EDC Error - (WO  )    " end="7" id="VCLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         DMA EDC Error - (WO  )    " end="6" id="DMACLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         PMC Data EDC Error - (WO  )    " end="5" id="PCLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         DMC Data EDC Error - (WO  )    " end="4" id="DCLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         EDC Suspend - (WO  )    " end="3" id="SUSP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         EDC Disable - (WO  )    " end="2" id="DIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         EDC Enable - (WO  )    " end="0" id="EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2EDADDR" description="         L2 EDC error address    " id="L2EDADDR" offset="0x84600C" width="32">
    
  <bitfield begin="31" description="         L2 Error detection address - (RO  )    " end="5" id="ADDR" rwaccess="RW" width="27"></bitfield>
    
  <bitfield begin="4" description="         Addr way - (RO  )    " end="3" id="WAY" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="0" description="         Addr is sram - (RO  )    " end="0" id="RAM" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2EDCPEC" description="         L2 EDC correctable error count    " id="L2EDCPEC" offset="0x846018" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="8" id="RESV1" rwaccess="RW" width="24"></bitfield>
    
  <bitfield begin="7" description="         count - (RO  )    " end="0" id="CNT" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="L2EDCNEC" description="         L2 EDC noncorrectable error count    " id="L2EDCNEC" offset="0x84601C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="8" id="RESV1" rwaccess="RW" width="24"></bitfield>
    
  <bitfield begin="7" description="         count - (RO  )    " end="0" id="CNT" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="MDMAERR" description="         Register description is not available    " id="MDMAERR" offset="0x846020" width="32">
    
  <bitfield begin="31" description="         Error - (RO  )    " end="29" id="ERR" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description="         Always read as 0. Writes have no affect. - (RW  )    " end="12" id="RESV_2" rwaccess="RW" width="17"></bitfield>
    
  <bitfield begin="11" description="         XID - (RO  )    " end="8" id="XID" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="RESV_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="2" description="         Status - (RO  )    " end="0" id="STAT" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="MDMAERRCLR" description="         Register description is not available    " id="MDMAERRCLR" offset="0x846024" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV_1" rwaccess="RW" width="31"></bitfield>
    
  <bitfield begin="0" description="         Error clear - (RO  )    " end="0" id="CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2EDCEN" description="         L2 EDC enable register    " id="L2EDCEN" offset="0x846030" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="5" id="RESV1" rwaccess="RW" width="27"></bitfield>
    
  <bitfield begin="4" description="         Enable edc on sdma reads to l2 sram - (WO  )    " end="4" id="SDMAEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Enable edc on pmc hits to l2 sram - (WO  )    " end="3" id="PL2SEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Enable edc on dmc hits to l2 sram - (WO  )    " end="2" id="DL2SEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Enable edc on pmc hits to l2 cache - (WO  )    " end="1" id="PL2CEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Enable edc on dmc hits to l2 cache - (WO  )    " end="0" id="DL2CEN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PEDSTAT" description="         L1P EDC Status register    " id="L1PEDSTAT" offset="0x846404" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="7" id="RESV1" rwaccess="RW" width="25"></bitfield>
    
  <bitfield begin="6" description="         DMA Error - (RO  )    " end="6" id="DMAERR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Parity Error - (RO  )    " end="5" id="PERR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         EDC Suspend - (RO  )    " end="3" id="SUSP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         EDC Disable - (RO  )    " end="2" id="DIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         EDC Enable - (RO  )    " end="0" id="EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PEDCMD" description="         L1P EDC Command register    " id="L1PEDCMD" offset="0x846408" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="7" id="RESV1" rwaccess="RW" width="25"></bitfield>
    
  <bitfield begin="6" description="         Clear DMA Error - (WO  )    " end="6" id="DMACLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Clear Parity Error - (WO  )    " end="5" id="PCLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         EDC Suspend - (WO  )    " end="3" id="SUSP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         EDC Disable - (WO  )    " end="2" id="DIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         EDC Enable - (WO  )    " end="0" id="EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PEDADDR" description="         L1P EDC error address    " id="L1PEDADDR" offset="0x84640C" width="32">
    
  <bitfield begin="31" description="         L1P Error detection address - (RO  )    " end="5" id="ADDR" rwaccess="RW" width="27"></bitfield>
    
  <bitfield begin="4" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV1" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="0" description="         Addr is sram - (RO  )    " end="0" id="RAM" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_0" description="         MAR register    " id="MAR_0" offset="0x848000" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 1 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_1" description="         MAR register    " id="MAR_1" offset="0x848004" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 0 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_2" description="         MAR register    " id="MAR_2" offset="0x848008" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 0 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_3" description="         MAR register    " id="MAR_3" offset="0x84800C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 0 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_4" description="         MAR register    " id="MAR_4" offset="0x848010" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 0 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_5" description="         MAR register    " id="MAR_5" offset="0x848014" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 0 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_6" description="         MAR register    " id="MAR_6" offset="0x848018" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 0 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_7" description="         MAR register    " id="MAR_7" offset="0x84801C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 0 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_8" description="         MAR register    " id="MAR_8" offset="0x848020" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 0 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_9" description="         MAR register    " id="MAR_9" offset="0x848024" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 0 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_10" description="         MAR register    " id="MAR_10" offset="0x848028" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 0 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_11" description="         MAR register    " id="MAR_11" offset="0x84802C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Hard coded to 0 - (RO  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Hard coded to 0 - (RO  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Hard coded to 0 - (RO  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Hard coded to 0 - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_12" description="         MAR register    " id="MAR_12" offset="0x848030" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_13" description="         MAR register    " id="MAR_13" offset="0x848034" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_14" description="         MAR register    " id="MAR_14" offset="0x848038" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_15" description="         MAR register    " id="MAR_15" offset="0x84803C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RO  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_16" description="         MAR register    " id="MAR_16" offset="0x848040" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_17" description="         MAR register    " id="MAR_17" offset="0x848044" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_18" description="         MAR register    " id="MAR_18" offset="0x848048" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_19" description="         MAR register    " id="MAR_19" offset="0x84804C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_20" description="         MAR register    " id="MAR_20" offset="0x848050" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_21" description="         MAR register    " id="MAR_21" offset="0x848054" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_22" description="         MAR register    " id="MAR_22" offset="0x848058" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_23" description="         MAR register    " id="MAR_23" offset="0x84805C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_24" description="         MAR register    " id="MAR_24" offset="0x848060" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_25" description="         MAR register    " id="MAR_25" offset="0x848064" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_26" description="         MAR register    " id="MAR_26" offset="0x848068" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_27" description="         MAR register    " id="MAR_27" offset="0x84806C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_28" description="         MAR register    " id="MAR_28" offset="0x848070" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_29" description="         MAR register    " id="MAR_29" offset="0x848074" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_30" description="         MAR register    " id="MAR_30" offset="0x848078" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_31" description="         MAR register    " id="MAR_31" offset="0x84807C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_32" description="         MAR register    " id="MAR_32" offset="0x848080" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_33" description="         MAR register    " id="MAR_33" offset="0x848084" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_34" description="         MAR register    " id="MAR_34" offset="0x848088" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_35" description="         MAR register    " id="MAR_35" offset="0x84808C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_36" description="         MAR register    " id="MAR_36" offset="0x848090" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_37" description="         MAR register    " id="MAR_37" offset="0x848094" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_38" description="         MAR register    " id="MAR_38" offset="0x848098" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_39" description="         MAR register    " id="MAR_39" offset="0x84809C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_40" description="         MAR register    " id="MAR_40" offset="0x8480A0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_41" description="         MAR register    " id="MAR_41" offset="0x8480A4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_42" description="         MAR register    " id="MAR_42" offset="0x8480A8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_43" description="         MAR register    " id="MAR_43" offset="0x8480AC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_44" description="         MAR register    " id="MAR_44" offset="0x8480B0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_45" description="         MAR register    " id="MAR_45" offset="0x8480B4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_46" description="         MAR register    " id="MAR_46" offset="0x8480B8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_47" description="         MAR register    " id="MAR_47" offset="0x8480BC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_48" description="         MAR register    " id="MAR_48" offset="0x8480C0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_49" description="         MAR register    " id="MAR_49" offset="0x8480C4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_50" description="         MAR register    " id="MAR_50" offset="0x8480C8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_51" description="         MAR register    " id="MAR_51" offset="0x8480CC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_52" description="         MAR register    " id="MAR_52" offset="0x8480D0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_53" description="         MAR register    " id="MAR_53" offset="0x8480D4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_54" description="         MAR register    " id="MAR_54" offset="0x8480D8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_55" description="         MAR register    " id="MAR_55" offset="0x8480DC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_56" description="         MAR register    " id="MAR_56" offset="0x8480E0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_57" description="         MAR register    " id="MAR_57" offset="0x8480E4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_58" description="         MAR register    " id="MAR_58" offset="0x8480E8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_59" description="         MAR register    " id="MAR_59" offset="0x8480EC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_60" description="         MAR register    " id="MAR_60" offset="0x8480F0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_61" description="         MAR register    " id="MAR_61" offset="0x8480F4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_62" description="         MAR register    " id="MAR_62" offset="0x8480F8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_63" description="         MAR register    " id="MAR_63" offset="0x8480FC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_64" description="         MAR register    " id="MAR_64" offset="0x848100" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_65" description="         MAR register    " id="MAR_65" offset="0x848104" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_66" description="         MAR register    " id="MAR_66" offset="0x848108" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_67" description="         MAR register    " id="MAR_67" offset="0x84810C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_68" description="         MAR register    " id="MAR_68" offset="0x848110" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_69" description="         MAR register    " id="MAR_69" offset="0x848114" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_70" description="         MAR register    " id="MAR_70" offset="0x848118" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_71" description="         MAR register    " id="MAR_71" offset="0x84811C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_72" description="         MAR register    " id="MAR_72" offset="0x848120" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_73" description="         MAR register    " id="MAR_73" offset="0x848124" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_74" description="         MAR register    " id="MAR_74" offset="0x848128" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_75" description="         MAR register    " id="MAR_75" offset="0x84812C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_76" description="         MAR register    " id="MAR_76" offset="0x848130" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_77" description="         MAR register    " id="MAR_77" offset="0x848134" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_78" description="         MAR register    " id="MAR_78" offset="0x848138" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_79" description="         MAR register    " id="MAR_79" offset="0x84813C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_80" description="         MAR register    " id="MAR_80" offset="0x848140" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_81" description="         MAR register    " id="MAR_81" offset="0x848144" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_82" description="         MAR register    " id="MAR_82" offset="0x848148" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_83" description="         MAR register    " id="MAR_83" offset="0x84814C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_84" description="         MAR register    " id="MAR_84" offset="0x848150" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_85" description="         MAR register    " id="MAR_85" offset="0x848154" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_86" description="         MAR register    " id="MAR_86" offset="0x848158" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_87" description="         MAR register    " id="MAR_87" offset="0x84815C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_88" description="         MAR register    " id="MAR_88" offset="0x848160" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_89" description="         MAR register    " id="MAR_89" offset="0x848164" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_90" description="         MAR register    " id="MAR_90" offset="0x848168" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_91" description="         MAR register    " id="MAR_91" offset="0x84816C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_92" description="         MAR register    " id="MAR_92" offset="0x848170" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_93" description="         MAR register    " id="MAR_93" offset="0x848174" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_94" description="         MAR register    " id="MAR_94" offset="0x848178" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_95" description="         MAR register    " id="MAR_95" offset="0x84817C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_96" description="         MAR register    " id="MAR_96" offset="0x848180" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_97" description="         MAR register    " id="MAR_97" offset="0x848184" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_98" description="         MAR register    " id="MAR_98" offset="0x848188" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_99" description="         MAR register    " id="MAR_99" offset="0x84818C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_100" description="         MAR register    " id="MAR_100" offset="0x848190" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_101" description="         MAR register    " id="MAR_101" offset="0x848194" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_102" description="         MAR register    " id="MAR_102" offset="0x848198" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_103" description="         MAR register    " id="MAR_103" offset="0x84819C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_104" description="         MAR register    " id="MAR_104" offset="0x8481A0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_105" description="         MAR register    " id="MAR_105" offset="0x8481A4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_106" description="         MAR register    " id="MAR_106" offset="0x8481A8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_107" description="         MAR register    " id="MAR_107" offset="0x8481AC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_108" description="         MAR register    " id="MAR_108" offset="0x8481B0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_109" description="         MAR register    " id="MAR_109" offset="0x8481B4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_110" description="         MAR register    " id="MAR_110" offset="0x8481B8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_111" description="         MAR register    " id="MAR_111" offset="0x8481BC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_112" description="         MAR register    " id="MAR_112" offset="0x8481C0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_113" description="         MAR register    " id="MAR_113" offset="0x8481C4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_114" description="         MAR register    " id="MAR_114" offset="0x8481C8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_115" description="         MAR register    " id="MAR_115" offset="0x8481CC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_116" description="         MAR register    " id="MAR_116" offset="0x8481D0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_117" description="         MAR register    " id="MAR_117" offset="0x8481D4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_118" description="         MAR register    " id="MAR_118" offset="0x8481D8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_119" description="         MAR register    " id="MAR_119" offset="0x8481DC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_120" description="         MAR register    " id="MAR_120" offset="0x8481E0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_121" description="         MAR register    " id="MAR_121" offset="0x8481E4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_122" description="         MAR register    " id="MAR_122" offset="0x8481E8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_123" description="         MAR register    " id="MAR_123" offset="0x8481EC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_124" description="         MAR register    " id="MAR_124" offset="0x8481F0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_125" description="         MAR register    " id="MAR_125" offset="0x8481F4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_126" description="         MAR register    " id="MAR_126" offset="0x8481F8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_127" description="         MAR register    " id="MAR_127" offset="0x8481FC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_128" description="         MAR register    " id="MAR_128" offset="0x848200" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_129" description="         MAR register    " id="MAR_129" offset="0x848204" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_130" description="         MAR register    " id="MAR_130" offset="0x848208" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_131" description="         MAR register    " id="MAR_131" offset="0x84820C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_132" description="         MAR register    " id="MAR_132" offset="0x848210" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_133" description="         MAR register    " id="MAR_133" offset="0x848214" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_134" description="         MAR register    " id="MAR_134" offset="0x848218" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_135" description="         MAR register    " id="MAR_135" offset="0x84821C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_136" description="         MAR register    " id="MAR_136" offset="0x848220" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_137" description="         MAR register    " id="MAR_137" offset="0x848224" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_138" description="         MAR register    " id="MAR_138" offset="0x848228" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_139" description="         MAR register    " id="MAR_139" offset="0x84822C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_140" description="         MAR register    " id="MAR_140" offset="0x848230" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_141" description="         MAR register    " id="MAR_141" offset="0x848234" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_142" description="         MAR register    " id="MAR_142" offset="0x848238" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_143" description="         MAR register    " id="MAR_143" offset="0x84823C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_144" description="         MAR register    " id="MAR_144" offset="0x848240" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_145" description="         MAR register    " id="MAR_145" offset="0x848244" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_146" description="         MAR register    " id="MAR_146" offset="0x848248" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_147" description="         MAR register    " id="MAR_147" offset="0x84824C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_148" description="         MAR register    " id="MAR_148" offset="0x848250" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_149" description="         MAR register    " id="MAR_149" offset="0x848254" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_150" description="         MAR register    " id="MAR_150" offset="0x848258" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_151" description="         MAR register    " id="MAR_151" offset="0x84825C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_152" description="         MAR register    " id="MAR_152" offset="0x848260" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_153" description="         MAR register    " id="MAR_153" offset="0x848264" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_154" description="         MAR register    " id="MAR_154" offset="0x848268" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_155" description="         MAR register    " id="MAR_155" offset="0x84826C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_156" description="         MAR register    " id="MAR_156" offset="0x848270" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_157" description="         MAR register    " id="MAR_157" offset="0x848274" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_158" description="         MAR register    " id="MAR_158" offset="0x848278" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_159" description="         MAR register    " id="MAR_159" offset="0x84827C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_160" description="         MAR register    " id="MAR_160" offset="0x848280" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_161" description="         MAR register    " id="MAR_161" offset="0x848284" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_162" description="         MAR register    " id="MAR_162" offset="0x848288" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_163" description="         MAR register    " id="MAR_163" offset="0x84828C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_164" description="         MAR register    " id="MAR_164" offset="0x848290" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_165" description="         MAR register    " id="MAR_165" offset="0x848294" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_166" description="         MAR register    " id="MAR_166" offset="0x848298" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_167" description="         MAR register    " id="MAR_167" offset="0x84829C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_168" description="         MAR register    " id="MAR_168" offset="0x8482A0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_169" description="         MAR register    " id="MAR_169" offset="0x8482A4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_170" description="         MAR register    " id="MAR_170" offset="0x8482A8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_171" description="         MAR register    " id="MAR_171" offset="0x8482AC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_172" description="         MAR register    " id="MAR_172" offset="0x8482B0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_173" description="         MAR register    " id="MAR_173" offset="0x8482B4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_174" description="         MAR register    " id="MAR_174" offset="0x8482B8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_175" description="         MAR register    " id="MAR_175" offset="0x8482BC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_176" description="         MAR register    " id="MAR_176" offset="0x8482C0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_177" description="         MAR register    " id="MAR_177" offset="0x8482C4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_178" description="         MAR register    " id="MAR_178" offset="0x8482C8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_179" description="         MAR register    " id="MAR_179" offset="0x8482CC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_180" description="         MAR register    " id="MAR_180" offset="0x8482D0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_181" description="         MAR register    " id="MAR_181" offset="0x8482D4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_182" description="         MAR register    " id="MAR_182" offset="0x8482D8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_183" description="         MAR register    " id="MAR_183" offset="0x8482DC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_184" description="         MAR register    " id="MAR_184" offset="0x8482E0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_185" description="         MAR register    " id="MAR_185" offset="0x8482E4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_186" description="         MAR register    " id="MAR_186" offset="0x8482E8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_187" description="         MAR register    " id="MAR_187" offset="0x8482EC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_188" description="         MAR register    " id="MAR_188" offset="0x8482F0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_189" description="         MAR register    " id="MAR_189" offset="0x8482F4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_190" description="         MAR register    " id="MAR_190" offset="0x8482F8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_191" description="         MAR register    " id="MAR_191" offset="0x8482FC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_192" description="         MAR register    " id="MAR_192" offset="0x848300" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_193" description="         MAR register    " id="MAR_193" offset="0x848304" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_194" description="         MAR register    " id="MAR_194" offset="0x848308" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_195" description="         MAR register    " id="MAR_195" offset="0x84830C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_196" description="         MAR register    " id="MAR_196" offset="0x848310" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_197" description="         MAR register    " id="MAR_197" offset="0x848314" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_198" description="         MAR register    " id="MAR_198" offset="0x848318" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_199" description="         MAR register    " id="MAR_199" offset="0x84831C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_200" description="         MAR register    " id="MAR_200" offset="0x848320" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_201" description="         MAR register    " id="MAR_201" offset="0x848324" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_202" description="         MAR register    " id="MAR_202" offset="0x848328" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_203" description="         MAR register    " id="MAR_203" offset="0x84832C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_204" description="         MAR register    " id="MAR_204" offset="0x848330" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_205" description="         MAR register    " id="MAR_205" offset="0x848334" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_206" description="         MAR register    " id="MAR_206" offset="0x848338" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_207" description="         MAR register    " id="MAR_207" offset="0x84833C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_208" description="         MAR register    " id="MAR_208" offset="0x848340" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_209" description="         MAR register    " id="MAR_209" offset="0x848344" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_210" description="         MAR register    " id="MAR_210" offset="0x848348" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_211" description="         MAR register    " id="MAR_211" offset="0x84834C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_212" description="         MAR register    " id="MAR_212" offset="0x848350" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_213" description="         MAR register    " id="MAR_213" offset="0x848354" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_214" description="         MAR register    " id="MAR_214" offset="0x848358" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_215" description="         MAR register    " id="MAR_215" offset="0x84835C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_216" description="         MAR register    " id="MAR_216" offset="0x848360" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_217" description="         MAR register    " id="MAR_217" offset="0x848364" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_218" description="         MAR register    " id="MAR_218" offset="0x848368" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_219" description="         MAR register    " id="MAR_219" offset="0x84836C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_220" description="         MAR register    " id="MAR_220" offset="0x848370" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_221" description="         MAR register    " id="MAR_221" offset="0x848374" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_222" description="         MAR register    " id="MAR_222" offset="0x848378" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_223" description="         MAR register    " id="MAR_223" offset="0x84837C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_224" description="         MAR register    " id="MAR_224" offset="0x848380" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_225" description="         MAR register    " id="MAR_225" offset="0x848384" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_226" description="         MAR register    " id="MAR_226" offset="0x848388" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_227" description="         MAR register    " id="MAR_227" offset="0x84838C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_228" description="         MAR register    " id="MAR_228" offset="0x848390" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_229" description="         MAR register    " id="MAR_229" offset="0x848394" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_230" description="         MAR register    " id="MAR_230" offset="0x848398" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_231" description="         MAR register    " id="MAR_231" offset="0x84839C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_232" description="         MAR register    " id="MAR_232" offset="0x8483A0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_233" description="         MAR register    " id="MAR_233" offset="0x8483A4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_234" description="         MAR register    " id="MAR_234" offset="0x8483A8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_235" description="         MAR register    " id="MAR_235" offset="0x8483AC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_236" description="         MAR register    " id="MAR_236" offset="0x8483B0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_237" description="         MAR register    " id="MAR_237" offset="0x8483B4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_238" description="         MAR register    " id="MAR_238" offset="0x8483B8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_239" description="         MAR register    " id="MAR_239" offset="0x8483BC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_240" description="         MAR register    " id="MAR_240" offset="0x8483C0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_241" description="         MAR register    " id="MAR_241" offset="0x8483C4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_242" description="         MAR register    " id="MAR_242" offset="0x8483C8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_243" description="         MAR register    " id="MAR_243" offset="0x8483CC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_244" description="         MAR register    " id="MAR_244" offset="0x8483D0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_245" description="         MAR register    " id="MAR_245" offset="0x8483D4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_246" description="         MAR register    " id="MAR_246" offset="0x8483D8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_247" description="         MAR register    " id="MAR_247" offset="0x8483DC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_248" description="         MAR register    " id="MAR_248" offset="0x8483E0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_249" description="         MAR register    " id="MAR_249" offset="0x8483E4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_250" description="         MAR register    " id="MAR_250" offset="0x8483E8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_251" description="         MAR register    " id="MAR_251" offset="0x8483EC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_252" description="         MAR register    " id="MAR_252" offset="0x8483F0" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_253" description="         MAR register    " id="MAR_253" offset="0x8483F4" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_254" description="         MAR register    " id="MAR_254" offset="0x8483F8" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_255" description="         MAR register    " id="MAR_255" offset="0x8483FC" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="4" id="RESV_1" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="         Bitfield description is not available - (RW  )    " end="3" id="PFX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (RW  )    " end="2" id="PCX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RW  )    " end="1" id="WTE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RW  )    " end="0" id="PC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPFAR" description="         Register description is not available    " id="L2MPFAR" offset="0x84A000" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RO  )    " end="0" id="ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2MPFSR" description="         Register description is not available    " id="L2MPFSR" offset="0x84A004" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         PrivID of faulting requestor - (RO  )    " end="9" id="FID" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="8" description="         Fault due to local CPU access - (RO  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Fault due to non-secure code - (RO  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Fault due to Supervisor Read - (RO  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Fault due to Supervisor Write - (RO  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Fault due to Supervisor Execute - (RO  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Fault due to User Read - (RO  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Fault due to User Write - (RO  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Fault due to User Execute - (RO  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPFCR" description="         Register description is not available    " id="L2MPFCR" offset="0x84A008" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV_1" rwaccess="RW" width="31"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (WO  )    " end="0" id="MPFCLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA0" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA0" offset="0x84A200" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA1" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA1" offset="0x84A204" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA2" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA2" offset="0x84A208" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA3" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA3" offset="0x84A20C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA4" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA4" offset="0x84A210" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA5" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA5" offset="0x84A214" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA6" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA6" offset="0x84A218" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA7" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA7" offset="0x84A21C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA8" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA8" offset="0x84A220" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA9" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA9" offset="0x84A224" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA10" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA10" offset="0x84A228" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA11" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA11" offset="0x84A22C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA12" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA12" offset="0x84A230" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA13" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA13" offset="0x84A234" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA14" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA14" offset="0x84A238" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA15" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA15" offset="0x84A23C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA16" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA16" offset="0x84A240" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA17" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA17" offset="0x84A244" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA18" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA18" offset="0x84A248" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA19" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA19" offset="0x84A24C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA20" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA20" offset="0x84A250" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA21" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA21" offset="0x84A254" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA22" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA22" offset="0x84A258" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA23" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA23" offset="0x84A25C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA24" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA24" offset="0x84A260" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA25" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA25" offset="0x84A264" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA26" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA26" offset="0x84A268" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA27" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA27" offset="0x84A26C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA28" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA28" offset="0x84A270" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA29" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA29" offset="0x84A274" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA30" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA30" offset="0x84A278" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA31" description="         L2 Memory Protection Page Attribute register    " id="L2MPPA31" offset="0x84A27C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPFAR" description="         Register description is not available    " id="L1PMPFAR" offset="0x84A400" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RO  )    " end="0" id="ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1PMPFSR" description="         Register description is not available    " id="L1PMPFSR" offset="0x84A404" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         PrivID of faulting requestor - (RO  )    " end="9" id="FID" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="8" description="         Fault due to local CPU access - (RO  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Fault due to non-secure code - (RO  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Fault due to Supervisor Read - (RO  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Fault due to Supervisor Write - (RO  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Fault due to Supervisor Execute - (RO  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Fault due to User Read - (RO  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Fault due to User Write - (RO  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Fault due to User Execute - (RO  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPFCR" description="         Register description is not available    " id="L1PMPFCR" offset="0x84A408" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV_1" rwaccess="RW" width="31"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (WO  )    " end="0" id="MPFCLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA16" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA16" offset="0x84A640" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA17" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA17" offset="0x84A644" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA18" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA18" offset="0x84A648" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA19" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA19" offset="0x84A64C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA20" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA20" offset="0x84A650" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA21" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA21" offset="0x84A654" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA22" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA22" offset="0x84A658" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA23" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA23" offset="0x84A65C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA24" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA24" offset="0x84A660" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA25" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA25" offset="0x84A664" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA26" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA26" offset="0x84A668" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA27" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA27" offset="0x84A66C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA28" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA28" offset="0x84A670" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA29" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA29" offset="0x84A674" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA30" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA30" offset="0x84A678" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA31" description="         L1P Memory Protection Page Attribute register    " id="L1PMPPA31" offset="0x84A67C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPFAR" description="         Register description is not available    " id="L1DMPFAR" offset="0x84AC00" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (RO  )    " end="0" id="ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DMPFSR" description="         Register description is not available    " id="L1DMPFSR" offset="0x84AC04" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         PrivID of faulting requestor - (RO  )    " end="9" id="FID" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="8" description="         Fault due to local CPU access - (RO  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Fault due to non-secure code - (RO  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Always read as 0. Writes have no affect. - (RW  )    " end="6" id="RESV_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Fault due to Supervisor Read - (RO  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Fault due to Supervisor Write - (RO  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Fault due to Supervisor Execute - (RO  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Fault due to User Read - (RO  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Fault due to User Write - (RO  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Fault due to User Execute - (RO  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPFCR" description="         Register description is not available    " id="L1DMPFCR" offset="0x84AC08" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="1" id="RESV_1" rwaccess="RW" width="31"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (WO  )    " end="0" id="MPFCLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MPLK0" description="         MPLK register    " id="MPLK0" offset="0x84AD00" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (WO  )    " end="0" id="MPLK" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MPLK1" description="         MPLK register    " id="MPLK1" offset="0x84AD04" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (WO  )    " end="0" id="MPLK" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MPLK2" description="         MPLK register    " id="MPLK2" offset="0x84AD08" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (WO  )    " end="0" id="MPLK" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MPLK3" description="         MPLK register    " id="MPLK3" offset="0x84AD0C" width="32">
    
  <bitfield begin="31" description="         Bitfield description is not available - (WO  )    " end="0" id="MPLK" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MPLKCMD" description="         Register description is not available    " id="MPLKCMD" offset="0x84AD10" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="3" id="RESV_1" rwaccess="RW" width="29"></bitfield>
    
  <bitfield begin="2" description="         Bitfield description is not available - (WO  )    " end="2" id="KEYR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (WO  )    " end="1" id="LOCK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (WO  )    " end="0" id="UNLOCK" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MPLKSTAT" description="         Register description is not available    " id="MPLKSTAT" offset="0x84AD14" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="2" id="RESV_1" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description="         Bitfield description is not available - (RO  )    " end="1" id="NSL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Bitfield description is not available - (RO  )    " end="0" id="LK" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA16" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA16" offset="0x84AE40" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA17" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA17" offset="0x84AE44" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA18" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA18" offset="0x84AE48" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA19" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA19" offset="0x84AE4C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA20" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA20" offset="0x84AE50" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA21" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA21" offset="0x84AE54" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA22" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA22" offset="0x84AE58" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA23" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA23" offset="0x84AE5C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA24" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA24" offset="0x84AE60" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA25" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA25" offset="0x84AE64" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA26" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA26" offset="0x84AE68" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA27" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA27" offset="0x84AE6C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA28" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA28" offset="0x84AE70" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA29" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA29" offset="0x84AE74" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA30" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA30" offset="0x84AE78" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA31" description="         L1D Memory Protection Page Attribute register    " id="L1DMPPA31" offset="0x84AE7C" width="32">
    
  <bitfield begin="31" description="         Always read as 0. Writes have no affect. - (RW  )    " end="16" id="RESV_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Allow ID 5 to access page - (RW  )    " end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Allow ID 4 to access page - (RW  )    " end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         Allow ID 3 to access page - (RW  )    " end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Allow ID 2 to access page - (RW  )    " end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Allow ID 1 to access page - (RW  )    " end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Allow ID 0 to access page - (RW  )    " end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Allow IDs > 5 to access page - (RW  )    " end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Allow CPU to access page - (RW  )    " end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Non-secure (Secure devices only) - (RW  )    " end="7" id="NS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Emulatable (Secure devices only) - (RW  )    " end="6" id="EMU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Supervisor Read Access - (RW  )    " end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Supervisor Write Access - (RW  )    " end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Supervisor Execute Access - (RW  )    " end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         User Read Access - (RW  )    " end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         User Write Access - (RW  )    " end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         User Execute Access - (RW  )    " end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
</module>
