// Seed: 3255598012
module module_0 (
    output wire id_0,
    output wor id_1,
    input supply1 id_2,
    input wor id_3,
    output tri1 id_4,
    input wor id_5,
    output uwire id_6,
    input wire id_7,
    output uwire id_8,
    output tri id_9,
    output tri id_10,
    input supply1 id_11
    , id_14,
    input supply1 id_12
);
  always @(posedge 1 or 1) id_0 = id_12 == id_11;
  wire id_15;
  assign module_1.id_12 = 0;
  wire id_16;
  wire id_17;
  assign id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wire id_2,
    output uwire id_3,
    input wand id_4,
    input supply0 id_5,
    input wor id_6,
    output wire id_7,
    input supply1 id_8,
    output supply1 id_9,
    output tri0 id_10,
    output supply0 id_11,
    input wand id_12,
    input tri1 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri0 id_16,
    input tri id_17,
    output tri1 id_18,
    input uwire id_19,
    output supply1 id_20,
    output wor id_21
);
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_19,
      id_9,
      id_19,
      id_21,
      id_12,
      id_18,
      id_11,
      id_9,
      id_8,
      id_2
  );
  id_23(
      .id_0(id_20)
  );
endmodule
