============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.11-s100_1
  Generated on:           May 26 2025  07:15:14 pm
  Module:                 serial_to_parallel
  Operating conditions:   sg13g2_stdcell_typ_1p20V_25C (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: MET (2 ps) Late External Delay Assertion at pin p_o[7]
          Group: clk
     Startpoint: (R) shift_reg_reg[7]/CLK
          Clock: (R) clk
       Endpoint: (R) p_o[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
      Output Delay:-       2                  
       Uncertainty:-       0                  
     Required Time:=     398                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay              2              SIPO.sdc_line_33 

#------------------------------------------------------------------------------------------------------
#    Timing Point      Flags     Arc    Edge      Cell       Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  shift_reg_reg[7]/CLK -       -        R     (arrival)           8     -     0     0       0    (-,-) 
  shift_reg_reg[7]/Q_N -       CLK->Q_N F     sg13g2_dfrbp_2      1   9.3    49   169     169    (-,-) 
  g16/X                -       A->X     F     sg13g2_buf_8        1  46.1    34    94     263    (-,-) 
  g4/Y                 -       A->Y     R     sg13g2_inv_16       1 500.8   134   117     379    (-,-) 
  p_o[7]               <<<     -        R     (port)              -     -     -    16     396    (-,-) 
#------------------------------------------------------------------------------------------------------

