

================================================================
== Vivado HLS Report for 'fft_streaming'
================================================================
* Date:           Thu Jul 13 07:52:44 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.492 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     7208|     8232| 72.080 us | 82.320 us |  2050|  3074| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |                  |               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |     Instance     |     Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |fft_stage_130_U0  |fft_stage_130  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |fft_stage_131_U0  |fft_stage_131  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |fft_stage_127_U0  |fft_stage_127  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |fft_stage_129_U0  |fft_stage_129  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |fft_stage_128_U0  |fft_stage_128  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |fft_stage_132_U0  |fft_stage_132  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |fft_stage_133_U0  |fft_stage_133  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |fft_stage_134_U0  |fft_stage_134  |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |fft_stage35_U0    |fft_stage35    |      515|      515|  5.150 us |  5.150 us |   515|   515|   none  |
        |fft_stage_126_U0  |fft_stage_126  |      514|      514|  5.140 us |  5.140 us |   514|   514|   none  |
        |bit_reverse25_U0  |bit_reverse25  |     2049|     3073| 20.490 us | 30.730 us |  2049|  3073|   none  |
        +------------------+---------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     122|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       18|     36|    1159|    3074|    -|
|Memory           |       40|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     180|    -|
|Register         |        -|      -|      20|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       58|     36|    1179|    3376|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       20|      2|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+-------+-----+-----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------+---------------+---------+-------+-----+-----+-----+
    |bit_reverse25_U0  |bit_reverse25  |        0|      0|   38|  151|    0|
    |fft_stage35_U0    |fft_stage35    |        2|      4|  106|  220|    0|
    |fft_stage_126_U0  |fft_stage_126  |        0|      0|   35|  216|    0|
    |fft_stage_127_U0  |fft_stage_127  |        2|      4|  119|  311|    0|
    |fft_stage_128_U0  |fft_stage_128  |        2|      4|  120|  312|    0|
    |fft_stage_129_U0  |fft_stage_129  |        2|      4|  121|  311|    0|
    |fft_stage_130_U0  |fft_stage_130  |        2|      4|  122|  314|    0|
    |fft_stage_131_U0  |fft_stage_131  |        2|      4|  123|  314|    0|
    |fft_stage_132_U0  |fft_stage_132  |        2|      4|  124|  311|    0|
    |fft_stage_133_U0  |fft_stage_133  |        2|      4|  125|  308|    0|
    |fft_stage_134_U0  |fft_stage_134  |        2|      4|  126|  306|    0|
    +------------------+---------------+---------+-------+-----+-----+-----+
    |Total             |               |       18|     36| 1159| 3074|    0|
    +------------------+---------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Stage_R_0_V_U  |fft_streaming_StaBew  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_I_0_V_U  |fft_streaming_StaBew  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_R_1_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_R_2_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_R_3_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_R_4_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_R_5_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_R_6_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_R_7_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_R_8_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_R_9_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_I_1_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_I_2_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_I_3_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_I_4_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_I_5_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_I_6_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_I_7_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_I_8_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage_I_9_V_U  |fft_streaming_StaCeG  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |       40|  0|   0|    0| 20480|  440|    40|       901120|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_Stage_I_0_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_1_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_2_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_3_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_4_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_5_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_6_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_7_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_8_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_9_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_0_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_1_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_2_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_3_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_4_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_5_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_6_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_7_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_8_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_9_V        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                            |    and   |      0|  0|   2|           1|           1|
    |bit_reverse25_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |fft_stage35_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |fft_stage_126_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_126_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |fft_stage_127_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_127_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |fft_stage_128_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_128_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |fft_stage_129_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_129_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |fft_stage_130_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_130_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |fft_stage_131_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_131_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |fft_stage_132_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_132_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |fft_stage_133_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_133_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |fft_stage_134_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_134_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_0_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_1_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_2_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_3_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_4_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_5_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_6_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_7_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_8_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_9_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_0_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_1_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_2_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_3_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_4_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_5_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_6_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_7_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_8_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_9_V  |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 122|          61|          61|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_Stage_I_0_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_1_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_2_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_3_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_4_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_5_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_6_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_7_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_8_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_9_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_0_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_1_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_2_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_3_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_4_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_5_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_6_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_7_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_8_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_9_V  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 180|         40|   20|         40|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_Stage_I_0_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_1_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_2_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_3_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_4_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_5_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_6_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_7_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_8_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_9_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_0_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_1_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_2_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_3_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_4_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_5_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_6_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_7_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_8_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_9_V  |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 20|   0|   20|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_start          |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_done           | out |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_ready          | out |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_idle           | out |    1| ap_ctrl_hs | fft_streaming | return value |
|X_R_V_address0    | out |   10|  ap_memory |     X_R_V     |     array    |
|X_R_V_ce0         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_R_V_d0          | out |   22|  ap_memory |     X_R_V     |     array    |
|X_R_V_q0          |  in |   22|  ap_memory |     X_R_V     |     array    |
|X_R_V_we0         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_R_V_address1    | out |   10|  ap_memory |     X_R_V     |     array    |
|X_R_V_ce1         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_R_V_d1          | out |   22|  ap_memory |     X_R_V     |     array    |
|X_R_V_q1          |  in |   22|  ap_memory |     X_R_V     |     array    |
|X_R_V_we1         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_I_V_address0    | out |   10|  ap_memory |     X_I_V     |     array    |
|X_I_V_ce0         | out |    1|  ap_memory |     X_I_V     |     array    |
|X_I_V_d0          | out |   22|  ap_memory |     X_I_V     |     array    |
|X_I_V_q0          |  in |   22|  ap_memory |     X_I_V     |     array    |
|X_I_V_we0         | out |    1|  ap_memory |     X_I_V     |     array    |
|X_I_V_address1    | out |   10|  ap_memory |     X_I_V     |     array    |
|X_I_V_ce1         | out |    1|  ap_memory |     X_I_V     |     array    |
|X_I_V_d1          | out |   22|  ap_memory |     X_I_V     |     array    |
|X_I_V_q1          |  in |   22|  ap_memory |     X_I_V     |     array    |
|X_I_V_we1         | out |    1|  ap_memory |     X_I_V     |     array    |
|OUT_R_V_address0  | out |   10|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_ce0       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_d0        | out |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_q0        |  in |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_we0       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_address1  | out |   10|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_ce1       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_d1        | out |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_q1        |  in |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_we1       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_I_V_address0  | out |   10|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_ce0       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_d0        | out |   22|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_q0        |  in |   22|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_we0       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_address1  | out |   10|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_ce1       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_d1        | out |   22|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_q1        |  in |   22|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_we1       | out |    1|  ap_memory |    OUT_I_V    |     array    |
+------------------+-----+-----+------------+---------------+--------------+

