// Seed: 1575096794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1 ? id_2 : !1'd0;
endmodule
module module_1 #(
    parameter id_10 = 32'd42,
    parameter id_12 = 32'd7,
    parameter id_8  = 32'd75,
    parameter id_9  = 32'd62
) (
    output uwire id_0,
    input supply1 id_1,
    output wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    output uwire id_5,
    input tri id_6,
    input wire id_7
    , id_14,
    output tri _id_8,
    input supply0 _id_9,
    input tri1 _id_10,
    input uwire id_11,
    output uwire _id_12
);
  wire id_15;
  logic [id_8 : id_12] id_16;
  ;
  localparam id_17 = 1;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_17,
      id_17
  );
  logic [7:0] id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  assign id_21[id_9] = -1 ? -1 : id_11;
  logic [id_9  ==  1 : id_10] id_25;
  ;
  wire [-1 : -1] id_26;
  wire id_27;
  wire id_28;
  localparam id_29 = -1;
endmodule
