// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_A_0_AWVALID,
        m_axi_A_0_AWREADY,
        m_axi_A_0_AWADDR,
        m_axi_A_0_AWID,
        m_axi_A_0_AWLEN,
        m_axi_A_0_AWSIZE,
        m_axi_A_0_AWBURST,
        m_axi_A_0_AWLOCK,
        m_axi_A_0_AWCACHE,
        m_axi_A_0_AWPROT,
        m_axi_A_0_AWQOS,
        m_axi_A_0_AWREGION,
        m_axi_A_0_AWUSER,
        m_axi_A_0_WVALID,
        m_axi_A_0_WREADY,
        m_axi_A_0_WDATA,
        m_axi_A_0_WSTRB,
        m_axi_A_0_WLAST,
        m_axi_A_0_WID,
        m_axi_A_0_WUSER,
        m_axi_A_0_ARVALID,
        m_axi_A_0_ARREADY,
        m_axi_A_0_ARADDR,
        m_axi_A_0_ARID,
        m_axi_A_0_ARLEN,
        m_axi_A_0_ARSIZE,
        m_axi_A_0_ARBURST,
        m_axi_A_0_ARLOCK,
        m_axi_A_0_ARCACHE,
        m_axi_A_0_ARPROT,
        m_axi_A_0_ARQOS,
        m_axi_A_0_ARREGION,
        m_axi_A_0_ARUSER,
        m_axi_A_0_RVALID,
        m_axi_A_0_RREADY,
        m_axi_A_0_RDATA,
        m_axi_A_0_RLAST,
        m_axi_A_0_RID,
        m_axi_A_0_RFIFONUM,
        m_axi_A_0_RUSER,
        m_axi_A_0_RRESP,
        m_axi_A_0_BVALID,
        m_axi_A_0_BREADY,
        m_axi_A_0_BRESP,
        m_axi_A_0_BID,
        m_axi_A_0_BUSER,
        sext_ln57,
        row_buf_7_address0,
        row_buf_7_ce0,
        row_buf_7_we0,
        row_buf_7_d0,
        row_buf_6_address0,
        row_buf_6_ce0,
        row_buf_6_we0,
        row_buf_6_d0,
        row_buf_5_address0,
        row_buf_5_ce0,
        row_buf_5_we0,
        row_buf_5_d0,
        row_buf_4_address0,
        row_buf_4_ce0,
        row_buf_4_we0,
        row_buf_4_d0,
        row_buf_3_address0,
        row_buf_3_ce0,
        row_buf_3_we0,
        row_buf_3_d0,
        row_buf_2_address0,
        row_buf_2_ce0,
        row_buf_2_we0,
        row_buf_2_d0,
        row_buf_1_address0,
        row_buf_1_ce0,
        row_buf_1_we0,
        row_buf_1_d0,
        row_buf_address0,
        row_buf_ce0,
        row_buf_we0,
        row_buf_d0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_A_0_AWVALID;
input   m_axi_A_0_AWREADY;
output  [63:0] m_axi_A_0_AWADDR;
output  [0:0] m_axi_A_0_AWID;
output  [31:0] m_axi_A_0_AWLEN;
output  [2:0] m_axi_A_0_AWSIZE;
output  [1:0] m_axi_A_0_AWBURST;
output  [1:0] m_axi_A_0_AWLOCK;
output  [3:0] m_axi_A_0_AWCACHE;
output  [2:0] m_axi_A_0_AWPROT;
output  [3:0] m_axi_A_0_AWQOS;
output  [3:0] m_axi_A_0_AWREGION;
output  [0:0] m_axi_A_0_AWUSER;
output   m_axi_A_0_WVALID;
input   m_axi_A_0_WREADY;
output  [31:0] m_axi_A_0_WDATA;
output  [3:0] m_axi_A_0_WSTRB;
output   m_axi_A_0_WLAST;
output  [0:0] m_axi_A_0_WID;
output  [0:0] m_axi_A_0_WUSER;
output   m_axi_A_0_ARVALID;
input   m_axi_A_0_ARREADY;
output  [63:0] m_axi_A_0_ARADDR;
output  [0:0] m_axi_A_0_ARID;
output  [31:0] m_axi_A_0_ARLEN;
output  [2:0] m_axi_A_0_ARSIZE;
output  [1:0] m_axi_A_0_ARBURST;
output  [1:0] m_axi_A_0_ARLOCK;
output  [3:0] m_axi_A_0_ARCACHE;
output  [2:0] m_axi_A_0_ARPROT;
output  [3:0] m_axi_A_0_ARQOS;
output  [3:0] m_axi_A_0_ARREGION;
output  [0:0] m_axi_A_0_ARUSER;
input   m_axi_A_0_RVALID;
output   m_axi_A_0_RREADY;
input  [31:0] m_axi_A_0_RDATA;
input   m_axi_A_0_RLAST;
input  [0:0] m_axi_A_0_RID;
input  [8:0] m_axi_A_0_RFIFONUM;
input  [0:0] m_axi_A_0_RUSER;
input  [1:0] m_axi_A_0_RRESP;
input   m_axi_A_0_BVALID;
output   m_axi_A_0_BREADY;
input  [1:0] m_axi_A_0_BRESP;
input  [0:0] m_axi_A_0_BID;
input  [0:0] m_axi_A_0_BUSER;
input  [61:0] sext_ln57;
output  [2:0] row_buf_7_address0;
output   row_buf_7_ce0;
output   row_buf_7_we0;
output  [23:0] row_buf_7_d0;
output  [2:0] row_buf_6_address0;
output   row_buf_6_ce0;
output   row_buf_6_we0;
output  [23:0] row_buf_6_d0;
output  [2:0] row_buf_5_address0;
output   row_buf_5_ce0;
output   row_buf_5_we0;
output  [23:0] row_buf_5_d0;
output  [2:0] row_buf_4_address0;
output   row_buf_4_ce0;
output   row_buf_4_we0;
output  [23:0] row_buf_4_d0;
output  [2:0] row_buf_3_address0;
output   row_buf_3_ce0;
output   row_buf_3_we0;
output  [23:0] row_buf_3_d0;
output  [2:0] row_buf_2_address0;
output   row_buf_2_ce0;
output   row_buf_2_we0;
output  [23:0] row_buf_2_d0;
output  [2:0] row_buf_1_address0;
output   row_buf_1_ce0;
output   row_buf_1_we0;
output  [23:0] row_buf_1_d0;
output  [2:0] row_buf_address0;
output   row_buf_ce0;
output   row_buf_we0;
output  [23:0] row_buf_d0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg m_axi_A_0_RREADY;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln60_fu_249_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    A_blk_n_R;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [0:0] icmp_ln60_reg_419;
reg    ap_block_pp0_stage0_11001;
wire   [2:0] trunc_ln60_fu_261_p1;
reg   [2:0] trunc_ln60_reg_423;
reg   [2:0] trunc_ln60_reg_423_pp0_iter1_reg;
reg   [2:0] lshr_ln_reg_427;
reg   [2:0] lshr_ln_reg_427_pp0_iter1_reg;
wire  signed [23:0] a_fu_304_p1;
reg  signed [23:0] a_reg_432;
wire   [63:0] zext_ln60_fu_308_p1;
wire    ap_block_pp0_stage0_grp0;
reg   [23:0] empty_fu_102;
wire   [23:0] select_ln64_1_fu_382_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [6:0] j_1_fu_106;
wire   [6:0] add_ln60_fu_255_p2;
reg   [6:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage0_01001_grp0;
reg    row_buf_6_we0_local;
reg    row_buf_6_ce0_local;
reg    row_buf_5_we0_local;
reg    row_buf_5_ce0_local;
reg    row_buf_4_we0_local;
reg    row_buf_4_ce0_local;
reg    row_buf_3_we0_local;
reg    row_buf_3_ce0_local;
reg    row_buf_2_we0_local;
reg    row_buf_2_ce0_local;
reg    row_buf_1_we0_local;
reg    row_buf_1_ce0_local;
reg    row_buf_we0_local;
reg    row_buf_ce0_local;
reg    row_buf_7_we0_local;
reg    row_buf_7_ce0_local;
wire  signed [23:0] sext_ln64_fu_322_p0;
wire  signed [23:0] add_ln64_fu_329_p1;
wire  signed [24:0] sext_ln64_1_fu_326_p1;
wire  signed [24:0] sext_ln64_fu_322_p1;
wire   [24:0] add_ln64_1_fu_334_p2;
wire   [23:0] add_ln64_fu_329_p2;
wire   [0:0] tmp_fu_340_p3;
wire   [0:0] tmp_71_fu_348_p3;
wire   [0:0] xor_ln64_fu_356_p2;
wire   [0:0] and_ln64_fu_362_p2;
wire   [0:0] xor_ln64_1_fu_368_p2;
wire   [23:0] select_ln64_fu_374_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 empty_fu_102 = 24'd0;
#0 j_1_fu_106 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_102 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_fu_102 <= select_ln64_1_fu_382_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln60_fu_249_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_1_fu_106 <= add_ln60_fu_255_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_1_fu_106 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_reg_432 <= a_fu_304_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln60_reg_419 <= icmp_ln60_fu_249_p2;
        lshr_ln_reg_427 <= {{ap_sig_allocacmp_j[5:3]}};
        lshr_ln_reg_427_pp0_iter1_reg <= lshr_ln_reg_427;
        trunc_ln60_reg_423 <= trunc_ln60_fu_261_p1;
        trunc_ln60_reg_423_pp0_iter1_reg <= trunc_ln60_reg_423;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_blk_n_R = m_axi_A_0_RVALID;
    end else begin
        A_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln60_fu_249_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 7'd0;
    end else begin
        ap_sig_allocacmp_j = j_1_fu_106;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_A_0_RREADY = 1'b1;
    end else begin
        m_axi_A_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln60_reg_419 == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        row_buf_1_ce0_local = 1'b1;
    end else begin
        row_buf_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln60_reg_423_pp0_iter1_reg == 3'd1))) begin
        row_buf_1_we0_local = 1'b1;
    end else begin
        row_buf_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        row_buf_2_ce0_local = 1'b1;
    end else begin
        row_buf_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln60_reg_423_pp0_iter1_reg == 3'd2))) begin
        row_buf_2_we0_local = 1'b1;
    end else begin
        row_buf_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        row_buf_3_ce0_local = 1'b1;
    end else begin
        row_buf_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln60_reg_423_pp0_iter1_reg == 3'd3))) begin
        row_buf_3_we0_local = 1'b1;
    end else begin
        row_buf_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        row_buf_4_ce0_local = 1'b1;
    end else begin
        row_buf_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln60_reg_423_pp0_iter1_reg == 3'd4))) begin
        row_buf_4_we0_local = 1'b1;
    end else begin
        row_buf_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        row_buf_5_ce0_local = 1'b1;
    end else begin
        row_buf_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln60_reg_423_pp0_iter1_reg == 3'd5))) begin
        row_buf_5_we0_local = 1'b1;
    end else begin
        row_buf_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        row_buf_6_ce0_local = 1'b1;
    end else begin
        row_buf_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln60_reg_423_pp0_iter1_reg == 3'd6))) begin
        row_buf_6_we0_local = 1'b1;
    end else begin
        row_buf_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        row_buf_7_ce0_local = 1'b1;
    end else begin
        row_buf_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln60_reg_423_pp0_iter1_reg == 3'd7))) begin
        row_buf_7_we0_local = 1'b1;
    end else begin
        row_buf_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        row_buf_ce0_local = 1'b1;
    end else begin
        row_buf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln60_reg_423_pp0_iter1_reg == 3'd0))) begin
        row_buf_we0_local = 1'b1;
    end else begin
        row_buf_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_304_p1 = m_axi_A_0_RDATA[23:0];

assign add_ln60_fu_255_p2 = (ap_sig_allocacmp_j + 7'd1);

assign add_ln64_1_fu_334_p2 = ($signed(sext_ln64_1_fu_326_p1) + $signed(sext_ln64_fu_322_p1));

assign add_ln64_fu_329_p1 = empty_fu_102;

assign add_ln64_fu_329_p2 = ($signed(a_reg_432) + $signed(add_ln64_fu_329_p1));

assign and_ln64_fu_362_p2 = (xor_ln64_fu_356_p2 & tmp_71_fu_348_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln60_fu_249_p2 = ((ap_sig_allocacmp_j == 7'd64) ? 1'b1 : 1'b0);

assign m_axi_A_0_ARADDR = 64'd0;

assign m_axi_A_0_ARBURST = 2'd0;

assign m_axi_A_0_ARCACHE = 4'd0;

assign m_axi_A_0_ARID = 1'd0;

assign m_axi_A_0_ARLEN = 32'd0;

assign m_axi_A_0_ARLOCK = 2'd0;

assign m_axi_A_0_ARPROT = 3'd0;

assign m_axi_A_0_ARQOS = 4'd0;

assign m_axi_A_0_ARREGION = 4'd0;

assign m_axi_A_0_ARSIZE = 3'd0;

assign m_axi_A_0_ARUSER = 1'd0;

assign m_axi_A_0_ARVALID = 1'b0;

assign m_axi_A_0_AWADDR = 64'd0;

assign m_axi_A_0_AWBURST = 2'd0;

assign m_axi_A_0_AWCACHE = 4'd0;

assign m_axi_A_0_AWID = 1'd0;

assign m_axi_A_0_AWLEN = 32'd0;

assign m_axi_A_0_AWLOCK = 2'd0;

assign m_axi_A_0_AWPROT = 3'd0;

assign m_axi_A_0_AWQOS = 4'd0;

assign m_axi_A_0_AWREGION = 4'd0;

assign m_axi_A_0_AWSIZE = 3'd0;

assign m_axi_A_0_AWUSER = 1'd0;

assign m_axi_A_0_AWVALID = 1'b0;

assign m_axi_A_0_BREADY = 1'b0;

assign m_axi_A_0_WDATA = 32'd0;

assign m_axi_A_0_WID = 1'd0;

assign m_axi_A_0_WLAST = 1'b0;

assign m_axi_A_0_WSTRB = 4'd0;

assign m_axi_A_0_WUSER = 1'd0;

assign m_axi_A_0_WVALID = 1'b0;

assign p_out = empty_fu_102;

assign row_buf_1_address0 = zext_ln60_fu_308_p1;

assign row_buf_1_ce0 = row_buf_1_ce0_local;

assign row_buf_1_d0 = a_reg_432;

assign row_buf_1_we0 = row_buf_1_we0_local;

assign row_buf_2_address0 = zext_ln60_fu_308_p1;

assign row_buf_2_ce0 = row_buf_2_ce0_local;

assign row_buf_2_d0 = a_reg_432;

assign row_buf_2_we0 = row_buf_2_we0_local;

assign row_buf_3_address0 = zext_ln60_fu_308_p1;

assign row_buf_3_ce0 = row_buf_3_ce0_local;

assign row_buf_3_d0 = a_reg_432;

assign row_buf_3_we0 = row_buf_3_we0_local;

assign row_buf_4_address0 = zext_ln60_fu_308_p1;

assign row_buf_4_ce0 = row_buf_4_ce0_local;

assign row_buf_4_d0 = a_reg_432;

assign row_buf_4_we0 = row_buf_4_we0_local;

assign row_buf_5_address0 = zext_ln60_fu_308_p1;

assign row_buf_5_ce0 = row_buf_5_ce0_local;

assign row_buf_5_d0 = a_reg_432;

assign row_buf_5_we0 = row_buf_5_we0_local;

assign row_buf_6_address0 = zext_ln60_fu_308_p1;

assign row_buf_6_ce0 = row_buf_6_ce0_local;

assign row_buf_6_d0 = a_reg_432;

assign row_buf_6_we0 = row_buf_6_we0_local;

assign row_buf_7_address0 = zext_ln60_fu_308_p1;

assign row_buf_7_ce0 = row_buf_7_ce0_local;

assign row_buf_7_d0 = a_reg_432;

assign row_buf_7_we0 = row_buf_7_we0_local;

assign row_buf_address0 = zext_ln60_fu_308_p1;

assign row_buf_ce0 = row_buf_ce0_local;

assign row_buf_d0 = a_reg_432;

assign row_buf_we0 = row_buf_we0_local;

assign select_ln64_1_fu_382_p3 = ((xor_ln64_1_fu_368_p2[0:0] == 1'b1) ? select_ln64_fu_374_p3 : add_ln64_fu_329_p2);

assign select_ln64_fu_374_p3 = ((and_ln64_fu_362_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln64_1_fu_326_p1 = a_reg_432;

assign sext_ln64_fu_322_p0 = empty_fu_102;

assign sext_ln64_fu_322_p1 = sext_ln64_fu_322_p0;

assign tmp_71_fu_348_p3 = add_ln64_fu_329_p2[32'd23];

assign tmp_fu_340_p3 = add_ln64_1_fu_334_p2[32'd24];

assign trunc_ln60_fu_261_p1 = ap_sig_allocacmp_j[2:0];

assign xor_ln64_1_fu_368_p2 = (tmp_fu_340_p3 ^ tmp_71_fu_348_p3);

assign xor_ln64_fu_356_p2 = (tmp_fu_340_p3 ^ 1'd1);

assign zext_ln60_fu_308_p1 = lshr_ln_reg_427_pp0_iter1_reg;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_3
