##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyHFCLK
		4.3::Critical Path Report for Quadrature_Decode_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (Quadrature_Decode_Clock:R vs. Quadrature_Decode_Clock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: Clock_1                     | Frequency: 61.21 MHz  | Target: 12.00 MHz  | 
Clock: CyHFCLK                     | Frequency: 61.21 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                       | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                       | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK                     | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1                   | N/A                   | Target: 48.00 MHz  | 
Clock: CySYSCLK                    | N/A                   | Target: 48.00 MHz  | 
Clock: EZI2C_1_SCBCLK              | N/A                   | Target: 1.60 MHz   | 
Clock: EZI2C_1_SCBCLK(FFB)         | N/A                   | Target: 1.60 MHz   | 
Clock: HCSR04_Clock                | N/A                   | Target: 1.00 MHz   | 
Clock: HCSR04_Clock(FFB)           | N/A                   | Target: 1.00 MHz   | 
Clock: Infrared_ADC_intClock       | N/A                   | Target: 16.00 MHz  | 
Clock: Infrared_ADC_intClock(FFB)  | N/A                   | Target: 16.00 MHz  | 
Clock: PWM_1MHz                    | N/A                   | Target: 1.00 MHz   | 
Clock: PWM_1MHz(FFB)               | N/A                   | Target: 1.00 MHz   | 
Clock: Quadrature_Decode_Clock     | Frequency: 29.40 MHz  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock             Capture Clock            Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------  -----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                  Clock_1                  83333.3          67356       N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK                  Clock_1                  20833.3          4495        N/A              N/A         N/A              N/A         N/A              N/A         
Quadrature_Decode_Clock  Quadrature_Decode_Clock  83333.3          49315       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase           
----------------------  ------------  -------------------------  
Left_Encoder_A(0)_PAD   18291         Quadrature_Decode_Clock:R  
Left_Encoder_B(0)_PAD   19229         Quadrature_Decode_Clock:R  
Right_Encoder_A(0)_PAD  20590         Quadrature_Decode_Clock:R  
Right_Encoder_B(0)_PAD  21090         Quadrature_Decode_Clock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                      Clock to Out  Clock Name:Phase  
-----------------------------  ------------  ----------------  
Left_HB25_PWM_Pin(0)_PAD:out   20016         PWM_1MHz(FFB):R   
Right_HB25_PWM_Pin(0)_PAD:out  16710         PWM_1MHz(FFB):R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 61.21 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 4495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12828
-------------------------------------   ----- 
End-of-path arrival time (ps)           12828
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_0    macrocell22    3963  12828   4495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell22                0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 61.21 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 4495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12828
-------------------------------------   ----- 
End-of-path arrival time (ps)           12828
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_0    macrocell22    3963  12828   4495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell22                0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Quadrature_Decode_Clock
*****************************************************
Clock: Quadrature_Decode_Clock
Frequency: 29.40 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 49315p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -5090
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28929
-------------------------------------   ----- 
End-of-path arrival time (ps)           28929
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:count_stored_i\/clock_0   macrocell38                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell38     1250   1250  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell7      3663   4913  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell7      3350   8263  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   4335  12599  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  22309  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  22309  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  25619  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  25619  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  28929  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  28929  49315  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell4              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 4495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12828
-------------------------------------   ----- 
End-of-path arrival time (ps)           12828
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_0    macrocell22    3963  12828   4495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell22                0      0  RISE       1


5.2::Critical Path Report for (Quadrature_Decode_Clock:R vs. Quadrature_Decode_Clock:R)
***************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 49315p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -5090
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28929
-------------------------------------   ----- 
End-of-path arrival time (ps)           28929
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:count_stored_i\/clock_0   macrocell38                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell38     1250   1250  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell7      3663   4913  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell7      3350   8263  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   4335  12599  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  22309  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  22309  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  25619  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  25619  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  28929  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  28929  49315  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell4              0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 67356p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12467
-------------------------------------   ----- 
End-of-path arrival time (ps)           12467
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_4  macrocell2    3904   5154  67356  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q       macrocell2    3350   8504  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_0  macrocell22   3963  12467  67356  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell22                0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 4495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12828
-------------------------------------   ----- 
End-of-path arrival time (ps)           12828
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_0    macrocell22    3963  12828   4495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell22                0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_7/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_7/clock_0
Path slack     : 4495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12828
-------------------------------------   ----- 
End-of-path arrival time (ps)           12828
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/main_0    macrocell25    3963  12828   4495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/clock_0             macrocell25                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_8/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_8/clock_0
Path slack     : 4495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12828
-------------------------------------   ----- 
End-of-path arrival time (ps)           12828
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/main_0    macrocell26    3963  12828   4495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/clock_0             macrocell26                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_14/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_14/clock_0
Path slack     : 4495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12828
-------------------------------------   ----- 
End-of-path arrival time (ps)           12828
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/main_0   macrocell32    3963  12828   4495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/clock_0            macrocell32                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_0/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_0/clock_0
Path slack     : 5402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/main_0    macrocell18    3056  11921   5402  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/clock_0             macrocell18                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_3/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_3/clock_0
Path slack     : 5402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/main_0    macrocell21    3056  11921   5402  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/clock_0             macrocell21                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_10/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_10/clock_0
Path slack     : 5402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/main_0   macrocell28    3056  11921   5402  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/clock_0            macrocell28                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_13/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_13/clock_0
Path slack     : 5402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/main_0   macrocell31    3056  11921   5402  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/clock_0            macrocell31                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 5404p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11919
-------------------------------------   ----- 
End-of-path arrival time (ps)           11919
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_0    macrocell23    3053  11919   5404  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell23                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_6/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_6/clock_0
Path slack     : 5404p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11919
-------------------------------------   ----- 
End-of-path arrival time (ps)           11919
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/main_0    macrocell24    3053  11919   5404  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/clock_0             macrocell24                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_12/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_12/clock_0
Path slack     : 5404p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11919
-------------------------------------   ----- 
End-of-path arrival time (ps)           11919
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/main_0   macrocell30    3053  11919   5404  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/clock_0            macrocell30                0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_15/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_15/clock_0
Path slack     : 5404p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11919
-------------------------------------   ----- 
End-of-path arrival time (ps)           11919
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/main_0   macrocell33    3053  11919   5404  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/clock_0            macrocell33                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_1/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_1/clock_0
Path slack     : 5570p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/main_0    macrocell19    2888  11754   5570  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/clock_0             macrocell19                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_2/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_2/clock_0
Path slack     : 5570p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/main_0    macrocell20    2888  11754   5570  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/clock_0             macrocell20                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_9/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_9/clock_0
Path slack     : 5570p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/main_0    macrocell27    2888  11754   5570  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/clock_0             macrocell27                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_one_hot_11/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_11/clock_0
Path slack     : 5570p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/main_0    macrocell2     2936   5516   4495  RISE       1
Infrared_Analog_Mux_Decoder_is_active/q         macrocell2     3350   8866   4495  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/main_0   macrocell29    2888  11754   5570  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/clock_0            macrocell29                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : Infrared_Analog_Mux_Decoder_old_id_0/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_old_id_0/clock_0
Path slack     : 10928p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_0  controlcell1   2580   2580   4495  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/main_0     macrocell17    3816   6396  10928  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_3
Path End       : Infrared_Analog_Mux_Decoder_old_id_3/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_old_id_3/clock_0
Path slack     : 10928p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_3  controlcell1   2580   2580   4497  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/main_0     macrocell14    3815   6395  10928  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : Infrared_Analog_Mux_Decoder_old_id_2/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_old_id_2/clock_0
Path slack     : 10931p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_2  controlcell1   2580   2580   4500  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/main_0     macrocell15    3812   6392  10931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Infrared_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : Infrared_Analog_Mux_Decoder_old_id_1/main_0
Capture Clock  : Infrared_Analog_Mux_Decoder_old_id_1/clock_0
Path slack     : 10934p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Infrared_Mux_Control:Sync:ctrl_reg\/busclk           controlcell1            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Infrared_Mux_Control:Sync:ctrl_reg\/control_1  controlcell1   2580   2580   4503  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/main_0     macrocell16    3809   6389  10934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 49315p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -5090
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28929
-------------------------------------   ----- 
End-of-path arrival time (ps)           28929
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:count_stored_i\/clock_0   macrocell38                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell38     1250   1250  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell7      3663   4913  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell7      3350   8263  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   4335  12599  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  22309  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  22309  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  25619  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  25619  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  28929  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  28929  49315  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell4              0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 52221p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -5090
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26022
-------------------------------------   ----- 
End-of-path arrival time (ps)           26022
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:count_stored_i\/clock_0    macrocell46                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell46     1250   1250  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell11     2296   3546  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell11     3350   6896  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2796   9692  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  19402  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  19402  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  22712  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  22712  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  26022  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  26022  52221  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock   datapathcell8              0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 52625p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -5090
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25619
-------------------------------------   ----- 
End-of-path arrival time (ps)           25619
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:count_stored_i\/clock_0   macrocell38                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell38     1250   1250  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell7      3663   4913  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell7      3350   8263  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   4335  12599  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  22309  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  22309  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  25619  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  25619  52625  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell3              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 55531p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -5090
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22712
-------------------------------------   ----- 
End-of-path arrival time (ps)           22712
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:count_stored_i\/clock_0    macrocell46                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell46     1250   1250  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell11     2296   3546  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell11     3350   6896  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2796   9692  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  19402  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  19402  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  22712  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  22712  55531  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock   datapathcell7              0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 55935p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -5090
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22309
-------------------------------------   ----- 
End-of-path arrival time (ps)           22309
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:count_stored_i\/clock_0   macrocell38                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell38     1250   1250  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell7      3663   4913  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell7      3350   8263  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   4335  12599  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  22309  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  22309  55935  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell2              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 58841p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -5090
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19402
-------------------------------------   ----- 
End-of-path arrival time (ps)           19402
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:count_stored_i\/clock_0    macrocell46                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell46     1250   1250  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell11     2296   3546  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell11     3350   6896  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2796   9692  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  19402  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  19402  58841  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock   datapathcell6              0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 59214p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           12599
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:count_stored_i\/clock_0   macrocell38                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell38     1250   1250  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell7      3663   4913  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell7      3350   8263  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell2   4336  12599  59214  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell2              0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 59215p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           12599
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:count_stored_i\/clock_0   macrocell38                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell38     1250   1250  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell7      3663   4913  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell7      3350   8263  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   4335  12599  59215  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell1              0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 59876p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11937
-------------------------------------   ----- 
End-of-path arrival time (ps)           11937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:count_stored_i\/clock_0    macrocell46                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell46     1250   1250  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell11     2296   3546  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell11     3350   6896  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell8   5042  11937  59876  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock   datapathcell8              0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 60303p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:count_stored_i\/clock_0   macrocell38                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell38     1250   1250  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell7      3663   4913  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell7      3350   8263  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell4   3247  11510  60303  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell4              0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 60308p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:count_stored_i\/clock_0   macrocell38                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell38     1250   1250  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell7      3663   4913  49315  RISE       1
\Right_Phase_Counter:CounterUDB:count_enable\/q               macrocell7      3350   8263  49315  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell3   3242  11505  60308  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell3              0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 60417p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11396
-------------------------------------   ----- 
End-of-path arrival time (ps)           11396
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:count_stored_i\/clock_0    macrocell46                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell46     1250   1250  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell11     2296   3546  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell11     3350   6896  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell7   4501  11396  60417  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock   datapathcell7              0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 60845p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -1570
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20918
-------------------------------------   ----- 
End-of-path arrival time (ps)           20918
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140  60845  RISE       1
\Right_Phase_Counter:CounterUDB:status_3\/main_0            macrocell6      3828  11968  60845  RISE       1
\Right_Phase_Counter:CounterUDB:status_3\/q                 macrocell6      3350  15318  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    5600  20918  60845  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell1               0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 62121p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:count_stored_i\/clock_0    macrocell46                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell46     1250   1250  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell11     2296   3546  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell11     3350   6896  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2796   9692  62121  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell5              0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:count_stored_i\/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 62147p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:count_stored_i\/clock_0    macrocell46                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:count_stored_i\/q             macrocell46     1250   1250  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/main_0          macrocell11     2296   3546  52221  RISE       1
\Left_Phase_Counter:CounterUDB:count_enable\/q               macrocell11     3350   6896  52221  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell6   2771   9666  62147  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock   datapathcell6              0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 62168p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -1570
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19595
-------------------------------------   ----- 
End-of-path arrival time (ps)           19595
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell1   4900   4900  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell2      0   4900  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell2   1530   6430  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell3      0   6430  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell3   1530   7960  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell4      0   7960  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell4   3070  11030  62168  RISE       1
\Right_Phase_Counter:CounterUDB:status_0\/main_0             macrocell4      2901  13931  62168  RISE       1
\Right_Phase_Counter:CounterUDB:status_0\/q                  macrocell4      3350  17281  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2314  19595  62168  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell1               0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 62872p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -1570
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18892
-------------------------------------   ----- 
End-of-path arrival time (ps)           18892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell5              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   4900   4900  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   4900  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1530   6430  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   6430  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1530   7960  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   7960  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   3070  11030  62872  RISE       1
\Left_Phase_Counter:CounterUDB:status_0\/main_0             macrocell8      2257  13287  62872  RISE       1
\Left_Phase_Counter:CounterUDB:status_0\/q                  macrocell8      3350  16637  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    2254  18892  62872  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock      statusicell2               0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 64342p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -1570
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17421
-------------------------------------   ----- 
End-of-path arrival time (ps)           17421
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell5              0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5   2320   2320  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0   2320  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1430   3750  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   3750  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1430   5180  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   5180  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2960   8140  64342  RISE       1
\Left_Phase_Counter:CounterUDB:status_3\/main_0            macrocell10     3679  11819  64342  RISE       1
\Left_Phase_Counter:CounterUDB:status_3\/q                 macrocell10     3350  15169  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_3    statusicell2    2252  17421  64342  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock      statusicell2               0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 64660p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -1570
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17104
-------------------------------------   ----- 
End-of-path arrival time (ps)           17104
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell1   2730   2730  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell2      0   2730  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell2   1430   4160  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell3      0   4160  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell3   1430   5590  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell4      0   5590  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell4   2960   8550  64660  RISE       1
\Right_Phase_Counter:CounterUDB:status_2\/main_0            macrocell5      2883  11433  64660  RISE       1
\Right_Phase_Counter:CounterUDB:status_2\/q                 macrocell5      3350  14783  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2320  17104  64660  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell1               0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 65061p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -1570
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16702
-------------------------------------   ----- 
End-of-path arrival time (ps)           16702
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell5              0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell5   2730   2730  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell6      0   2730  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell6   1430   4160  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell7      0   4160  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell7   1430   5590  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell8      0   5590  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell8   2960   8550  65061  RISE       1
\Left_Phase_Counter:CounterUDB:status_2\/main_0            macrocell9      2542  11092  65061  RISE       1
\Left_Phase_Counter:CounterUDB:status_2\/q                 macrocell9      3350  14442  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2260  16702  65061  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock      statusicell2               0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_112/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 65503p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_112/clock_0                                           macrocell48                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_112/q                                                    macrocell48     1250   1250  57893  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2  datapathcell8   5060   6310  65503  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock   datapathcell8              0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Right_Phase_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Right_Phase_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 65893p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13931
-------------------------------------   ----- 
End-of-path arrival time (ps)           13931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell1   4900   4900  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell2      0   4900  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell2   1530   6430  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell3      0   6430  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell3   1530   7960  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell4      0   7960  62168  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell4   3070  11030  62168  RISE       1
\Right_Phase_Counter:CounterUDB:prevCompare\/main_0          macrocell37     2901  13931  65893  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:prevCompare\/clock_0      macrocell37                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_112/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 66040p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_112/clock_0                                           macrocell48                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_112/q                                                    macrocell48     1250   1250  57893  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2  datapathcell7   4523   5773  66040  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock   datapathcell7              0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3156/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 66376p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3156/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3156/q                                                    macrocell40     1250   1250  56476  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2  datapathcell1   4187   5437  66376  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell1              0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3156/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 66377p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3156/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3156/q                                                    macrocell40     1250   1250  56476  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2  datapathcell2   4187   5437  66377  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell2              0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Left_Phase_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Left_Phase_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 66536p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13287
-------------------------------------   ----- 
End-of-path arrival time (ps)           13287
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell5              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   4900   4900  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   4900  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1530   6430  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   6430  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1530   7960  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   7960  62872  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   3070  11030  62872  RISE       1
\Left_Phase_Counter:CounterUDB:prevCompare\/main_0          macrocell45     2257  13287  66536  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:prevCompare\/clock_0       macrocell45                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Left_Phase_Counter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Left_Phase_Counter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 67112p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12711
-------------------------------------   ----- 
End-of-path arrival time (ps)           12711
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell5              0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5   2320   2320  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0   2320  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1430   3750  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   3750  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1430   5180  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   5180  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2960   8140  64342  RISE       1
\Left_Phase_Counter:CounterUDB:underflow_reg_i\/main_0     macrocell44     4571  12711  67112  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:underflow_reg_i\/clock_0   macrocell44                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3156/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 67468p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3156/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3156/q                                                    macrocell40     1250   1250  56476  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2  datapathcell4   3095   4345  67468  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell4              0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3156/q
Path End       : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2
Capture Clock  : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 67468p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3156/clock_0                                          macrocell40                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3156/q                                                    macrocell40     1250   1250  56476  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2  datapathcell3   3095   4345  67468  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell3              0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67764p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -1570
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13999
-------------------------------------   ----- 
End-of-path arrival time (ps)           13999
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell5              0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5   2320   2320  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0   2320  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1430   3750  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   3750  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1430   5180  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   5180  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2960   8140  64342  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    5859  13999  67764  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock      statusicell2               0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_112/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 67767p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_112/clock_0                                           macrocell48                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_112/q                                                    macrocell48     1250   1250  57893  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2  datapathcell6   2797   4047  67767  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/clock   datapathcell6              0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_112/q
Path End       : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2
Capture Clock  : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 67793p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)    83333
- Setup time                                                                   -11520
----------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_112/clock_0                                           macrocell48                0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_112/q                                                    macrocell48     1250   1250  57893  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2  datapathcell5   2770   4020  67793  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell5              0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Right_Phase_Counter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Right_Phase_Counter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 67855p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11968
-------------------------------------   ----- 
End-of-path arrival time (ps)           11968
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140  60845  RISE       1
\Right_Phase_Counter:CounterUDB:underflow_reg_i\/main_0     macrocell36     3828  11968  67855  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:underflow_reg_i\/clock_0  macrocell36                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Right_Phase_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Right_Phase_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 68390p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11433
-------------------------------------   ----- 
End-of-path arrival time (ps)           11433
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell1   2730   2730  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell2      0   2730  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell2   1430   4160  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell3      0   4160  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell3   1430   5590  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell4      0   5590  64660  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell4   2960   8550  64660  RISE       1
\Right_Phase_Counter:CounterUDB:overflow_reg_i\/main_0      macrocell35     2883  11433  68390  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:overflow_reg_i\/clock_0   macrocell35                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Left_Phase_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Left_Phase_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 68741p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11083
-------------------------------------   ----- 
End-of-path arrival time (ps)           11083
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock   datapathcell5              0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell5   2730   2730  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell6      0   2730  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell6   1430   4160  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell7      0   4160  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell7   1430   5590  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell8      0   5590  65061  RISE       1
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell8   2960   8550  65061  RISE       1
\Left_Phase_Counter:CounterUDB:overflow_reg_i\/main_0      macrocell43     2533  11083  68741  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:overflow_reg_i\/clock_0    macrocell43                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69221p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -1570
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12543
-------------------------------------   ----- 
End-of-path arrival time (ps)           12543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140  60845  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4403  12543  69221  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell1               0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 72275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7548
-------------------------------------   ---- 
End-of-path arrival time (ps)           7548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_2  macrocell22   6298   7548  72275  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell22                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_7/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_7/clock_0
Path slack     : 72275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7548
-------------------------------------   ---- 
End-of-path arrival time (ps)           7548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/main_2  macrocell25   6298   7548  72275  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/clock_0             macrocell25                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_8/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_8/clock_0
Path slack     : 72275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7548
-------------------------------------   ---- 
End-of-path arrival time (ps)           7548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/main_2  macrocell26   6298   7548  72275  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/clock_0             macrocell26                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_14/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_14/clock_0
Path slack     : 72275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7548
-------------------------------------   ---- 
End-of-path arrival time (ps)           7548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/main_2  macrocell32   6298   7548  72275  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/clock_0            macrocell32                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 72278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_1  macrocell22   6296   7546  72278  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell22                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_7/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_7/clock_0
Path slack     : 72278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/main_1  macrocell25   6296   7546  72278  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/clock_0             macrocell25                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_8/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_8/clock_0
Path slack     : 72278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/main_1  macrocell26   6296   7546  72278  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/clock_0             macrocell26                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_14/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_14/clock_0
Path slack     : 72278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/main_1  macrocell32   6296   7546  72278  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/clock_0            macrocell32                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 72292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_3  macrocell22   6282   7532  72292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell22                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_7/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_7/clock_0
Path slack     : 72292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/main_3  macrocell25   6282   7532  72292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/clock_0             macrocell25                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_8/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_8/clock_0
Path slack     : 72292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/main_3  macrocell26   6282   7532  72292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/clock_0             macrocell26                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_14/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_14/clock_0
Path slack     : 72292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/main_3  macrocell32   6282   7532  72292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/clock_0            macrocell32                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_4/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_4/clock_0
Path slack     : 72299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/main_4  macrocell22   6275   7525  72299  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_4/clock_0             macrocell22                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_7/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_7/clock_0
Path slack     : 72299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/main_4  macrocell25   6275   7525  72299  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_7/clock_0             macrocell25                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_8/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_8/clock_0
Path slack     : 72299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/main_4  macrocell26   6275   7525  72299  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_8/clock_0             macrocell26                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_14/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_14/clock_0
Path slack     : 72299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/main_4  macrocell32   6275   7525  72299  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_14/clock_0            macrocell32                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 73178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_1  macrocell23   5395   6645  73178  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell23                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_6/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_6/clock_0
Path slack     : 73178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/main_1  macrocell24   5395   6645  73178  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/clock_0             macrocell24                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_12/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_12/clock_0
Path slack     : 73178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/main_1  macrocell30   5395   6645  73178  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/clock_0            macrocell30                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_15/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_15/clock_0
Path slack     : 73178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/main_1  macrocell33   5395   6645  73178  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/clock_0            macrocell33                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 73182p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_2  macrocell23   5391   6641  73182  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell23                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_6/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_6/clock_0
Path slack     : 73182p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/main_2  macrocell24   5391   6641  73182  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/clock_0             macrocell24                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_12/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_12/clock_0
Path slack     : 73182p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/main_2  macrocell30   5391   6641  73182  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/clock_0            macrocell30                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_15/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_15/clock_0
Path slack     : 73182p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/main_2  macrocell33   5391   6641  73182  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/clock_0            macrocell33                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_0/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_0/clock_0
Path slack     : 73185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/main_2  macrocell18   5389   6639  73185  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/clock_0             macrocell18                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_3/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_3/clock_0
Path slack     : 73185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/main_2  macrocell21   5389   6639  73185  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/clock_0             macrocell21                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_10/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_10/clock_0
Path slack     : 73185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/main_2  macrocell28   5389   6639  73185  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/clock_0            macrocell28                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_13/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_13/clock_0
Path slack     : 73185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/main_2  macrocell31   5389   6639  73185  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/clock_0            macrocell31                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_0/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_0/clock_0
Path slack     : 73188p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/main_1  macrocell18   5385   6635  73188  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/clock_0             macrocell18                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_3/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_3/clock_0
Path slack     : 73188p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/main_1  macrocell21   5385   6635  73188  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/clock_0             macrocell21                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_10/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_10/clock_0
Path slack     : 73188p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/main_1  macrocell28   5385   6635  73188  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/clock_0            macrocell28                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_13/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_13/clock_0
Path slack     : 73188p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/main_1  macrocell31   5385   6635  73188  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/clock_0            macrocell31                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_0/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_0/clock_0
Path slack     : 73202p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/main_3  macrocell18   5371   6621  73202  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/clock_0             macrocell18                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_3/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_3/clock_0
Path slack     : 73202p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/main_3  macrocell21   5371   6621  73202  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/clock_0             macrocell21                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_10/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_10/clock_0
Path slack     : 73202p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/main_3  macrocell28   5371   6621  73202  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/clock_0            macrocell28                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_13/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_13/clock_0
Path slack     : 73202p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/main_3  macrocell31   5371   6621  73202  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/clock_0            macrocell31                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 73203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_4  macrocell23   5371   6621  73203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell23                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_6/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_6/clock_0
Path slack     : 73203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/main_4  macrocell24   5371   6621  73203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/clock_0             macrocell24                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_12/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_12/clock_0
Path slack     : 73203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/main_4  macrocell30   5371   6621  73203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/clock_0            macrocell30                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_15/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_15/clock_0
Path slack     : 73203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/main_4  macrocell33   5371   6621  73203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/clock_0            macrocell33                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_5/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_5/clock_0
Path slack     : 73203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/main_3  macrocell23   5370   6620  73203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_5/clock_0             macrocell23                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_6/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_6/clock_0
Path slack     : 73203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/main_3  macrocell24   5370   6620  73203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_6/clock_0             macrocell24                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_12/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_12/clock_0
Path slack     : 73203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/main_3  macrocell30   5370   6620  73203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_12/clock_0            macrocell30                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_15/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_15/clock_0
Path slack     : 73203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/main_3  macrocell33   5370   6620  73203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_15/clock_0            macrocell33                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_0/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_0/clock_0
Path slack     : 73206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/main_4  macrocell18   5368   6618  73206  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_0/clock_0             macrocell18                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_3/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_3/clock_0
Path slack     : 73206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/main_4  macrocell21   5368   6618  73206  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_3/clock_0             macrocell21                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_10/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_10/clock_0
Path slack     : 73206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/main_4  macrocell28   5368   6618  73206  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_10/clock_0            macrocell28                0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_13/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_13/clock_0
Path slack     : 73206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/main_4  macrocell31   5368   6618  73206  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_13/clock_0            macrocell31                0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3155/q
Path End       : Net_3156/main_0
Capture Clock  : Net_3156/clock_0
Path slack     : 74739p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3155/clock_0                                          macrocell41                0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3155/q       macrocell41   1250   1250  74739  RISE       1
Net_3156/main_0  macrocell40   3834   5084  74739  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3156/clock_0                                          macrocell40                0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3153/q
Path End       : Net_3157/main_1
Capture Clock  : Net_3157/clock_0
Path slack     : 74802p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3153/clock_0                                          macrocell42                0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3153/q       macrocell42   1250   1250  74802  RISE       1
Net_3157/main_1  macrocell39   3771   5021  74802  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3157/clock_0                                          macrocell39                0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3157/q
Path End       : \Right_Phase_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Right_Phase_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 75328p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3157/clock_0                                          macrocell39                0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3157/q                                              macrocell39   1250   1250  49731  RISE       1
\Right_Phase_Counter:CounterUDB:count_stored_i\/main_0  macrocell38   3246   4496  75328  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Right_Phase_Counter:CounterUDB:count_stored_i\/clock_0   macrocell38                0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_70/q
Path End       : Net_112/main_1
Capture Clock  : Net_112/clock_0
Path slack     : 75561p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_70/clock_0                                            macrocell50                0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_70/q        macrocell50   1250   1250  75561  RISE       1
Net_112/main_1  macrocell48   3012   4262  75561  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_112/clock_0                                           macrocell48                0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_70/q
Path End       : Net_64/main_1
Capture Clock  : Net_64/clock_0
Path slack     : 75575p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_70/clock_0                                            macrocell50                0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_70/q       macrocell50   1250   1250  75561  RISE       1
Net_64/main_1  macrocell47   2998   4248  75575  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_64/clock_0                                            macrocell47                0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3155/q
Path End       : Net_3157/main_0
Capture Clock  : Net_3157/clock_0
Path slack     : 75658p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3155/clock_0                                          macrocell41                0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3155/q       macrocell41   1250   1250  74739  RISE       1
Net_3157/main_0  macrocell39   2916   4166  75658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3157/clock_0                                          macrocell39                0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3153/q
Path End       : Net_3156/main_1
Capture Clock  : Net_3156/clock_0
Path slack     : 75718p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3153/clock_0                                          macrocell42                0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3153/q       macrocell42   1250   1250  74802  RISE       1
Net_3156/main_1  macrocell40   2856   4106  75718  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_3156/clock_0                                          macrocell40                0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_69/q
Path End       : Net_64/main_0
Capture Clock  : Net_64/clock_0
Path slack     : 75980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_69/clock_0                                            macrocell49                0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_69/q       macrocell49   1250   1250  75980  RISE       1
Net_64/main_0  macrocell47   2593   3843  75980  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_64/clock_0                                            macrocell47                0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_69/q
Path End       : Net_112/main_0
Capture Clock  : Net_112/clock_0
Path slack     : 75983p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_69/clock_0                                            macrocell49                0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_69/q        macrocell49   1250   1250  75980  RISE       1
Net_112/main_0  macrocell48   2590   3840  75983  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_112/clock_0                                           macrocell48                0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_1/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_1/clock_0
Path slack     : 76024p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/main_2  macrocell19   2549   3799  76024  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/clock_0             macrocell19                0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_2/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_2/clock_0
Path slack     : 76024p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/main_2  macrocell20   2549   3799  76024  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/clock_0             macrocell20                0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_9/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_9/clock_0
Path slack     : 76024p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q        macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/main_2  macrocell27   2549   3799  76024  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/clock_0             macrocell27                0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_2/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_11/main_2
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_11/clock_0
Path slack     : 76024p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_2/clock_0              macrocell15                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_2/q         macrocell15   1250   1250  67357  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/main_2  macrocell29   2549   3799  76024  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/clock_0            macrocell29                0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_1/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_1/clock_0
Path slack     : 76033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/main_3  macrocell19   2540   3790  76033  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/clock_0             macrocell19                0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_2/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_2/clock_0
Path slack     : 76033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/main_3  macrocell20   2540   3790  76033  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/clock_0             macrocell20                0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_9/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_9/clock_0
Path slack     : 76033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q        macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/main_3  macrocell27   2540   3790  76033  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/clock_0             macrocell27                0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_1/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_11/main_3
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_11/clock_0
Path slack     : 76033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_1/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_1/q         macrocell16   1250   1250  67384  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/main_3  macrocell29   2540   3790  76033  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/clock_0            macrocell29                0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_1/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_1/clock_0
Path slack     : 76039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/main_1  macrocell19   2535   3785  76039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/clock_0             macrocell19                0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_2/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_2/clock_0
Path slack     : 76039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/main_1  macrocell20   2535   3785  76039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/clock_0             macrocell20                0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_9/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_9/clock_0
Path slack     : 76039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q        macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/main_1  macrocell27   2535   3785  76039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/clock_0             macrocell27                0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_3/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_11/main_1
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_11/clock_0
Path slack     : 76039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_3/clock_0              macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_3/q         macrocell14   1250   1250  67356  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/main_1  macrocell29   2535   3785  76039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/clock_0            macrocell29                0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_1/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_1/clock_0
Path slack     : 76048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/main_4  macrocell19   2525   3775  76048  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_1/clock_0             macrocell19                0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_2/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_2/clock_0
Path slack     : 76048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/main_4  macrocell20   2525   3775  76048  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_2/clock_0             macrocell20                0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_9/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_9/clock_0
Path slack     : 76048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q        macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/main_4  macrocell27   2525   3775  76048  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_9/clock_0             macrocell27                0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Infrared_Analog_Mux_Decoder_old_id_0/q
Path End       : Infrared_Analog_Mux_Decoder_one_hot_11/main_4
Capture Clock  : Infrared_Analog_Mux_Decoder_one_hot_11/clock_0
Path slack     : 76048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_old_id_0/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Infrared_Analog_Mux_Decoder_old_id_0/q         macrocell17   1250   1250  67388  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/main_4  macrocell29   2525   3775  76048  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Infrared_Analog_Mux_Decoder_one_hot_11/clock_0            macrocell29                0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_64/q
Path End       : \Left_Phase_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Left_Phase_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (Quadrature_Decode_Clock:R#1 vs. Quadrature_Decode_Clock:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_64/clock_0                                            macrocell47                0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_64/q                                               macrocell47   1250   1250  52230  RISE       1
\Left_Phase_Counter:CounterUDB:count_stored_i\/main_0  macrocell46   2287   3537  76287  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Left_Phase_Counter:CounterUDB:count_stored_i\/clock_0    macrocell46                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

