
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v' to AST representation.
Generating RTLIL representation for module `\ldpc_iocontrol'.
Warning: Replacing memory \disable_cn_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:430
Warning: Replacing memory \disable_vn_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:429
Warning: Replacing memory \cn_rd_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:428
Warning: Replacing memory \cn_we_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:427
Warning: Replacing memory \we_vnmsg_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:426
Warning: Replacing memory \shiftval_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:425
Warning: Replacing memory \vn_addr_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:424
Warning: Replacing memory \cn_addr_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:423
/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:167: Warning: Range select out of bounds on signal `\romdata': Setting result bit to undef.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: ldpc_iocontrol      
Automatically selected ldpc_iocontrol as design top module.

2.2. Analyzing design hierarchy..
Top module:  \ldpc_iocontrol

2.3. Analyzing design hierarchy..
Top module:  \ldpc_iocontrol
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:558$52'.
Cleaned up 7 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:558$52 in module ldpc_iocontrol.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49 in module ldpc_iocontrol.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:310$32 in module ldpc_iocontrol.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3 in module ldpc_iocontrol.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 78 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:558$52'.
Found async reset \rst in `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
Found async reset \rst in `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:558$52'.
     1/5: $0\rem1[2:0]
     2/5: $0\rem0[8:0]
     3/5: $0\shift2_reg[2:0]
     4/5: $0\shift1_reg[2:0]
     5/5: $0\shift0_reg[1:0]
Creating decoders for process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
     1/73: $1\loopvar[31:0]
     2/73: $0\disable_cn_del[8][0:0]
     3/73: $0\disable_vn_del[8][0:0]
     4/73: $0\cn_rd_del[8][0:0]
     5/73: $0\cn_we_del[8][0:0]
     6/73: $0\we_vnmsg_del[8][0:0]
     7/73: $0\shiftval_del[8][7:0]
     8/73: $0\vn_addr_del[8][7:0]
     9/73: $0\cn_addr_del[8][7:0]
    10/73: $0\disable_cn_del[7][0:0]
    11/73: $0\disable_vn_del[7][0:0]
    12/73: $0\cn_rd_del[7][0:0]
    13/73: $0\cn_we_del[7][0:0]
    14/73: $0\we_vnmsg_del[7][0:0]
    15/73: $0\shiftval_del[7][7:0]
    16/73: $0\vn_addr_del[7][7:0]
    17/73: $0\cn_addr_del[7][7:0]
    18/73: $0\disable_cn_del[6][0:0]
    19/73: $0\disable_vn_del[6][0:0]
    20/73: $0\cn_rd_del[6][0:0]
    21/73: $0\cn_we_del[6][0:0]
    22/73: $0\we_vnmsg_del[6][0:0]
    23/73: $0\shiftval_del[6][7:0]
    24/73: $0\vn_addr_del[6][7:0]
    25/73: $0\cn_addr_del[6][7:0]
    26/73: $0\disable_cn_del[5][0:0]
    27/73: $0\disable_vn_del[5][0:0]
    28/73: $0\cn_rd_del[5][0:0]
    29/73: $0\cn_we_del[5][0:0]
    30/73: $0\we_vnmsg_del[5][0:0]
    31/73: $0\shiftval_del[5][7:0]
    32/73: $0\vn_addr_del[5][7:0]
    33/73: $0\cn_addr_del[5][7:0]
    34/73: $0\disable_cn_del[4][0:0]
    35/73: $0\disable_vn_del[4][0:0]
    36/73: $0\cn_rd_del[4][0:0]
    37/73: $0\cn_we_del[4][0:0]
    38/73: $0\we_vnmsg_del[4][0:0]
    39/73: $0\shiftval_del[4][7:0]
    40/73: $0\vn_addr_del[4][7:0]
    41/73: $0\cn_addr_del[4][7:0]
    42/73: $0\disable_cn_del[3][0:0]
    43/73: $0\disable_vn_del[3][0:0]
    44/73: $0\cn_rd_del[3][0:0]
    45/73: $0\cn_we_del[3][0:0]
    46/73: $0\we_vnmsg_del[3][0:0]
    47/73: $0\shiftval_del[3][7:0]
    48/73: $0\vn_addr_del[3][7:0]
    49/73: $0\cn_addr_del[3][7:0]
    50/73: $0\disable_cn_del[2][0:0]
    51/73: $0\disable_vn_del[2][0:0]
    52/73: $0\cn_rd_del[2][0:0]
    53/73: $0\cn_we_del[2][0:0]
    54/73: $0\we_vnmsg_del[2][0:0]
    55/73: $0\shiftval_del[2][7:0]
    56/73: $0\vn_addr_del[2][7:0]
    57/73: $0\cn_addr_del[2][7:0]
    58/73: $0\disable_cn_del[1][0:0]
    59/73: $0\disable_vn_del[1][0:0]
    60/73: $0\cn_rd_del[1][0:0]
    61/73: $0\cn_we_del[1][0:0]
    62/73: $0\we_vnmsg_del[1][0:0]
    63/73: $0\shiftval_del[1][7:0]
    64/73: $0\vn_addr_del[1][7:0]
    65/73: $0\cn_addr_del[1][7:0]
    66/73: $0\disable_cn_del[0][0:0]
    67/73: $0\disable_vn_del[0][0:0]
    68/73: $0\cn_rd_del[0][0:0]
    69/73: $0\cn_we_del[0][0:0]
    70/73: $0\we_vnmsg_del[0][0:0]
    71/73: $0\shiftval_del[0][7:0]
    72/73: $0\vn_addr_del[0][7:0]
    73/73: $0\cn_addr_del[0][7:0]
Creating decoders for process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:310$32'.
     1/3: $0\last_step[0:0]
     2/3: $0\matchpar[0:0]
     3/3: $0\we[0:0]
Creating decoders for process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
     1/23: $0\romaddr_int[12:0] [12:5]
     2/23: $0\romaddr_int[12:0] [4:0]
     3/23: $0\wait_count[3:0]
     4/23: $0\first_half_int[0:0]
     5/23: $0\iteration_int[0:0]
     6/23: $0\first_iteration_int[0:0]
     7/23: $0\iter_count[5:0]
     8/23: $0\count[4:0]
     9/23: $0\q[7:0]
    10/23: $0\n64k[0:0]
    11/23: $0\last_group_next[0:0]
    12/23: $0\first_group[0:0]
    13/23: $0\last_group[0:0]
    14/23: $0\turnaround_next[0:0]
    15/23: $0\turnaround[0:0]
    16/23: $0\group_depth[4:0]
    17/23: $0\turnaround_addr[12:0]
    18/23: $0\start_addr[12:0]
    19/23: $0\done_int[0:0]
    20/23: $0\ta_count[7:0]
    21/23: $0\vn_count[7:0]
    22/23: $0\cn_count[7:0]
    23/23: $0\state[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ldpc_iocontrol.\we' from process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:310$32'.
No latch inferred for signal `\ldpc_iocontrol.\matchpar' from process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:310$32'.
No latch inferred for signal `\ldpc_iocontrol.\last_step' from process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:310$32'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ldpc_iocontrol.\shift0_reg' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:558$52'.
  created $adff cell `$procdff$340' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\shift1_reg' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:558$52'.
  created $adff cell `$procdff$341' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\shift2_reg' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:558$52'.
  created $adff cell `$procdff$342' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\rem0' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:558$52'.
  created $adff cell `$procdff$343' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\rem1' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:558$52'.
  created $adff cell `$procdff$344' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\loopvar' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$345' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_addr_del[0]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$346' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_addr_del[1]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$347' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_addr_del[2]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$348' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_addr_del[3]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$349' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_addr_del[4]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$350' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_addr_del[5]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$351' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_addr_del[6]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$352' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_addr_del[7]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$353' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_addr_del[8]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$354' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\vn_addr_del[0]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$355' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\vn_addr_del[1]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$356' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\vn_addr_del[2]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$357' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\vn_addr_del[3]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$358' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\vn_addr_del[4]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$359' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\vn_addr_del[5]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$360' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\vn_addr_del[6]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$361' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\vn_addr_del[7]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$362' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\vn_addr_del[8]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$363' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\shiftval_del[0]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$364' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\shiftval_del[1]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$365' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\shiftval_del[2]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$366' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\shiftval_del[3]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$367' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\shiftval_del[4]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$368' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\shiftval_del[5]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$369' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\shiftval_del[6]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$370' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\shiftval_del[7]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$371' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\shiftval_del[8]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$372' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\we_vnmsg_del[0]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$373' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\we_vnmsg_del[1]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$374' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\we_vnmsg_del[2]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$375' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\we_vnmsg_del[3]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$376' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\we_vnmsg_del[4]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$377' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\we_vnmsg_del[5]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$378' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\we_vnmsg_del[6]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$379' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\we_vnmsg_del[7]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$380' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\we_vnmsg_del[8]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$381' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_we_del[0]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$382' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_we_del[1]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$383' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_we_del[2]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$384' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_we_del[3]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$385' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_we_del[4]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$386' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_we_del[5]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$387' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_we_del[6]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$388' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_we_del[7]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$389' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_we_del[8]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$390' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_rd_del[0]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$391' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_rd_del[1]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$392' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_rd_del[2]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$393' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_rd_del[3]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$394' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_rd_del[4]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$395' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_rd_del[5]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$396' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_rd_del[6]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$397' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_rd_del[7]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$398' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_rd_del[8]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$399' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_vn_del[0]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$400' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_vn_del[1]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$401' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_vn_del[2]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$402' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_vn_del[3]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$403' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_vn_del[4]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$404' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_vn_del[5]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$405' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_vn_del[6]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$406' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_vn_del[7]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$407' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_vn_del[8]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$408' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_cn_del[0]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$409' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_cn_del[1]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$410' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_cn_del[2]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$411' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_cn_del[3]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$412' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_cn_del[4]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$413' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_cn_del[5]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$414' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_cn_del[6]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$415' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_cn_del[7]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$416' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\disable_cn_del[8]' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
  created $adff cell `$procdff$417' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\state' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$418' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\cn_count' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$419' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\vn_count' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$420' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\ta_count' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $dff cell `$procdff$423' with positive edge clock.
Creating register for signal `\ldpc_iocontrol.\romaddr_int' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$424' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\start_addr' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$425' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\turnaround_addr' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$426' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\group_depth' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$427' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\turnaround' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$428' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\turnaround_next' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$429' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\last_group' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$430' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\first_group' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$431' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\last_group_next' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$432' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\n64k' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$433' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\q' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$434' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\count' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$435' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\iter_count' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$436' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\done_int' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$437' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\first_iteration_int' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$438' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\iteration_int' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$439' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\first_half_int' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$440' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_iocontrol.\wait_count' using process `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
  created $adff cell `$procdff$441' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:558$52'.
Found and cleaned up 4 empty switches in `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
Removing empty process `ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:419$49'.
Found and cleaned up 2 empty switches in `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:310$32'.
Removing empty process `ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:310$32'.
Found and cleaned up 12 empty switches in `\ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
Removing empty process `ldpc_iocontrol.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:104$3'.
Cleaned up 18 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ldpc_iocontrol.
<suppressed ~21 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ldpc_iocontrol.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ldpc_iocontrol'.
<suppressed ~270 debug messages>
Removed a total of 90 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ldpc_iocontrol..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ldpc_iocontrol.
    New ctrl vector for $pmux cell $procmux$317: { $procmux$339_CMP $procmux$336_CMP $procmux$335_CMP $procmux$333_CMP $procmux$332_CMP $procmux$331_CMP $procmux$328_CMP $procmux$324_CMP $auto$opt_reduce.cc:134:opt_mux$443 }
    New ctrl vector for $pmux cell $procmux$157: { $procmux$339_CMP $procmux$335_CMP $auto$opt_reduce.cc:134:opt_mux$445 $procmux$331_CMP $procmux$328_CMP $procmux$324_CMP }
    New ctrl vector for $pmux cell $procmux$142: { $procmux$339_CMP $procmux$335_CMP $auto$opt_reduce.cc:134:opt_mux$447 $procmux$331_CMP $procmux$328_CMP $procmux$324_CMP }
    New ctrl vector for $pmux cell $procmux$133: $auto$opt_reduce.cc:134:opt_mux$449
  Optimizing cells in module \ldpc_iocontrol.
Performed a total of 4 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ldpc_iocontrol'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$441 ($adff) from module ldpc_iocontrol (D = $procmux$168_Y, Q = \wait_count).
Adding EN signal on $procdff$418 ($adff) from module ldpc_iocontrol (D = $procmux$317_Y, Q = \state).
Adding EN signal on $procdff$419 ($adff) from module ldpc_iocontrol (D = $procmux$311_Y, Q = \cn_count).
Adding EN signal on $procdff$420 ($adff) from module ldpc_iocontrol (D = $procmux$298_Y, Q = \vn_count).
Adding EN signal on $procdff$423 ($dff) from module ldpc_iocontrol (D = $procmux$290_Y, Q = \ta_count).
Adding EN signal on $procdff$424 ($adff) from module ldpc_iocontrol (D = { $procmux$142_Y $procmux$157_Y }, Q = \romaddr_int).
Adding EN signal on $procdff$425 ($adff) from module ldpc_iocontrol (D = \romdata [12:0], Q = \start_addr).
Adding EN signal on $procdff$426 ($adff) from module ldpc_iocontrol (D = $procmux$264_Y, Q = \turnaround_addr).
Adding EN signal on $procdff$427 ($adff) from module ldpc_iocontrol (D = $procmux$253_Y, Q = \group_depth).
Adding EN signal on $procdff$428 ($adff) from module ldpc_iocontrol (D = $procmux$244_Y, Q = \turnaround).
Handling D = Q on $procdff$429 ($adff) from module ldpc_iocontrol (removing D path).
Setting constant 0-bit at position 0 on $procdff$429 ($adff) from module ldpc_iocontrol.
Adding EN signal on $procdff$430 ($adff) from module ldpc_iocontrol (D = $procmux$235_Y, Q = \last_group).
Adding EN signal on $procdff$431 ($adff) from module ldpc_iocontrol (D = $procmux$228_Y, Q = \first_group).
Handling D = Q on $procdff$432 ($adff) from module ldpc_iocontrol (removing D path).
Setting constant 0-bit at position 0 on $procdff$432 ($adff) from module ldpc_iocontrol.
Adding EN signal on $procdff$433 ($adff) from module ldpc_iocontrol (D = 1'x, Q = \n64k).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$540 ($adffe) from module ldpc_iocontrol.
Adding EN signal on $procdff$434 ($adff) from module ldpc_iocontrol (D = $procmux$211_Y, Q = \q).
Adding EN signal on $procdff$435 ($adff) from module ldpc_iocontrol (D = $procmux$201_Y, Q = \count).
Adding EN signal on $procdff$436 ($adff) from module ldpc_iocontrol (D = $procmux$195_Y, Q = \iter_count).
Adding EN signal on $procdff$438 ($adff) from module ldpc_iocontrol (D = $procmux$187_Y, Q = \first_iteration_int).
Adding EN signal on $procdff$439 ($adff) from module ldpc_iocontrol (D = $procmux$179_Y, Q = \iteration_int).
Adding EN signal on $procdff$440 ($adff) from module ldpc_iocontrol (D = $procmux$171_Y, Q = \first_half_int).
Setting constant 1-bit at position 0 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 1 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 2 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 1-bit at position 3 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 4 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 5 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 6 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 7 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 8 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 9 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 10 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 11 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 12 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 13 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 14 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 15 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 16 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 17 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 18 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 19 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 20 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 21 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 22 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 23 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 24 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 25 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 26 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 27 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 28 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 29 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 30 on $procdff$345 ($adff) from module ldpc_iocontrol.
Setting constant 0-bit at position 31 on $procdff$345 ($adff) from module ldpc_iocontrol.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ldpc_iocontrol..
Removed 10 unused cells and 250 unused wires.
<suppressed ~21 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ldpc_iocontrol.
<suppressed ~18 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ldpc_iocontrol..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ldpc_iocontrol.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ldpc_iocontrol'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ldpc_iocontrol..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ldpc_iocontrol.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ldpc_iocontrol..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ldpc_iocontrol.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ldpc_iocontrol'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ldpc_iocontrol..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ldpc_iocontrol.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== ldpc_iocontrol ===

   Number of wires:                318
   Number of wire bits:           2216
   Number of public wires:         129
   Number of public wire bits:     500
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                          117
     $adff                         226
     $adffe                         93
     $and                            2
     $dffe                           8
     $eq                            68
     $gt                           320
     $logic_and                      6
     $logic_not                     25
     $logic_or                       2
     $mux                         1001
     $ne                            26
     $not                            2
     $pmux                          90
     $reduce_and                    28
     $reduce_bool                   40
     $reduce_or                      7
     $sub                          416
     $xor                            1

Warnings: 9 unique messages, 9 total
End of script. Logfile hash: 1035dbe774, CPU: user 0.26s system 0.00s, MEM: 15.47 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 5x opt_expr (0 sec), 21% 2x read_verilog (0 sec), ...
