{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459127533027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459127533027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 21:12:12 2016 " "Processing started: Sun Mar 27 21:12:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459127533027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459127533027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SRC_CPU -c SRC_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SRC_CPU -c SRC_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459127533027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRC_CPU_6_1200mv_85c_slow.vho Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/ simulation " "Generated file SRC_CPU_6_1200mv_85c_slow.vho in folder \"Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1459127539798 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRC_CPU_6_1200mv_0c_slow.vho Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/ simulation " "Generated file SRC_CPU_6_1200mv_0c_slow.vho in folder \"Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1459127544119 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRC_CPU_min_1200mv_0c_fast.vho Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/ simulation " "Generated file SRC_CPU_min_1200mv_0c_fast.vho in folder \"Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1459127548346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRC_CPU.vho Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/ simulation " "Generated file SRC_CPU.vho in folder \"Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1459127552792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRC_CPU_6_1200mv_85c_vhd_slow.sdo Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/ simulation " "Generated file SRC_CPU_6_1200mv_85c_vhd_slow.sdo in folder \"Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1459127554384 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRC_CPU_6_1200mv_0c_vhd_slow.sdo Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/ simulation " "Generated file SRC_CPU_6_1200mv_0c_vhd_slow.sdo in folder \"Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1459127556115 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRC_CPU_min_1200mv_0c_vhd_fast.sdo Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/ simulation " "Generated file SRC_CPU_min_1200mv_0c_vhd_fast.sdo in folder \"Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1459127557644 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRC_CPU_vhd.sdo Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/ simulation " "Generated file SRC_CPU_vhd.sdo in folder \"Z:/ELEC374/Project Phase 1 MMJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1459127559173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459127559906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 21:12:39 2016 " "Processing ended: Sun Mar 27 21:12:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459127559906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459127559906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459127559906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459127559906 ""}
