{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621951833801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621951833806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 23:10:33 2021 " "Processing started: Tue May 25 23:10:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621951833806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621951833806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621951833806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621951834269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621951834269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621951842258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621951842258 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn clock.v(19) " "Verilog HDL Implicit Net warning at clock.v(19): created implicit net for \"rstn\"" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621951842259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621951842283 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clkone_gen.v 1 1 " "Using design file clkone_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkone_gen " "Found entity 1: clkone_gen" {  } { { "clkone_gen.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clkone_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621951842298 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621951842298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkone_gen clkone_gen:U0 " "Elaborating entity \"clkone_gen\" for hierarchy \"clkone_gen:U0\"" {  } { { "clock.v" "U0" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621951842298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "second.v 1 1 " "Using design file second.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 second " "Found entity 1: second" {  } { { "second.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621951842314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621951842314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:U1 " "Elaborating entity \"second\" for hierarchy \"second:U1\"" {  } { { "clock.v" "U1" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621951842314 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "w_m second.v(4) " "Output port \"w_m\" at second.v(4) has no driver" {  } { { "second.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/second.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621951842314 "|clock|second:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "minute.v 1 1 " "Using design file minute.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 minute " "Found entity 1: minute" {  } { { "minute.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/minute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621951842330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621951842330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute minute:U2 " "Elaborating entity \"minute\" for hierarchy \"minute:U2\"" {  } { { "clock.v" "U2" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621951842330 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "w_h minute.v(11) " "Output port \"w_h\" at minute.v(11) has no driver" {  } { { "minute.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/minute.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621951842330 "|clock|minute:U2"}
{ "Warning" "WSGN_SEARCH_FILE" "hour.v 1 1 " "Using design file hour.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hour " "Found entity 1: hour" {  } { { "hour.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/hour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621951842345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621951842345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour hour:U3 " "Elaborating entity \"hour\" for hierarchy \"hour:U3\"" {  } { { "clock.v" "U3" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621951842345 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "min_10\[0\] GND " "Pin \"min_10\[0\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|min_10[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_10\[1\] GND " "Pin \"min_10\[1\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|min_10[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_10\[2\] GND " "Pin \"min_10\[2\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|min_10[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_10\[3\] GND " "Pin \"min_10\[3\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|min_10[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min1\[0\] GND " "Pin \"min1\[0\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|min1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min1\[1\] GND " "Pin \"min1\[1\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|min1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min1\[2\] GND " "Pin \"min1\[2\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|min1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min1\[3\] GND " "Pin \"min1\[3\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|min1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_10\[0\] GND " "Pin \"hour_10\[0\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|hour_10[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_10\[1\] GND " "Pin \"hour_10\[1\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|hour_10[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_10\[2\] GND " "Pin \"hour_10\[2\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|hour_10[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_10\[3\] GND " "Pin \"hour_10\[3\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|hour_10[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour1\[0\] GND " "Pin \"hour1\[0\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|hour1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour1\[1\] GND " "Pin \"hour1\[1\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|hour1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour1\[2\] GND " "Pin \"hour1\[2\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|hour1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour1\[3\] GND " "Pin \"hour1\[3\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621951842642 "|clock|hour1[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621951842642 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621951842689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621951842987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621951842987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621951843019 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621951843019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621951843019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621951843019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621951843019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 23:10:43 2021 " "Processing ended: Tue May 25 23:10:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621951843019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621951843019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621951843019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621951843019 ""}
