rxadc_ctrl0
'''''''''''

.. _table_adc_rxadc_ctrl0:
.. table:: rxadc_ctrl0, Offset Address: 0x100
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_rxadc_en         | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_i2s_tx_en        | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:2 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

rxadcc_ctrl1
''''''''''''

.. _table_adc_rxadcc_ctrl1:
.. table:: rxadcc_ctrl1, Offset Address: 0x104
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 1:0  | reg_rxadc_cic_opt    | R/W   | CIC decimation filter  | 0x0  |
	|      |                      |       | option                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: downsample ratio 64 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: downsample ratio    |      |
	|      |                      |       | 128                    |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2: downsample ratio    |      |
	|      |                      |       | 256                    |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3: downsample ratio    |      |
	|      |                      |       | 512                    |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_rxadc_chn_swap   | R/W   | L/R input data channel | 0x0  |
	|      |                      |       | swap                   |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_rxadc_single     | R/W   | Only single channel    | 0x0  |
	|      |                      |       | supported, used when   |      |
	|      |                      |       | ANALOG in differential |      |
	|      |                      |       | input mode             |      |
	+------+----------------------+-------+------------------------+------+
	| 6:4  | reg_rxadc_dcb_opt    | R/W   | DC blocking filter     | 0x5  |
	|      |                      |       | option                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b000: bypass         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b001: 1-2^(-8)       |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b010: 1-2^(-9)       |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b011: 1-2^(-10)      |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b100: 1-2^(-11)      |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3'b101: 1-2^(-12)      |      |
	|      |                      |       |                        |      |
	|      |                      |       | other: bypass          |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_rxadc_igr_init   | R/W   | i2s keep silence when  | 0x0  |
	|      |                      |       | filter with initial    |      |
	|      |                      |       | value                  |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | re\                  | R/W   | force clock enable     | 0x0  |
	|      | g_rxadc_clk_force_en |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | r\                   | R/W   | FSM trigger source     | 0x0  |
	|      | eg_rxadc_fsm_src_sel |       |                        |      |
	|      |                      |       | 0: adc0_vld            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: adc1_vld            |      |
	+------+----------------------+-------+------------------------+------+
	| 31:11| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

rxadc_status
''''''''''''

.. _table_adc_rxadc_status:
.. table:: rxadc_status, Offset Address: 0x108
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg\_\               | RO    | cic_d_0 init done      |      |
	|      | rxadc_cic0_init_done |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_rx\              | RO    | fir1_0 init done       |      |
	|      | adc_fir1_0_init_done |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_rx\              | RO    | fir2_0 init done       |      |
	|      | adc_fir2_0_init_done |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg\_\               | RO    | cic_d_1 init done      |      |
	|      | rxadc_cic1_init_done |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_rx\              | RO    | fir1_1 init done       |      |
	|      | adc_fir1_1_init_done |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg_rx\              | RO    | fir2_1 init done       |      |
	|      | adc_fir2_1_init_done |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | reg_rxadc_fsm        | RO    | ADC FSM state          |      |
	+------+----------------------+-------+------------------------+------+
	| 31:11| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

rxadc_ana0
''''''''''

.. _table_adc_rxadc_ana0:
.. table:: rxadc_ana0, Offset Address: 0x110
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 12:0 | reg_gstepl_rxpga     | R/W   | PGA feedback           |0x0001|
	|      |                      |       | resistance selection   |      |
	|      |                      |       | 2dB/step               |      |
	|      |                      |       | default:20Kohm         |      |
	+------+----------------------+-------+------------------------+------+
	| 13   | reg_g6dbl_rxpga      | R/W   | PGA input resistance   | 0x0  |
	|      |                      |       | selection 0:20Kohm     |      |
	|      |                      |       | 1:10Kohm               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| reg_gainl_rxadc      | R/W   | PGA input resistance   | 0x0  |
	|      |                      |       | selection              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0:20Kohm(0dB)          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1:10Kohm(6dB)          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2: 5Kohm(12dB)         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3: 2.5Kohm(18dB)       |      |
	+------+----------------------+-------+------------------------+------+
	| 28:16| reg_gstepr_rxpga     | R/W   | PGA feedback           |0x0001|
	|      |                      |       | resistance selection   |      |
	|      |                      |       | 2dB/step               |      |
	|      |                      |       | default:20Kohm         |      |
	+------+----------------------+-------+------------------------+------+
	| 29   | reg_g6dbr_rxpga      | R/W   | PGA input resistance   | 0x0  |
	|      |                      |       | selection 0:20Kohm     |      |
	|      |                      |       | 1:10Kohm               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| reg_gainr_rxadc      | R/W   | PGA input resistance   | 0x0  |
	|      |                      |       | selection              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0:20Kohm(0dB)          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1:10Kohm(6dB)          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2: 5Kohm(12dB)         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3: 2.5Kohm(18dB)       |      |
	+------+----------------------+-------+------------------------+------+

rxadc_ana1
''''''''''

.. _table_adc_rxadc_ana1:
.. table:: rxadc_ana1, Offset Address: 0x114
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_gainl_status     | RO    | [12:0]: gstep1         |      |
	|      |                      |       |                        |      |
	|      |                      |       | [13]: g6dbl            |      |
	|      |                      |       |                        |      |
	|      |                      |       | [15:14]: gainl         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_gainr_status     | RO    | [28:16]: gstepr        |      |
	|      |                      |       |                        |      |
	|      |                      |       | [29]: g6dbr            |      |
	|      |                      |       |                        |      |
	|      |                      |       | [31:30]: gainr         |      |
	+------+----------------------+-------+------------------------+------+

rxadc_ana2
''''''''''

.. _table_adc_rxadc_ana2:
.. table:: rxadc_ana2, Offset Address: 0x118
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_mutel_rxpga      | R/W   | Enable pin of mute     | 0x0  |
	|      |                      |       | left channel, active   |      |
	|      |                      |       | high                   |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_muter_rxpga      | R/W   | Enable pin of mute     | 0x0  |
	|      |                      |       | right channel, active  |      |
	|      |                      |       | high                   |      |
	+------+----------------------+-------+------------------------+------+
	| 15:2 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | reg_diff_en_rxpga    | R/W   | Enable pin of          | 0x0  |
	|      |                      |       | differential mode(Left |      |
	|      |                      |       | channel only,          |      |
	|      |                      |       | VIN/                   |      |
	|      |                      |       | VINB=PAD_VINL/PAD_VINR |      |
	+------+----------------------+-------+------------------------+------+
	| 17   | reg_tristate_rxpga   | R/W   | ?                      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:18| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

rxadc_ana3
''''''''''

.. _table_adc_rxadc_ana3:
.. table:: rxadc_ana3, Offset Address: 0x11c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_addi_rxadc       | R/W   | ADC opamp current      | 0x0  |
	|      |                      |       | +50%, active High      |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_cksel_rxadc      | R/W   | PGA enable control     | 0x0  |
	|      |                      |       | input, active High     |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_en_asar_i_rxadc  | R/W   | Enable pin of L        | 0x1  |
	|      |                      |       | channel quantizer      |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_en_asar_q_rxadc  | R/W   | Enable pin of Q        | 0x1  |
	|      |                      |       | channel quantizer      |      |
	+------+----------------------+-------+------------------------+------+
	| 5:4  | reg_dem_type_rxadc   | R/W   | DEM TYPE               | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | 0:rotation             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: min cell switching  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2/3: NA                |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 11:8 | reg_ctune_rxadc      | R/W   | RXADC integrator CFB   | 0xc  |
	|      |                      |       | selection 12*135fF +   |      |
	|      |                      |       | (8/4/2/1)*135fF        |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | reg_en_dither_rxadc  | R/W   | Enable pin of          | 0x1  |
	|      |                      |       | dithering              |      |
	+------+----------------------+-------+------------------------+------+
	| 13   | reg_rstsdm_rxadc     | R/W   | Enable pin of          | 0x0  |
	|      |                      |       | resetting integrator   |      |
	+------+----------------------+-------+------------------------+------+
	| 14   | reg_en_vcmt_rxadc    | R/W   | ?                      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 17:16| reg_vldo0p9_rxadc    | R/W   | 0.9V LDO output        | 0x1  |
	|      |                      |       | selection              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 00:0.85V               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 01:0.9V                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 10:0.95V               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 11:1.0V                |      |
	+------+----------------------+-------+------------------------+------+
	| 19:18| reg_vldo12_rxadc     | R/W   | 1.2V LDO output        | 0x1  |
	|      |                      |       | selection              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 00:1.1V                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 01:1.15V               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 10:1.2V                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 11:1.25V               |      |
	+------+----------------------+-------+------------------------+------+
	| 21:20| reg_rnlvl_rxadc      | R/W   | Dither option          | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

rxadc_ana4
''''''''''

.. _table_adc_rxadc_ana4:
.. table:: rxadc_ana4, Offset Address: 0x120
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | re\                  | RO    | DA_EN_RXPGA status     |      |
	|      | g_da_en_rxpga_status |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_da\              | RO    | DA_END2US_RXPGA status |      |
	|      | _end2us_rxpga_status |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | re\                  | RO    | DA_EN_RXADC status     |      |
	|      | g_da_en_rxadc_status |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg\_\               | RO    | DA_EN_AUDBIAS status   |      |
	|      | da_en_audbias_status |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:4 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 18:16| reg_ad_dol_rxadc     | RO    | Left channel 3-bits    |      |
	|      |                      |       | output                 |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 22:20| reg_ad_dor_rxadc     | RO    | Right channel 3-bits   |      |
	|      |                      |       | output                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:23| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
