
ohmimetro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003930  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005510  08003a3c  08003a3c  00013a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008f4c  08008f4c  00018f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008f50  08008f50  00018f50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001d8  20000000  08008f54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000460  200001d8  0800912c  000201d8  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000638  0800912c  00020638  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
  9 .debug_info   00015cbf  00000000  00000000  00020201  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002f34  00000000  00000000  00035ec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e28  00000000  00000000  00038df8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c88  00000000  00000000  00039c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000068aa  00000000  00000000  0003a8a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003cc9  00000000  00000000  00041152  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00044e1b  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003c30  00000000  00000000  00044e98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001d8 	.word	0x200001d8
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a24 	.word	0x08003a24

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001dc 	.word	0x200001dc
 8000148:	08003a24 	.word	0x08003a24

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4a08      	ldr	r2, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000154:	681b      	ldr	r3, [r3, #0]
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 fc21 	bl	80009a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f002 fd9e 	bl	8002ca8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000180:	4b09      	ldr	r3, [pc, #36]	; (80001a8 <HAL_InitTick+0x30>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a09      	ldr	r2, [pc, #36]	; (80001ac <HAL_InitTick+0x34>)
 8000186:	fba2 2303 	umull	r2, r3, r2, r3
 800018a:	099b      	lsrs	r3, r3, #6
 800018c:	4618      	mov	r0, r3
 800018e:	f000 fc30 	bl	80009f2 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000192:	2200      	movs	r2, #0
 8000194:	6879      	ldr	r1, [r7, #4]
 8000196:	f04f 30ff 	mov.w	r0, #4294967295
 800019a:	f000 fc0e 	bl	80009ba <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 800019e:	2300      	movs	r3, #0
}
 80001a0:	4618      	mov	r0, r3
 80001a2:	3708      	adds	r7, #8
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bd80      	pop	{r7, pc}
 80001a8:	20000004 	.word	0x20000004
 80001ac:	10624dd3 	.word	0x10624dd3

080001b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001b0:	b480      	push	{r7}
 80001b2:	af00      	add	r7, sp, #0
  uwTick++;
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <HAL_IncTick+0x18>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	3301      	adds	r3, #1
 80001ba:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x18>)
 80001bc:	6013      	str	r3, [r2, #0]
}
 80001be:	bf00      	nop
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bc80      	pop	{r7}
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000208 	.word	0x20000208

080001cc <HAL_GetTick>:
  * @note  This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
  return uwTick;
 80001d0:	4b02      	ldr	r3, [pc, #8]	; (80001dc <HAL_GetTick+0x10>)
 80001d2:	681b      	ldr	r3, [r3, #0]
}
 80001d4:	4618      	mov	r0, r3
 80001d6:	46bd      	mov	sp, r7
 80001d8:	bc80      	pop	{r7}
 80001da:	4770      	bx	lr
 80001dc:	20000208 	.word	0x20000208

080001e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80001e8:	f7ff fff0 	bl	80001cc <HAL_GetTick>
 80001ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001f2:	68fb      	ldr	r3, [r7, #12]
 80001f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001f8:	d002      	beq.n	8000200 <HAL_Delay+0x20>
  {
     wait++;
 80001fa:	68fb      	ldr	r3, [r7, #12]
 80001fc:	3301      	adds	r3, #1
 80001fe:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000200:	bf00      	nop
 8000202:	f7ff ffe3 	bl	80001cc <HAL_GetTick>
 8000206:	4602      	mov	r2, r0
 8000208:	68bb      	ldr	r3, [r7, #8]
 800020a:	1ad2      	subs	r2, r2, r3
 800020c:	68fb      	ldr	r3, [r7, #12]
 800020e:	429a      	cmp	r2, r3
 8000210:	d3f7      	bcc.n	8000202 <HAL_Delay+0x22>
  {
  }
}
 8000212:	bf00      	nop
 8000214:	3710      	adds	r7, #16
 8000216:	46bd      	mov	sp, r7
 8000218:	bd80      	pop	{r7, pc}
	...

0800021c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b086      	sub	sp, #24
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000224:	2300      	movs	r3, #0
 8000226:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000228:	2300      	movs	r3, #0
 800022a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800022c:	2300      	movs	r3, #0
 800022e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000230:	2300      	movs	r3, #0
 8000232:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	2b00      	cmp	r3, #0
 8000238:	d101      	bne.n	800023e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800023a:	2301      	movs	r3, #1
 800023c:	e0be      	b.n	80003bc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	689b      	ldr	r3, [r3, #8]
 8000242:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000248:	2b00      	cmp	r3, #0
 800024a:	d109      	bne.n	8000260 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	2200      	movs	r2, #0
 8000250:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	2200      	movs	r2, #0
 8000256:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800025a:	6878      	ldr	r0, [r7, #4]
 800025c:	f002 fb34 	bl	80028c8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000260:	6878      	ldr	r0, [r7, #4]
 8000262:	f000 fab7 	bl	80007d4 <ADC_ConversionStop_Disable>
 8000266:	4603      	mov	r3, r0
 8000268:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800026e:	f003 0310 	and.w	r3, r3, #16
 8000272:	2b00      	cmp	r3, #0
 8000274:	f040 8099 	bne.w	80003aa <HAL_ADC_Init+0x18e>
 8000278:	7dfb      	ldrb	r3, [r7, #23]
 800027a:	2b00      	cmp	r3, #0
 800027c:	f040 8095 	bne.w	80003aa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000284:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000288:	f023 0302 	bic.w	r3, r3, #2
 800028c:	f043 0202 	orr.w	r2, r3, #2
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800029c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	68db      	ldr	r3, [r3, #12]
 80002a2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80002a4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80002a6:	68ba      	ldr	r2, [r7, #8]
 80002a8:	4313      	orrs	r3, r2
 80002aa:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	689b      	ldr	r3, [r3, #8]
 80002b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002b4:	d003      	beq.n	80002be <HAL_ADC_Init+0xa2>
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	689b      	ldr	r3, [r3, #8]
 80002ba:	2b01      	cmp	r3, #1
 80002bc:	d102      	bne.n	80002c4 <HAL_ADC_Init+0xa8>
 80002be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002c2:	e000      	b.n	80002c6 <HAL_ADC_Init+0xaa>
 80002c4:	2300      	movs	r3, #0
 80002c6:	693a      	ldr	r2, [r7, #16]
 80002c8:	4313      	orrs	r3, r2
 80002ca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	695b      	ldr	r3, [r3, #20]
 80002d0:	2b01      	cmp	r3, #1
 80002d2:	d119      	bne.n	8000308 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	68db      	ldr	r3, [r3, #12]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d109      	bne.n	80002f0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	3b01      	subs	r3, #1
 80002e2:	035a      	lsls	r2, r3, #13
 80002e4:	693b      	ldr	r3, [r7, #16]
 80002e6:	4313      	orrs	r3, r2
 80002e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002ec:	613b      	str	r3, [r7, #16]
 80002ee:	e00b      	b.n	8000308 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002f4:	f043 0220 	orr.w	r2, r3, #32
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000300:	f043 0201 	orr.w	r2, r3, #1
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	687a      	ldr	r2, [r7, #4]
 800030e:	6812      	ldr	r2, [r2, #0]
 8000310:	6852      	ldr	r2, [r2, #4]
 8000312:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8000316:	693a      	ldr	r2, [r7, #16]
 8000318:	430a      	orrs	r2, r1
 800031a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	681a      	ldr	r2, [r3, #0]
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	6899      	ldr	r1, [r3, #8]
 8000326:	4b27      	ldr	r3, [pc, #156]	; (80003c4 <HAL_ADC_Init+0x1a8>)
 8000328:	400b      	ands	r3, r1
 800032a:	68b9      	ldr	r1, [r7, #8]
 800032c:	430b      	orrs	r3, r1
 800032e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	689b      	ldr	r3, [r3, #8]
 8000334:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000338:	d003      	beq.n	8000342 <HAL_ADC_Init+0x126>
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	689b      	ldr	r3, [r3, #8]
 800033e:	2b01      	cmp	r3, #1
 8000340:	d104      	bne.n	800034c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	691b      	ldr	r3, [r3, #16]
 8000346:	3b01      	subs	r3, #1
 8000348:	051b      	lsls	r3, r3, #20
 800034a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	687a      	ldr	r2, [r7, #4]
 8000352:	6812      	ldr	r2, [r2, #0]
 8000354:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000356:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 800035a:	68fa      	ldr	r2, [r7, #12]
 800035c:	430a      	orrs	r2, r1
 800035e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	689a      	ldr	r2, [r3, #8]
 8000366:	4b18      	ldr	r3, [pc, #96]	; (80003c8 <HAL_ADC_Init+0x1ac>)
 8000368:	4013      	ands	r3, r2
 800036a:	68ba      	ldr	r2, [r7, #8]
 800036c:	4293      	cmp	r3, r2
 800036e:	d10b      	bne.n	8000388 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	2200      	movs	r2, #0
 8000374:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800037a:	f023 0303 	bic.w	r3, r3, #3
 800037e:	f043 0201 	orr.w	r2, r3, #1
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000386:	e018      	b.n	80003ba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800038c:	f023 0312 	bic.w	r3, r3, #18
 8000390:	f043 0210 	orr.w	r2, r3, #16
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800039c:	f043 0201 	orr.w	r2, r3, #1
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80003a4:	2301      	movs	r3, #1
 80003a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003a8:	e007      	b.n	80003ba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003ae:	f043 0210 	orr.w	r2, r3, #16
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80003b6:	2301      	movs	r3, #1
 80003b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80003ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80003bc:	4618      	mov	r0, r3
 80003be:	3718      	adds	r7, #24
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	ffe1f7fd 	.word	0xffe1f7fd
 80003c8:	ff1f0efe 	.word	0xff1f0efe

080003cc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80003d4:	2300      	movs	r3, #0
 80003d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80003de:	2b01      	cmp	r3, #1
 80003e0:	d101      	bne.n	80003e6 <HAL_ADC_Start+0x1a>
 80003e2:	2302      	movs	r3, #2
 80003e4:	e098      	b.n	8000518 <HAL_ADC_Start+0x14c>
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	2201      	movs	r2, #1
 80003ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80003ee:	6878      	ldr	r0, [r7, #4]
 80003f0:	f000 f99e 	bl	8000730 <ADC_Enable>
 80003f4:	4603      	mov	r3, r0
 80003f6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80003f8:	7bfb      	ldrb	r3, [r7, #15]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	f040 8087 	bne.w	800050e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000408:	f023 0301 	bic.w	r3, r3, #1
 800040c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a41      	ldr	r2, [pc, #260]	; (8000520 <HAL_ADC_Start+0x154>)
 800041a:	4293      	cmp	r3, r2
 800041c:	d105      	bne.n	800042a <HAL_ADC_Start+0x5e>
 800041e:	4b41      	ldr	r3, [pc, #260]	; (8000524 <HAL_ADC_Start+0x158>)
 8000420:	685b      	ldr	r3, [r3, #4]
 8000422:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000426:	2b00      	cmp	r3, #0
 8000428:	d115      	bne.n	8000456 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800042e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	685b      	ldr	r3, [r3, #4]
 800043c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000440:	2b00      	cmp	r3, #0
 8000442:	d026      	beq.n	8000492 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000448:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800044c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000454:	e01d      	b.n	8000492 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800045a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4a2f      	ldr	r2, [pc, #188]	; (8000524 <HAL_ADC_Start+0x158>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d004      	beq.n	8000476 <HAL_ADC_Start+0xaa>
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	4a2b      	ldr	r2, [pc, #172]	; (8000520 <HAL_ADC_Start+0x154>)
 8000472:	4293      	cmp	r3, r2
 8000474:	d10d      	bne.n	8000492 <HAL_ADC_Start+0xc6>
 8000476:	4b2b      	ldr	r3, [pc, #172]	; (8000524 <HAL_ADC_Start+0x158>)
 8000478:	685b      	ldr	r3, [r3, #4]
 800047a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800047e:	2b00      	cmp	r3, #0
 8000480:	d007      	beq.n	8000492 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000486:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800048a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000496:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800049a:	2b00      	cmp	r3, #0
 800049c:	d006      	beq.n	80004ac <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004a2:	f023 0206 	bic.w	r2, r3, #6
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80004aa:	e002      	b.n	80004b2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	2200      	movs	r2, #0
 80004b0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	2200      	movs	r2, #0
 80004b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	f06f 0202 	mvn.w	r2, #2
 80004c2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	689b      	ldr	r3, [r3, #8]
 80004ca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80004ce:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80004d2:	d113      	bne.n	80004fc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004d8:	4a11      	ldr	r2, [pc, #68]	; (8000520 <HAL_ADC_Start+0x154>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d105      	bne.n	80004ea <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80004de:	4b11      	ldr	r3, [pc, #68]	; (8000524 <HAL_ADC_Start+0x158>)
 80004e0:	685b      	ldr	r3, [r3, #4]
 80004e2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d108      	bne.n	80004fc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	687a      	ldr	r2, [r7, #4]
 80004f0:	6812      	ldr	r2, [r2, #0]
 80004f2:	6892      	ldr	r2, [r2, #8]
 80004f4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80004f8:	609a      	str	r2, [r3, #8]
 80004fa:	e00c      	b.n	8000516 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	687a      	ldr	r2, [r7, #4]
 8000502:	6812      	ldr	r2, [r2, #0]
 8000504:	6892      	ldr	r2, [r2, #8]
 8000506:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800050a:	609a      	str	r2, [r3, #8]
 800050c:	e003      	b.n	8000516 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	2200      	movs	r2, #0
 8000512:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000516:	7bfb      	ldrb	r3, [r7, #15]
}
 8000518:	4618      	mov	r0, r3
 800051a:	3710      	adds	r7, #16
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40012800 	.word	0x40012800
 8000524:	40012400 	.word	0x40012400

08000528 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000528:	b480      	push	{r7}
 800052a:	b083      	sub	sp, #12
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000536:	4618      	mov	r0, r3
 8000538:	370c      	adds	r7, #12
 800053a:	46bd      	mov	sp, r7
 800053c:	bc80      	pop	{r7}
 800053e:	4770      	bx	lr

08000540 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000540:	b490      	push	{r4, r7}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800054a:	2300      	movs	r3, #0
 800054c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800054e:	2300      	movs	r3, #0
 8000550:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000558:	2b01      	cmp	r3, #1
 800055a:	d101      	bne.n	8000560 <HAL_ADC_ConfigChannel+0x20>
 800055c:	2302      	movs	r3, #2
 800055e:	e0dc      	b.n	800071a <HAL_ADC_ConfigChannel+0x1da>
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2201      	movs	r2, #1
 8000564:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	685b      	ldr	r3, [r3, #4]
 800056c:	2b06      	cmp	r3, #6
 800056e:	d81c      	bhi.n	80005aa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	6819      	ldr	r1, [r3, #0]
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	685a      	ldr	r2, [r3, #4]
 800057e:	4613      	mov	r3, r2
 8000580:	009b      	lsls	r3, r3, #2
 8000582:	4413      	add	r3, r2
 8000584:	3b05      	subs	r3, #5
 8000586:	221f      	movs	r2, #31
 8000588:	fa02 f303 	lsl.w	r3, r2, r3
 800058c:	43db      	mvns	r3, r3
 800058e:	4018      	ands	r0, r3
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	681c      	ldr	r4, [r3, #0]
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	685a      	ldr	r2, [r3, #4]
 8000598:	4613      	mov	r3, r2
 800059a:	009b      	lsls	r3, r3, #2
 800059c:	4413      	add	r3, r2
 800059e:	3b05      	subs	r3, #5
 80005a0:	fa04 f303 	lsl.w	r3, r4, r3
 80005a4:	4303      	orrs	r3, r0
 80005a6:	634b      	str	r3, [r1, #52]	; 0x34
 80005a8:	e03c      	b.n	8000624 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	685b      	ldr	r3, [r3, #4]
 80005ae:	2b0c      	cmp	r3, #12
 80005b0:	d81c      	bhi.n	80005ec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	6819      	ldr	r1, [r3, #0]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	685a      	ldr	r2, [r3, #4]
 80005c0:	4613      	mov	r3, r2
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	4413      	add	r3, r2
 80005c6:	3b23      	subs	r3, #35	; 0x23
 80005c8:	221f      	movs	r2, #31
 80005ca:	fa02 f303 	lsl.w	r3, r2, r3
 80005ce:	43db      	mvns	r3, r3
 80005d0:	4018      	ands	r0, r3
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	681c      	ldr	r4, [r3, #0]
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	685a      	ldr	r2, [r3, #4]
 80005da:	4613      	mov	r3, r2
 80005dc:	009b      	lsls	r3, r3, #2
 80005de:	4413      	add	r3, r2
 80005e0:	3b23      	subs	r3, #35	; 0x23
 80005e2:	fa04 f303 	lsl.w	r3, r4, r3
 80005e6:	4303      	orrs	r3, r0
 80005e8:	630b      	str	r3, [r1, #48]	; 0x30
 80005ea:	e01b      	b.n	8000624 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	6819      	ldr	r1, [r3, #0]
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	685a      	ldr	r2, [r3, #4]
 80005fa:	4613      	mov	r3, r2
 80005fc:	009b      	lsls	r3, r3, #2
 80005fe:	4413      	add	r3, r2
 8000600:	3b41      	subs	r3, #65	; 0x41
 8000602:	221f      	movs	r2, #31
 8000604:	fa02 f303 	lsl.w	r3, r2, r3
 8000608:	43db      	mvns	r3, r3
 800060a:	4018      	ands	r0, r3
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	681c      	ldr	r4, [r3, #0]
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	685a      	ldr	r2, [r3, #4]
 8000614:	4613      	mov	r3, r2
 8000616:	009b      	lsls	r3, r3, #2
 8000618:	4413      	add	r3, r2
 800061a:	3b41      	subs	r3, #65	; 0x41
 800061c:	fa04 f303 	lsl.w	r3, r4, r3
 8000620:	4303      	orrs	r3, r0
 8000622:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	2b09      	cmp	r3, #9
 800062a:	d91c      	bls.n	8000666 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	6819      	ldr	r1, [r3, #0]
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	68d8      	ldr	r0, [r3, #12]
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	681a      	ldr	r2, [r3, #0]
 800063a:	4613      	mov	r3, r2
 800063c:	005b      	lsls	r3, r3, #1
 800063e:	4413      	add	r3, r2
 8000640:	3b1e      	subs	r3, #30
 8000642:	2207      	movs	r2, #7
 8000644:	fa02 f303 	lsl.w	r3, r2, r3
 8000648:	43db      	mvns	r3, r3
 800064a:	4018      	ands	r0, r3
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	689c      	ldr	r4, [r3, #8]
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	681a      	ldr	r2, [r3, #0]
 8000654:	4613      	mov	r3, r2
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	4413      	add	r3, r2
 800065a:	3b1e      	subs	r3, #30
 800065c:	fa04 f303 	lsl.w	r3, r4, r3
 8000660:	4303      	orrs	r3, r0
 8000662:	60cb      	str	r3, [r1, #12]
 8000664:	e019      	b.n	800069a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	6819      	ldr	r1, [r3, #0]
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	6918      	ldr	r0, [r3, #16]
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	4613      	mov	r3, r2
 8000676:	005b      	lsls	r3, r3, #1
 8000678:	4413      	add	r3, r2
 800067a:	2207      	movs	r2, #7
 800067c:	fa02 f303 	lsl.w	r3, r2, r3
 8000680:	43db      	mvns	r3, r3
 8000682:	4018      	ands	r0, r3
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	689c      	ldr	r4, [r3, #8]
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	4613      	mov	r3, r2
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	4413      	add	r3, r2
 8000692:	fa04 f303 	lsl.w	r3, r4, r3
 8000696:	4303      	orrs	r3, r0
 8000698:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	2b10      	cmp	r3, #16
 80006a0:	d003      	beq.n	80006aa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80006a6:	2b11      	cmp	r3, #17
 80006a8:	d132      	bne.n	8000710 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4a1d      	ldr	r2, [pc, #116]	; (8000724 <HAL_ADC_ConfigChannel+0x1e4>)
 80006b0:	4293      	cmp	r3, r2
 80006b2:	d125      	bne.n	8000700 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	689b      	ldr	r3, [r3, #8]
 80006ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d126      	bne.n	8000710 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	687a      	ldr	r2, [r7, #4]
 80006c8:	6812      	ldr	r2, [r2, #0]
 80006ca:	6892      	ldr	r2, [r2, #8]
 80006cc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80006d0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	2b10      	cmp	r3, #16
 80006d8:	d11a      	bne.n	8000710 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80006da:	4b13      	ldr	r3, [pc, #76]	; (8000728 <HAL_ADC_ConfigChannel+0x1e8>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a13      	ldr	r2, [pc, #76]	; (800072c <HAL_ADC_ConfigChannel+0x1ec>)
 80006e0:	fba2 2303 	umull	r2, r3, r2, r3
 80006e4:	0c9a      	lsrs	r2, r3, #18
 80006e6:	4613      	mov	r3, r2
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	4413      	add	r3, r2
 80006ec:	005b      	lsls	r3, r3, #1
 80006ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80006f0:	e002      	b.n	80006f8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	3b01      	subs	r3, #1
 80006f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80006f8:	68bb      	ldr	r3, [r7, #8]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d1f9      	bne.n	80006f2 <HAL_ADC_ConfigChannel+0x1b2>
 80006fe:	e007      	b.n	8000710 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000704:	f043 0220 	orr.w	r2, r3, #32
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800070c:	2301      	movs	r3, #1
 800070e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	2200      	movs	r2, #0
 8000714:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000718:	7bfb      	ldrb	r3, [r7, #15]
}
 800071a:	4618      	mov	r0, r3
 800071c:	3710      	adds	r7, #16
 800071e:	46bd      	mov	sp, r7
 8000720:	bc90      	pop	{r4, r7}
 8000722:	4770      	bx	lr
 8000724:	40012400 	.word	0x40012400
 8000728:	20000004 	.word	0x20000004
 800072c:	431bde83 	.word	0x431bde83

08000730 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800073c:	2300      	movs	r3, #0
 800073e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	689b      	ldr	r3, [r3, #8]
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	2b01      	cmp	r3, #1
 800074c:	d039      	beq.n	80007c2 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	687a      	ldr	r2, [r7, #4]
 8000754:	6812      	ldr	r2, [r2, #0]
 8000756:	6892      	ldr	r2, [r2, #8]
 8000758:	f042 0201 	orr.w	r2, r2, #1
 800075c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800075e:	4b1b      	ldr	r3, [pc, #108]	; (80007cc <ADC_Enable+0x9c>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a1b      	ldr	r2, [pc, #108]	; (80007d0 <ADC_Enable+0xa0>)
 8000764:	fba2 2303 	umull	r2, r3, r2, r3
 8000768:	0c9b      	lsrs	r3, r3, #18
 800076a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800076c:	e002      	b.n	8000774 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	3b01      	subs	r3, #1
 8000772:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d1f9      	bne.n	800076e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800077a:	f7ff fd27 	bl	80001cc <HAL_GetTick>
 800077e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000780:	e018      	b.n	80007b4 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000782:	f7ff fd23 	bl	80001cc <HAL_GetTick>
 8000786:	4602      	mov	r2, r0
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	1ad3      	subs	r3, r2, r3
 800078c:	2b02      	cmp	r3, #2
 800078e:	d911      	bls.n	80007b4 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000794:	f043 0210 	orr.w	r2, r3, #16
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007a0:	f043 0201 	orr.w	r2, r3, #1
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	2200      	movs	r2, #0
 80007ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80007b0:	2301      	movs	r3, #1
 80007b2:	e007      	b.n	80007c4 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	689b      	ldr	r3, [r3, #8]
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	2b01      	cmp	r3, #1
 80007c0:	d1df      	bne.n	8000782 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80007c2:	2300      	movs	r3, #0
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	3710      	adds	r7, #16
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000004 	.word	0x20000004
 80007d0:	431bde83 	.word	0x431bde83

080007d4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80007dc:	2300      	movs	r3, #0
 80007de:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	689b      	ldr	r3, [r3, #8]
 80007e6:	f003 0301 	and.w	r3, r3, #1
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d127      	bne.n	800083e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	6812      	ldr	r2, [r2, #0]
 80007f6:	6892      	ldr	r2, [r2, #8]
 80007f8:	f022 0201 	bic.w	r2, r2, #1
 80007fc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80007fe:	f7ff fce5 	bl	80001cc <HAL_GetTick>
 8000802:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000804:	e014      	b.n	8000830 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000806:	f7ff fce1 	bl	80001cc <HAL_GetTick>
 800080a:	4602      	mov	r2, r0
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	1ad3      	subs	r3, r2, r3
 8000810:	2b02      	cmp	r3, #2
 8000812:	d90d      	bls.n	8000830 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000818:	f043 0210 	orr.w	r2, r3, #16
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000824:	f043 0201 	orr.w	r2, r3, #1
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 800082c:	2301      	movs	r3, #1
 800082e:	e007      	b.n	8000840 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	689b      	ldr	r3, [r3, #8]
 8000836:	f003 0301 	and.w	r3, r3, #1
 800083a:	2b01      	cmp	r3, #1
 800083c:	d0e3      	beq.n	8000806 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800083e:	2300      	movs	r3, #0
}
 8000840:	4618      	mov	r0, r3
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f003 0307 	and.w	r3, r3, #7
 8000856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <NVIC_SetPriorityGrouping+0x44>)
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800085e:	68ba      	ldr	r2, [r7, #8]
 8000860:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000864:	4013      	ands	r3, r2
 8000866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000870:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000874:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800087a:	4a04      	ldr	r2, [pc, #16]	; (800088c <NVIC_SetPriorityGrouping+0x44>)
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	60d3      	str	r3, [r2, #12]
}
 8000880:	bf00      	nop
 8000882:	3714      	adds	r7, #20
 8000884:	46bd      	mov	sp, r7
 8000886:	bc80      	pop	{r7}
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000894:	4b04      	ldr	r3, [pc, #16]	; (80008a8 <NVIC_GetPriorityGrouping+0x18>)
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	0a1b      	lsrs	r3, r3, #8
 800089a:	f003 0307 	and.w	r3, r3, #7
}
 800089e:	4618      	mov	r0, r3
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bc80      	pop	{r7}
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	e000ed00 	.word	0xe000ed00

080008ac <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	6039      	str	r1, [r7, #0]
 80008b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80008b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	da0b      	bge.n	80008d8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c0:	490d      	ldr	r1, [pc, #52]	; (80008f8 <NVIC_SetPriority+0x4c>)
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	f003 030f 	and.w	r3, r3, #15
 80008c8:	3b04      	subs	r3, #4
 80008ca:	683a      	ldr	r2, [r7, #0]
 80008cc:	b2d2      	uxtb	r2, r2
 80008ce:	0112      	lsls	r2, r2, #4
 80008d0:	b2d2      	uxtb	r2, r2
 80008d2:	440b      	add	r3, r1
 80008d4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008d6:	e009      	b.n	80008ec <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008d8:	4908      	ldr	r1, [pc, #32]	; (80008fc <NVIC_SetPriority+0x50>)
 80008da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008de:	683a      	ldr	r2, [r7, #0]
 80008e0:	b2d2      	uxtb	r2, r2
 80008e2:	0112      	lsls	r2, r2, #4
 80008e4:	b2d2      	uxtb	r2, r2
 80008e6:	440b      	add	r3, r1
 80008e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	e000ed00 	.word	0xe000ed00
 80008fc:	e000e100 	.word	0xe000e100

08000900 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000900:	b480      	push	{r7}
 8000902:	b089      	sub	sp, #36	; 0x24
 8000904:	af00      	add	r7, sp, #0
 8000906:	60f8      	str	r0, [r7, #12]
 8000908:	60b9      	str	r1, [r7, #8]
 800090a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	f003 0307 	and.w	r3, r3, #7
 8000912:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	f1c3 0307 	rsb	r3, r3, #7
 800091a:	2b04      	cmp	r3, #4
 800091c:	bf28      	it	cs
 800091e:	2304      	movcs	r3, #4
 8000920:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000922:	69fb      	ldr	r3, [r7, #28]
 8000924:	3304      	adds	r3, #4
 8000926:	2b06      	cmp	r3, #6
 8000928:	d902      	bls.n	8000930 <NVIC_EncodePriority+0x30>
 800092a:	69fb      	ldr	r3, [r7, #28]
 800092c:	3b03      	subs	r3, #3
 800092e:	e000      	b.n	8000932 <NVIC_EncodePriority+0x32>
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000934:	2201      	movs	r2, #1
 8000936:	69bb      	ldr	r3, [r7, #24]
 8000938:	fa02 f303 	lsl.w	r3, r2, r3
 800093c:	1e5a      	subs	r2, r3, #1
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	401a      	ands	r2, r3
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000946:	2101      	movs	r1, #1
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	fa01 f303 	lsl.w	r3, r1, r3
 800094e:	1e59      	subs	r1, r3, #1
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000954:	4313      	orrs	r3, r2
         );
}
 8000956:	4618      	mov	r0, r3
 8000958:	3724      	adds	r7, #36	; 0x24
 800095a:	46bd      	mov	sp, r7
 800095c:	bc80      	pop	{r7}
 800095e:	4770      	bx	lr

08000960 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	3b01      	subs	r3, #1
 800096c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000970:	d301      	bcc.n	8000976 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000972:	2301      	movs	r3, #1
 8000974:	e00f      	b.n	8000996 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000976:	4a0a      	ldr	r2, [pc, #40]	; (80009a0 <SysTick_Config+0x40>)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	3b01      	subs	r3, #1
 800097c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800097e:	210f      	movs	r1, #15
 8000980:	f04f 30ff 	mov.w	r0, #4294967295
 8000984:	f7ff ff92 	bl	80008ac <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000988:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <SysTick_Config+0x40>)
 800098a:	2200      	movs	r2, #0
 800098c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800098e:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <SysTick_Config+0x40>)
 8000990:	2207      	movs	r2, #7
 8000992:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000994:	2300      	movs	r3, #0
}
 8000996:	4618      	mov	r0, r3
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	e000e010 	.word	0xe000e010

080009a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009ac:	6878      	ldr	r0, [r7, #4]
 80009ae:	f7ff ff4b 	bl	8000848 <NVIC_SetPriorityGrouping>
}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009ba:	b580      	push	{r7, lr}
 80009bc:	b086      	sub	sp, #24
 80009be:	af00      	add	r7, sp, #0
 80009c0:	4603      	mov	r3, r0
 80009c2:	60b9      	str	r1, [r7, #8]
 80009c4:	607a      	str	r2, [r7, #4]
 80009c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009cc:	f7ff ff60 	bl	8000890 <NVIC_GetPriorityGrouping>
 80009d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	68b9      	ldr	r1, [r7, #8]
 80009d6:	6978      	ldr	r0, [r7, #20]
 80009d8:	f7ff ff92 	bl	8000900 <NVIC_EncodePriority>
 80009dc:	4602      	mov	r2, r0
 80009de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009e2:	4611      	mov	r1, r2
 80009e4:	4618      	mov	r0, r3
 80009e6:	f7ff ff61 	bl	80008ac <NVIC_SetPriority>
}
 80009ea:	bf00      	nop
 80009ec:	3718      	adds	r7, #24
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}

080009f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009f2:	b580      	push	{r7, lr}
 80009f4:	b082      	sub	sp, #8
 80009f6:	af00      	add	r7, sp, #0
 80009f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	f7ff ffb0 	bl	8000960 <SysTick_Config>
 8000a00:	4603      	mov	r3, r0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3708      	adds	r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
	...

08000a0c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2b04      	cmp	r3, #4
 8000a18:	d106      	bne.n	8000a28 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000a1a:	4a09      	ldr	r2, [pc, #36]	; (8000a40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a1c:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f043 0304 	orr.w	r3, r3, #4
 8000a24:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000a26:	e005      	b.n	8000a34 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000a28:	4a05      	ldr	r2, [pc, #20]	; (8000a40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a2a:	4b05      	ldr	r3, [pc, #20]	; (8000a40 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	f023 0304 	bic.w	r3, r3, #4
 8000a32:	6013      	str	r3, [r2, #0]
}
 8000a34:	bf00      	nop
 8000a36:	370c      	adds	r7, #12
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	e000e010 	.word	0xe000e010

08000a44 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000a48:	f000 f802 	bl	8000a50 <HAL_SYSTICK_Callback>
}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bc80      	pop	{r7}
 8000a5a:	4770      	bx	lr

08000a5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b08b      	sub	sp, #44	; 0x2c
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000a66:	2300      	movs	r3, #0
 8000a68:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8000a72:	2300      	movs	r3, #0
 8000a74:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8000a76:	2300      	movs	r3, #0
 8000a78:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	627b      	str	r3, [r7, #36]	; 0x24
 8000a7e:	e127      	b.n	8000cd0 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000a80:	2201      	movs	r2, #1
 8000a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a84:	fa02 f303 	lsl.w	r3, r2, r3
 8000a88:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	69fb      	ldr	r3, [r7, #28]
 8000a90:	4013      	ands	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a94:	69ba      	ldr	r2, [r7, #24]
 8000a96:	69fb      	ldr	r3, [r7, #28]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	f040 8116 	bne.w	8000cca <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	2b12      	cmp	r3, #18
 8000aa4:	d034      	beq.n	8000b10 <HAL_GPIO_Init+0xb4>
 8000aa6:	2b12      	cmp	r3, #18
 8000aa8:	d80d      	bhi.n	8000ac6 <HAL_GPIO_Init+0x6a>
 8000aaa:	2b02      	cmp	r3, #2
 8000aac:	d02b      	beq.n	8000b06 <HAL_GPIO_Init+0xaa>
 8000aae:	2b02      	cmp	r3, #2
 8000ab0:	d804      	bhi.n	8000abc <HAL_GPIO_Init+0x60>
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d031      	beq.n	8000b1a <HAL_GPIO_Init+0xbe>
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	d01c      	beq.n	8000af4 <HAL_GPIO_Init+0x98>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 8000aba:	e048      	b.n	8000b4e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000abc:	2b03      	cmp	r3, #3
 8000abe:	d043      	beq.n	8000b48 <HAL_GPIO_Init+0xec>
 8000ac0:	2b11      	cmp	r3, #17
 8000ac2:	d01b      	beq.n	8000afc <HAL_GPIO_Init+0xa0>
          break;
 8000ac4:	e043      	b.n	8000b4e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000ac6:	4a87      	ldr	r2, [pc, #540]	; (8000ce4 <HAL_GPIO_Init+0x288>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d026      	beq.n	8000b1a <HAL_GPIO_Init+0xbe>
 8000acc:	4a85      	ldr	r2, [pc, #532]	; (8000ce4 <HAL_GPIO_Init+0x288>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d806      	bhi.n	8000ae0 <HAL_GPIO_Init+0x84>
 8000ad2:	4a85      	ldr	r2, [pc, #532]	; (8000ce8 <HAL_GPIO_Init+0x28c>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d020      	beq.n	8000b1a <HAL_GPIO_Init+0xbe>
 8000ad8:	4a84      	ldr	r2, [pc, #528]	; (8000cec <HAL_GPIO_Init+0x290>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d01d      	beq.n	8000b1a <HAL_GPIO_Init+0xbe>
          break;
 8000ade:	e036      	b.n	8000b4e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000ae0:	4a83      	ldr	r2, [pc, #524]	; (8000cf0 <HAL_GPIO_Init+0x294>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d019      	beq.n	8000b1a <HAL_GPIO_Init+0xbe>
 8000ae6:	4a83      	ldr	r2, [pc, #524]	; (8000cf4 <HAL_GPIO_Init+0x298>)
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d016      	beq.n	8000b1a <HAL_GPIO_Init+0xbe>
 8000aec:	4a82      	ldr	r2, [pc, #520]	; (8000cf8 <HAL_GPIO_Init+0x29c>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d013      	beq.n	8000b1a <HAL_GPIO_Init+0xbe>
          break;
 8000af2:	e02c      	b.n	8000b4e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	68db      	ldr	r3, [r3, #12]
 8000af8:	623b      	str	r3, [r7, #32]
          break;
 8000afa:	e028      	b.n	8000b4e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	68db      	ldr	r3, [r3, #12]
 8000b00:	3304      	adds	r3, #4
 8000b02:	623b      	str	r3, [r7, #32]
          break;
 8000b04:	e023      	b.n	8000b4e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	68db      	ldr	r3, [r3, #12]
 8000b0a:	3308      	adds	r3, #8
 8000b0c:	623b      	str	r3, [r7, #32]
          break;
 8000b0e:	e01e      	b.n	8000b4e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	68db      	ldr	r3, [r3, #12]
 8000b14:	330c      	adds	r3, #12
 8000b16:	623b      	str	r3, [r7, #32]
          break;
 8000b18:	e019      	b.n	8000b4e <HAL_GPIO_Init+0xf2>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	689b      	ldr	r3, [r3, #8]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d102      	bne.n	8000b28 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b22:	2304      	movs	r3, #4
 8000b24:	623b      	str	r3, [r7, #32]
          break; 
 8000b26:	e012      	b.n	8000b4e <HAL_GPIO_Init+0xf2>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	689b      	ldr	r3, [r3, #8]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d105      	bne.n	8000b3c <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b30:	2308      	movs	r3, #8
 8000b32:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	69fa      	ldr	r2, [r7, #28]
 8000b38:	611a      	str	r2, [r3, #16]
          break; 
 8000b3a:	e008      	b.n	8000b4e <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b3c:	2308      	movs	r3, #8
 8000b3e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	69fa      	ldr	r2, [r7, #28]
 8000b44:	615a      	str	r2, [r3, #20]
          break; 
 8000b46:	e002      	b.n	8000b4e <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	623b      	str	r3, [r7, #32]
          break;
 8000b4c:	bf00      	nop
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	2bff      	cmp	r3, #255	; 0xff
 8000b52:	d801      	bhi.n	8000b58 <HAL_GPIO_Init+0xfc>
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	e001      	b.n	8000b5c <HAL_GPIO_Init+0x100>
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	3304      	adds	r3, #4
 8000b5c:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8000b5e:	69bb      	ldr	r3, [r7, #24]
 8000b60:	2bff      	cmp	r3, #255	; 0xff
 8000b62:	d802      	bhi.n	8000b6a <HAL_GPIO_Init+0x10e>
 8000b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	e002      	b.n	8000b70 <HAL_GPIO_Init+0x114>
 8000b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b6c:	3b08      	subs	r3, #8
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	210f      	movs	r1, #15
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7e:	43db      	mvns	r3, r3
 8000b80:	401a      	ands	r2, r3
 8000b82:	6a39      	ldr	r1, [r7, #32]
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	fa01 f303 	lsl.w	r3, r1, r3
 8000b8a:	431a      	orrs	r2, r3
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	f000 8096 	beq.w	8000cca <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b9e:	4a57      	ldr	r2, [pc, #348]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000ba0:	4b56      	ldr	r3, [pc, #344]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	6193      	str	r3, [r2, #24]
 8000baa:	4b54      	ldr	r3, [pc, #336]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000bac:	699b      	ldr	r3, [r3, #24]
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	60bb      	str	r3, [r7, #8]
 8000bb4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8000bb6:	4a52      	ldr	r2, [pc, #328]	; (8000d00 <HAL_GPIO_Init+0x2a4>)
 8000bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bba:	089b      	lsrs	r3, r3, #2
 8000bbc:	3302      	adds	r3, #2
 8000bbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bc2:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc6:	f003 0303 	and.w	r3, r3, #3
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	220f      	movs	r2, #15
 8000bce:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd2:	43db      	mvns	r3, r3
 8000bd4:	697a      	ldr	r2, [r7, #20]
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	4a49      	ldr	r2, [pc, #292]	; (8000d04 <HAL_GPIO_Init+0x2a8>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d013      	beq.n	8000c0a <HAL_GPIO_Init+0x1ae>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a48      	ldr	r2, [pc, #288]	; (8000d08 <HAL_GPIO_Init+0x2ac>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d00d      	beq.n	8000c06 <HAL_GPIO_Init+0x1aa>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4a47      	ldr	r2, [pc, #284]	; (8000d0c <HAL_GPIO_Init+0x2b0>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d007      	beq.n	8000c02 <HAL_GPIO_Init+0x1a6>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4a46      	ldr	r2, [pc, #280]	; (8000d10 <HAL_GPIO_Init+0x2b4>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d101      	bne.n	8000bfe <HAL_GPIO_Init+0x1a2>
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	e006      	b.n	8000c0c <HAL_GPIO_Init+0x1b0>
 8000bfe:	2304      	movs	r3, #4
 8000c00:	e004      	b.n	8000c0c <HAL_GPIO_Init+0x1b0>
 8000c02:	2302      	movs	r3, #2
 8000c04:	e002      	b.n	8000c0c <HAL_GPIO_Init+0x1b0>
 8000c06:	2301      	movs	r3, #1
 8000c08:	e000      	b.n	8000c0c <HAL_GPIO_Init+0x1b0>
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c0e:	f002 0203 	and.w	r2, r2, #3
 8000c12:	0092      	lsls	r2, r2, #2
 8000c14:	4093      	lsls	r3, r2
 8000c16:	697a      	ldr	r2, [r7, #20]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8000c1c:	4938      	ldr	r1, [pc, #224]	; (8000d00 <HAL_GPIO_Init+0x2a4>)
 8000c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c20:	089b      	lsrs	r3, r3, #2
 8000c22:	3302      	adds	r3, #2
 8000c24:	697a      	ldr	r2, [r7, #20]
 8000c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d006      	beq.n	8000c44 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8000c36:	4937      	ldr	r1, [pc, #220]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c38:	4b36      	ldr	r3, [pc, #216]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	69bb      	ldr	r3, [r7, #24]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	600b      	str	r3, [r1, #0]
 8000c42:	e006      	b.n	8000c52 <HAL_GPIO_Init+0x1f6>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8000c44:	4933      	ldr	r1, [pc, #204]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c46:	4b33      	ldr	r3, [pc, #204]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	69bb      	ldr	r3, [r7, #24]
 8000c4c:	43db      	mvns	r3, r3
 8000c4e:	4013      	ands	r3, r2
 8000c50:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d006      	beq.n	8000c6c <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8000c5e:	492d      	ldr	r1, [pc, #180]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c60:	4b2c      	ldr	r3, [pc, #176]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c62:	685a      	ldr	r2, [r3, #4]
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	604b      	str	r3, [r1, #4]
 8000c6a:	e006      	b.n	8000c7a <HAL_GPIO_Init+0x21e>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8000c6c:	4929      	ldr	r1, [pc, #164]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c6e:	4b29      	ldr	r3, [pc, #164]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c70:	685a      	ldr	r2, [r3, #4]
 8000c72:	69bb      	ldr	r3, [r7, #24]
 8000c74:	43db      	mvns	r3, r3
 8000c76:	4013      	ands	r3, r2
 8000c78:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d006      	beq.n	8000c94 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8000c86:	4923      	ldr	r1, [pc, #140]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c88:	4b22      	ldr	r3, [pc, #136]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c8a:	689a      	ldr	r2, [r3, #8]
 8000c8c:	69bb      	ldr	r3, [r7, #24]
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	608b      	str	r3, [r1, #8]
 8000c92:	e006      	b.n	8000ca2 <HAL_GPIO_Init+0x246>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8000c94:	491f      	ldr	r1, [pc, #124]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c96:	4b1f      	ldr	r3, [pc, #124]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000c98:	689a      	ldr	r2, [r3, #8]
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	43db      	mvns	r3, r3
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d006      	beq.n	8000cbc <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8000cae:	4919      	ldr	r1, [pc, #100]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000cb0:	4b18      	ldr	r3, [pc, #96]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000cb2:	68da      	ldr	r2, [r3, #12]
 8000cb4:	69bb      	ldr	r3, [r7, #24]
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	60cb      	str	r3, [r1, #12]
 8000cba:	e006      	b.n	8000cca <HAL_GPIO_Init+0x26e>
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8000cbc:	4915      	ldr	r1, [pc, #84]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000cbe:	4b15      	ldr	r3, [pc, #84]	; (8000d14 <HAL_GPIO_Init+0x2b8>)
 8000cc0:	68da      	ldr	r2, [r3, #12]
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ccc:	3301      	adds	r3, #1
 8000cce:	627b      	str	r3, [r7, #36]	; 0x24
 8000cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd2:	2b0f      	cmp	r3, #15
 8000cd4:	f67f aed4 	bls.w	8000a80 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000cd8:	bf00      	nop
 8000cda:	372c      	adds	r7, #44	; 0x2c
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bc80      	pop	{r7}
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	10210000 	.word	0x10210000
 8000ce8:	10110000 	.word	0x10110000
 8000cec:	10120000 	.word	0x10120000
 8000cf0:	10310000 	.word	0x10310000
 8000cf4:	10320000 	.word	0x10320000
 8000cf8:	10220000 	.word	0x10220000
 8000cfc:	40021000 	.word	0x40021000
 8000d00:	40010000 	.word	0x40010000
 8000d04:	40010800 	.word	0x40010800
 8000d08:	40010c00 	.word	0x40010c00
 8000d0c:	40011000 	.word	0x40011000
 8000d10:	40011400 	.word	0x40011400
 8000d14:	40010400 	.word	0x40010400

08000d18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_BIT_RESET: to clear the port pin
  *            @arg GPIO_BIT_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
 8000d20:	460b      	mov	r3, r1
 8000d22:	807b      	strh	r3, [r7, #2]
 8000d24:	4613      	mov	r3, r2
 8000d26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d28:	787b      	ldrb	r3, [r7, #1]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d003      	beq.n	8000d36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d2e:	887a      	ldrh	r2, [r7, #2]
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000d34:	e003      	b.n	8000d3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d36:	887b      	ldrh	r3, [r7, #2]
 8000d38:	041a      	lsls	r2, r3, #16
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	611a      	str	r2, [r3, #16]
}
 8000d3e:	bf00      	nop
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr

08000d48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000d50:	2300      	movs	r3, #0
 8000d52:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	f000 8087 	beq.w	8000e70 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d62:	4b92      	ldr	r3, [pc, #584]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	f003 030c 	and.w	r3, r3, #12
 8000d6a:	2b04      	cmp	r3, #4
 8000d6c:	d00c      	beq.n	8000d88 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d6e:	4b8f      	ldr	r3, [pc, #572]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f003 030c 	and.w	r3, r3, #12
 8000d76:	2b08      	cmp	r3, #8
 8000d78:	d112      	bne.n	8000da0 <HAL_RCC_OscConfig+0x58>
 8000d7a:	4b8c      	ldr	r3, [pc, #560]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d86:	d10b      	bne.n	8000da0 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d88:	4b88      	ldr	r3, [pc, #544]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d06c      	beq.n	8000e6e <HAL_RCC_OscConfig+0x126>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d168      	bne.n	8000e6e <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e22d      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000da8:	d106      	bne.n	8000db8 <HAL_RCC_OscConfig+0x70>
 8000daa:	4a80      	ldr	r2, [pc, #512]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000dac:	4b7f      	ldr	r3, [pc, #508]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000db4:	6013      	str	r3, [r2, #0]
 8000db6:	e02e      	b.n	8000e16 <HAL_RCC_OscConfig+0xce>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d10c      	bne.n	8000dda <HAL_RCC_OscConfig+0x92>
 8000dc0:	4a7a      	ldr	r2, [pc, #488]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000dc2:	4b7a      	ldr	r3, [pc, #488]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dca:	6013      	str	r3, [r2, #0]
 8000dcc:	4a77      	ldr	r2, [pc, #476]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000dce:	4b77      	ldr	r3, [pc, #476]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dd6:	6013      	str	r3, [r2, #0]
 8000dd8:	e01d      	b.n	8000e16 <HAL_RCC_OscConfig+0xce>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000de2:	d10c      	bne.n	8000dfe <HAL_RCC_OscConfig+0xb6>
 8000de4:	4a71      	ldr	r2, [pc, #452]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000de6:	4b71      	ldr	r3, [pc, #452]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dee:	6013      	str	r3, [r2, #0]
 8000df0:	4a6e      	ldr	r2, [pc, #440]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000df2:	4b6e      	ldr	r3, [pc, #440]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dfa:	6013      	str	r3, [r2, #0]
 8000dfc:	e00b      	b.n	8000e16 <HAL_RCC_OscConfig+0xce>
 8000dfe:	4a6b      	ldr	r2, [pc, #428]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000e00:	4b6a      	ldr	r3, [pc, #424]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e08:	6013      	str	r3, [r2, #0]
 8000e0a:	4a68      	ldr	r2, [pc, #416]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000e0c:	4b67      	ldr	r3, [pc, #412]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e14:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d013      	beq.n	8000e46 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e1e:	f7ff f9d5 	bl	80001cc <HAL_GetTick>
 8000e22:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e24:	e008      	b.n	8000e38 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e26:	f7ff f9d1 	bl	80001cc <HAL_GetTick>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	1ad3      	subs	r3, r2, r3
 8000e30:	2b64      	cmp	r3, #100	; 0x64
 8000e32:	d901      	bls.n	8000e38 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8000e34:	2303      	movs	r3, #3
 8000e36:	e1e1      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e38:	4b5c      	ldr	r3, [pc, #368]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d0f0      	beq.n	8000e26 <HAL_RCC_OscConfig+0xde>
 8000e44:	e014      	b.n	8000e70 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e46:	f7ff f9c1 	bl	80001cc <HAL_GetTick>
 8000e4a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e4c:	e008      	b.n	8000e60 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e4e:	f7ff f9bd 	bl	80001cc <HAL_GetTick>
 8000e52:	4602      	mov	r2, r0
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	2b64      	cmp	r3, #100	; 0x64
 8000e5a:	d901      	bls.n	8000e60 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	e1cd      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e60:	4b52      	ldr	r3, [pc, #328]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d1f0      	bne.n	8000e4e <HAL_RCC_OscConfig+0x106>
 8000e6c:	e000      	b.n	8000e70 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e6e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f003 0302 	and.w	r3, r3, #2
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d063      	beq.n	8000f44 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e7c:	4b4b      	ldr	r3, [pc, #300]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f003 030c 	and.w	r3, r3, #12
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d00b      	beq.n	8000ea0 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e88:	4b48      	ldr	r3, [pc, #288]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f003 030c 	and.w	r3, r3, #12
 8000e90:	2b08      	cmp	r3, #8
 8000e92:	d11c      	bne.n	8000ece <HAL_RCC_OscConfig+0x186>
 8000e94:	4b45      	ldr	r3, [pc, #276]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d116      	bne.n	8000ece <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ea0:	4b42      	ldr	r3, [pc, #264]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f003 0302 	and.w	r3, r3, #2
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d005      	beq.n	8000eb8 <HAL_RCC_OscConfig+0x170>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	691b      	ldr	r3, [r3, #16]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d001      	beq.n	8000eb8 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	e1a1      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb8:	493c      	ldr	r1, [pc, #240]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000eba:	4b3c      	ldr	r3, [pc, #240]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	00db      	lsls	r3, r3, #3
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ecc:	e03a      	b.n	8000f44 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	691b      	ldr	r3, [r3, #16]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d020      	beq.n	8000f18 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ed6:	4b36      	ldr	r3, [pc, #216]	; (8000fb0 <HAL_RCC_OscConfig+0x268>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000edc:	f7ff f976 	bl	80001cc <HAL_GetTick>
 8000ee0:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ee2:	e008      	b.n	8000ef6 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ee4:	f7ff f972 	bl	80001cc <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b02      	cmp	r3, #2
 8000ef0:	d901      	bls.n	8000ef6 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	e182      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ef6:	4b2d      	ldr	r3, [pc, #180]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f003 0302 	and.w	r3, r3, #2
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d0f0      	beq.n	8000ee4 <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f02:	492a      	ldr	r1, [pc, #168]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000f04:	4b29      	ldr	r3, [pc, #164]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	695b      	ldr	r3, [r3, #20]
 8000f10:	00db      	lsls	r3, r3, #3
 8000f12:	4313      	orrs	r3, r2
 8000f14:	600b      	str	r3, [r1, #0]
 8000f16:	e015      	b.n	8000f44 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f18:	4b25      	ldr	r3, [pc, #148]	; (8000fb0 <HAL_RCC_OscConfig+0x268>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f1e:	f7ff f955 	bl	80001cc <HAL_GetTick>
 8000f22:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f24:	e008      	b.n	8000f38 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f26:	f7ff f951 	bl	80001cc <HAL_GetTick>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	d901      	bls.n	8000f38 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8000f34:	2303      	movs	r3, #3
 8000f36:	e161      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f38:	4b1c      	ldr	r3, [pc, #112]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f003 0302 	and.w	r3, r3, #2
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d1f0      	bne.n	8000f26 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f003 0308 	and.w	r3, r3, #8
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d039      	beq.n	8000fc4 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d019      	beq.n	8000f8c <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f58:	4b16      	ldr	r3, [pc, #88]	; (8000fb4 <HAL_RCC_OscConfig+0x26c>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f5e:	f7ff f935 	bl	80001cc <HAL_GetTick>
 8000f62:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f64:	e008      	b.n	8000f78 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f66:	f7ff f931 	bl	80001cc <HAL_GetTick>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	1ad3      	subs	r3, r2, r3
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	d901      	bls.n	8000f78 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000f74:	2303      	movs	r3, #3
 8000f76:	e141      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f78:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <HAL_RCC_OscConfig+0x264>)
 8000f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f7c:	f003 0302 	and.w	r3, r3, #2
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d0f0      	beq.n	8000f66 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8000f84:	2001      	movs	r0, #1
 8000f86:	f000 faa3 	bl	80014d0 <RCC_Delay>
 8000f8a:	e01b      	b.n	8000fc4 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f8c:	4b09      	ldr	r3, [pc, #36]	; (8000fb4 <HAL_RCC_OscConfig+0x26c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f92:	f7ff f91b 	bl	80001cc <HAL_GetTick>
 8000f96:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f98:	e00e      	b.n	8000fb8 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f9a:	f7ff f917 	bl	80001cc <HAL_GetTick>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	1ad3      	subs	r3, r2, r3
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d907      	bls.n	8000fb8 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	e127      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
 8000fac:	40021000 	.word	0x40021000
 8000fb0:	42420000 	.word	0x42420000
 8000fb4:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fb8:	4b92      	ldr	r3, [pc, #584]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8000fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fbc:	f003 0302 	and.w	r3, r3, #2
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d1ea      	bne.n	8000f9a <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f003 0304 	and.w	r3, r3, #4
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	f000 80a6 	beq.w	800111e <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fd6:	4b8b      	ldr	r3, [pc, #556]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8000fd8:	69db      	ldr	r3, [r3, #28]
 8000fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d10d      	bne.n	8000ffe <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fe2:	4a88      	ldr	r2, [pc, #544]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8000fe4:	4b87      	ldr	r3, [pc, #540]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8000fe6:	69db      	ldr	r3, [r3, #28]
 8000fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fec:	61d3      	str	r3, [r2, #28]
 8000fee:	4b85      	ldr	r3, [pc, #532]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8000ff0:	69db      	ldr	r3, [r3, #28]
 8000ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ffe:	4b82      	ldr	r3, [pc, #520]	; (8001208 <HAL_RCC_OscConfig+0x4c0>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001006:	2b00      	cmp	r3, #0
 8001008:	d118      	bne.n	800103c <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800100a:	4a7f      	ldr	r2, [pc, #508]	; (8001208 <HAL_RCC_OscConfig+0x4c0>)
 800100c:	4b7e      	ldr	r3, [pc, #504]	; (8001208 <HAL_RCC_OscConfig+0x4c0>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001014:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001016:	f7ff f8d9 	bl	80001cc <HAL_GetTick>
 800101a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800101c:	e008      	b.n	8001030 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800101e:	f7ff f8d5 	bl	80001cc <HAL_GetTick>
 8001022:	4602      	mov	r2, r0
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b64      	cmp	r3, #100	; 0x64
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e0e5      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001030:	4b75      	ldr	r3, [pc, #468]	; (8001208 <HAL_RCC_OscConfig+0x4c0>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0f0      	beq.n	800101e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d106      	bne.n	8001052 <HAL_RCC_OscConfig+0x30a>
 8001044:	4a6f      	ldr	r2, [pc, #444]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001046:	4b6f      	ldr	r3, [pc, #444]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001048:	6a1b      	ldr	r3, [r3, #32]
 800104a:	f043 0301 	orr.w	r3, r3, #1
 800104e:	6213      	str	r3, [r2, #32]
 8001050:	e02d      	b.n	80010ae <HAL_RCC_OscConfig+0x366>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d10c      	bne.n	8001074 <HAL_RCC_OscConfig+0x32c>
 800105a:	4a6a      	ldr	r2, [pc, #424]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 800105c:	4b69      	ldr	r3, [pc, #420]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 800105e:	6a1b      	ldr	r3, [r3, #32]
 8001060:	f023 0301 	bic.w	r3, r3, #1
 8001064:	6213      	str	r3, [r2, #32]
 8001066:	4a67      	ldr	r2, [pc, #412]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001068:	4b66      	ldr	r3, [pc, #408]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 800106a:	6a1b      	ldr	r3, [r3, #32]
 800106c:	f023 0304 	bic.w	r3, r3, #4
 8001070:	6213      	str	r3, [r2, #32]
 8001072:	e01c      	b.n	80010ae <HAL_RCC_OscConfig+0x366>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	2b05      	cmp	r3, #5
 800107a:	d10c      	bne.n	8001096 <HAL_RCC_OscConfig+0x34e>
 800107c:	4a61      	ldr	r2, [pc, #388]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 800107e:	4b61      	ldr	r3, [pc, #388]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001080:	6a1b      	ldr	r3, [r3, #32]
 8001082:	f043 0304 	orr.w	r3, r3, #4
 8001086:	6213      	str	r3, [r2, #32]
 8001088:	4a5e      	ldr	r2, [pc, #376]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 800108a:	4b5e      	ldr	r3, [pc, #376]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 800108c:	6a1b      	ldr	r3, [r3, #32]
 800108e:	f043 0301 	orr.w	r3, r3, #1
 8001092:	6213      	str	r3, [r2, #32]
 8001094:	e00b      	b.n	80010ae <HAL_RCC_OscConfig+0x366>
 8001096:	4a5b      	ldr	r2, [pc, #364]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001098:	4b5a      	ldr	r3, [pc, #360]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 800109a:	6a1b      	ldr	r3, [r3, #32]
 800109c:	f023 0301 	bic.w	r3, r3, #1
 80010a0:	6213      	str	r3, [r2, #32]
 80010a2:	4a58      	ldr	r2, [pc, #352]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 80010a4:	4b57      	ldr	r3, [pc, #348]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 80010a6:	6a1b      	ldr	r3, [r3, #32]
 80010a8:	f023 0304 	bic.w	r3, r3, #4
 80010ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d015      	beq.n	80010e2 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010b6:	f7ff f889 	bl	80001cc <HAL_GetTick>
 80010ba:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010bc:	e00a      	b.n	80010d4 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010be:	f7ff f885 	bl	80001cc <HAL_GetTick>
 80010c2:	4602      	mov	r2, r0
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d901      	bls.n	80010d4 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 80010d0:	2303      	movs	r3, #3
 80010d2:	e093      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010d4:	4b4b      	ldr	r3, [pc, #300]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 80010d6:	6a1b      	ldr	r3, [r3, #32]
 80010d8:	f003 0302 	and.w	r3, r3, #2
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0ee      	beq.n	80010be <HAL_RCC_OscConfig+0x376>
 80010e0:	e014      	b.n	800110c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010e2:	f7ff f873 	bl	80001cc <HAL_GetTick>
 80010e6:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010e8:	e00a      	b.n	8001100 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010ea:	f7ff f86f 	bl	80001cc <HAL_GetTick>
 80010ee:	4602      	mov	r2, r0
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d901      	bls.n	8001100 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 80010fc:	2303      	movs	r3, #3
 80010fe:	e07d      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001100:	4b40      	ldr	r3, [pc, #256]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001102:	6a1b      	ldr	r3, [r3, #32]
 8001104:	f003 0302 	and.w	r3, r3, #2
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1ee      	bne.n	80010ea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800110c:	7dfb      	ldrb	r3, [r7, #23]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d105      	bne.n	800111e <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001112:	4a3c      	ldr	r2, [pc, #240]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001114:	4b3b      	ldr	r3, [pc, #236]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001116:	69db      	ldr	r3, [r3, #28]
 8001118:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800111c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d069      	beq.n	80011fa <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001126:	4b37      	ldr	r3, [pc, #220]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f003 030c 	and.w	r3, r3, #12
 800112e:	2b08      	cmp	r3, #8
 8001130:	d061      	beq.n	80011f6 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	2b02      	cmp	r3, #2
 8001138:	d146      	bne.n	80011c8 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800113a:	4b34      	ldr	r3, [pc, #208]	; (800120c <HAL_RCC_OscConfig+0x4c4>)
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001140:	f7ff f844 	bl	80001cc <HAL_GetTick>
 8001144:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001146:	e008      	b.n	800115a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001148:	f7ff f840 	bl	80001cc <HAL_GetTick>
 800114c:	4602      	mov	r2, r0
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	2b02      	cmp	r3, #2
 8001154:	d901      	bls.n	800115a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e050      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800115a:	4b2a      	ldr	r3, [pc, #168]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d1f0      	bne.n	8001148 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6a1b      	ldr	r3, [r3, #32]
 800116a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800116e:	d108      	bne.n	8001182 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001170:	4924      	ldr	r1, [pc, #144]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001172:	4b24      	ldr	r3, [pc, #144]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	4313      	orrs	r3, r2
 8001180:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001182:	4820      	ldr	r0, [pc, #128]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001184:	4b1f      	ldr	r3, [pc, #124]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6a19      	ldr	r1, [r3, #32]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001194:	430b      	orrs	r3, r1
 8001196:	4313      	orrs	r3, r2
 8001198:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800119a:	4b1c      	ldr	r3, [pc, #112]	; (800120c <HAL_RCC_OscConfig+0x4c4>)
 800119c:	2201      	movs	r2, #1
 800119e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a0:	f7ff f814 	bl	80001cc <HAL_GetTick>
 80011a4:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011a6:	e008      	b.n	80011ba <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011a8:	f7ff f810 	bl	80001cc <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e020      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011ba:	4b12      	ldr	r3, [pc, #72]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0f0      	beq.n	80011a8 <HAL_RCC_OscConfig+0x460>
 80011c6:	e018      	b.n	80011fa <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011c8:	4b10      	ldr	r3, [pc, #64]	; (800120c <HAL_RCC_OscConfig+0x4c4>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ce:	f7fe fffd 	bl	80001cc <HAL_GetTick>
 80011d2:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011d4:	e008      	b.n	80011e8 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011d6:	f7fe fff9 	bl	80001cc <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d901      	bls.n	80011e8 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 80011e4:	2303      	movs	r3, #3
 80011e6:	e009      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011e8:	4b06      	ldr	r3, [pc, #24]	; (8001204 <HAL_RCC_OscConfig+0x4bc>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1f0      	bne.n	80011d6 <HAL_RCC_OscConfig+0x48e>
 80011f4:	e001      	b.n	80011fa <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e000      	b.n	80011fc <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 80011fa:	2300      	movs	r3, #0
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3718      	adds	r7, #24
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40021000 	.word	0x40021000
 8001208:	40007000 	.word	0x40007000
 800120c:	42420060 	.word	0x42420060

08001210 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800121a:	2300      	movs	r3, #0
 800121c:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800121e:	4b72      	ldr	r3, [pc, #456]	; (80013e8 <HAL_RCC_ClockConfig+0x1d8>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0207 	and.w	r2, r3, #7
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	429a      	cmp	r2, r3
 800122a:	d210      	bcs.n	800124e <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800122c:	496e      	ldr	r1, [pc, #440]	; (80013e8 <HAL_RCC_ClockConfig+0x1d8>)
 800122e:	4b6e      	ldr	r3, [pc, #440]	; (80013e8 <HAL_RCC_ClockConfig+0x1d8>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f023 0207 	bic.w	r2, r3, #7
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	4313      	orrs	r3, r2
 800123a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800123c:	4b6a      	ldr	r3, [pc, #424]	; (80013e8 <HAL_RCC_ClockConfig+0x1d8>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0207 	and.w	r2, r3, #7
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	429a      	cmp	r2, r3
 8001248:	d001      	beq.n	800124e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e0c8      	b.n	80013e0 <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0302 	and.w	r3, r3, #2
 8001256:	2b00      	cmp	r3, #0
 8001258:	d008      	beq.n	800126c <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800125a:	4964      	ldr	r1, [pc, #400]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 800125c:	4b63      	ldr	r3, [pc, #396]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	4313      	orrs	r3, r2
 800126a:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f003 0301 	and.w	r3, r3, #1
 8001274:	2b00      	cmp	r3, #0
 8001276:	d06a      	beq.n	800134e <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	2b01      	cmp	r3, #1
 800127e:	d107      	bne.n	8001290 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001280:	4b5a      	ldr	r3, [pc, #360]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001288:	2b00      	cmp	r3, #0
 800128a:	d115      	bne.n	80012b8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e0a7      	b.n	80013e0 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2b02      	cmp	r3, #2
 8001296:	d107      	bne.n	80012a8 <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001298:	4b54      	ldr	r3, [pc, #336]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d109      	bne.n	80012b8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	e09b      	b.n	80013e0 <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012a8:	4b50      	ldr	r3, [pc, #320]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 0302 	and.w	r3, r3, #2
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d101      	bne.n	80012b8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e093      	b.n	80013e0 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012b8:	494c      	ldr	r1, [pc, #304]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 80012ba:	4b4c      	ldr	r3, [pc, #304]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f023 0203 	bic.w	r2, r3, #3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	4313      	orrs	r3, r2
 80012c8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012ca:	f7fe ff7f 	bl	80001cc <HAL_GetTick>
 80012ce:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d112      	bne.n	80012fe <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80012d8:	e00a      	b.n	80012f0 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012da:	f7fe ff77 	bl	80001cc <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d901      	bls.n	80012f0 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	e077      	b.n	80013e0 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80012f0:	4b3e      	ldr	r3, [pc, #248]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f003 030c 	and.w	r3, r3, #12
 80012f8:	2b04      	cmp	r3, #4
 80012fa:	d1ee      	bne.n	80012da <HAL_RCC_ClockConfig+0xca>
 80012fc:	e027      	b.n	800134e <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	2b02      	cmp	r3, #2
 8001304:	d11d      	bne.n	8001342 <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001306:	e00a      	b.n	800131e <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001308:	f7fe ff60 	bl	80001cc <HAL_GetTick>
 800130c:	4602      	mov	r2, r0
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	f241 3288 	movw	r2, #5000	; 0x1388
 8001316:	4293      	cmp	r3, r2
 8001318:	d901      	bls.n	800131e <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e060      	b.n	80013e0 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800131e:	4b33      	ldr	r3, [pc, #204]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f003 030c 	and.w	r3, r3, #12
 8001326:	2b08      	cmp	r3, #8
 8001328:	d1ee      	bne.n	8001308 <HAL_RCC_ClockConfig+0xf8>
 800132a:	e010      	b.n	800134e <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800132c:	f7fe ff4e 	bl	80001cc <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	f241 3288 	movw	r2, #5000	; 0x1388
 800133a:	4293      	cmp	r3, r2
 800133c:	d901      	bls.n	8001342 <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 800133e:	2303      	movs	r3, #3
 8001340:	e04e      	b.n	80013e0 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001342:	4b2a      	ldr	r3, [pc, #168]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f003 030c 	and.w	r3, r3, #12
 800134a:	2b00      	cmp	r3, #0
 800134c:	d1ee      	bne.n	800132c <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800134e:	4b26      	ldr	r3, [pc, #152]	; (80013e8 <HAL_RCC_ClockConfig+0x1d8>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0207 	and.w	r2, r3, #7
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	429a      	cmp	r2, r3
 800135a:	d910      	bls.n	800137e <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800135c:	4922      	ldr	r1, [pc, #136]	; (80013e8 <HAL_RCC_ClockConfig+0x1d8>)
 800135e:	4b22      	ldr	r3, [pc, #136]	; (80013e8 <HAL_RCC_ClockConfig+0x1d8>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f023 0207 	bic.w	r2, r3, #7
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	4313      	orrs	r3, r2
 800136a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800136c:	4b1e      	ldr	r3, [pc, #120]	; (80013e8 <HAL_RCC_ClockConfig+0x1d8>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0207 	and.w	r2, r3, #7
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	429a      	cmp	r2, r3
 8001378:	d001      	beq.n	800137e <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e030      	b.n	80013e0 <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0304 	and.w	r3, r3, #4
 8001386:	2b00      	cmp	r3, #0
 8001388:	d008      	beq.n	800139c <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800138a:	4918      	ldr	r1, [pc, #96]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 800138c:	4b17      	ldr	r3, [pc, #92]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	4313      	orrs	r3, r2
 800139a:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f003 0308 	and.w	r3, r3, #8
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d009      	beq.n	80013bc <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013a8:	4910      	ldr	r1, [pc, #64]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 80013aa:	4b10      	ldr	r3, [pc, #64]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	00db      	lsls	r3, r3, #3
 80013b8:	4313      	orrs	r3, r2
 80013ba:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80013bc:	f000 f81c 	bl	80013f8 <HAL_RCC_GetSysClockFreq>
 80013c0:	4601      	mov	r1, r0
 80013c2:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <HAL_RCC_ClockConfig+0x1dc>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	091b      	lsrs	r3, r3, #4
 80013c8:	f003 030f 	and.w	r3, r3, #15
 80013cc:	4a08      	ldr	r2, [pc, #32]	; (80013f0 <HAL_RCC_ClockConfig+0x1e0>)
 80013ce:	5cd3      	ldrb	r3, [r2, r3]
 80013d0:	fa21 f303 	lsr.w	r3, r1, r3
 80013d4:	4a07      	ldr	r2, [pc, #28]	; (80013f4 <HAL_RCC_ClockConfig+0x1e4>)
 80013d6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80013d8:	2000      	movs	r0, #0
 80013da:	f7fe fecd 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 80013de:	2300      	movs	r3, #0
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3710      	adds	r7, #16
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40022000 	.word	0x40022000
 80013ec:	40021000 	.word	0x40021000
 80013f0:	08008dfc 	.word	0x08008dfc
 80013f4:	20000004 	.word	0x20000004

080013f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013f8:	b490      	push	{r4, r7}
 80013fa:	b08a      	sub	sp, #40	; 0x28
 80013fc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80013fe:	4b2a      	ldr	r3, [pc, #168]	; (80014a8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001400:	1d3c      	adds	r4, r7, #4
 8001402:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001404:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001408:	4b28      	ldr	r3, [pc, #160]	; (80014ac <HAL_RCC_GetSysClockFreq+0xb4>)
 800140a:	881b      	ldrh	r3, [r3, #0]
 800140c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800140e:	2300      	movs	r3, #0
 8001410:	61fb      	str	r3, [r7, #28]
 8001412:	2300      	movs	r3, #0
 8001414:	61bb      	str	r3, [r7, #24]
 8001416:	2300      	movs	r3, #0
 8001418:	627b      	str	r3, [r7, #36]	; 0x24
 800141a:	2300      	movs	r3, #0
 800141c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800141e:	2300      	movs	r3, #0
 8001420:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8001422:	4b23      	ldr	r3, [pc, #140]	; (80014b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	f003 030c 	and.w	r3, r3, #12
 800142e:	2b04      	cmp	r3, #4
 8001430:	d002      	beq.n	8001438 <HAL_RCC_GetSysClockFreq+0x40>
 8001432:	2b08      	cmp	r3, #8
 8001434:	d003      	beq.n	800143e <HAL_RCC_GetSysClockFreq+0x46>
 8001436:	e02d      	b.n	8001494 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001438:	4b1e      	ldr	r3, [pc, #120]	; (80014b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800143a:	623b      	str	r3, [r7, #32]
      break;
 800143c:	e02d      	b.n	800149a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	0c9b      	lsrs	r3, r3, #18
 8001442:	f003 030f 	and.w	r3, r3, #15
 8001446:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800144a:	4413      	add	r3, r2
 800144c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001450:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d013      	beq.n	8001484 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800145c:	4b14      	ldr	r3, [pc, #80]	; (80014b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	0c5b      	lsrs	r3, r3, #17
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800146a:	4413      	add	r3, r2
 800146c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001470:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8001472:	4a10      	ldr	r2, [pc, #64]	; (80014b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	fbb2 f3f3 	udiv	r3, r2, r3
 800147a:	697a      	ldr	r2, [r7, #20]
 800147c:	fb02 f303 	mul.w	r3, r2, r3
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
 8001482:	e004      	b.n	800148e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	4a0c      	ldr	r2, [pc, #48]	; (80014b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001488:	fb02 f303 	mul.w	r3, r2, r3
 800148c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800148e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001490:	623b      	str	r3, [r7, #32]
      break;
 8001492:	e002      	b.n	800149a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001494:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001496:	623b      	str	r3, [r7, #32]
      break;
 8001498:	bf00      	nop
    }
  }
  return sysclockfreq;
 800149a:	6a3b      	ldr	r3, [r7, #32]
}
 800149c:	4618      	mov	r0, r3
 800149e:	3728      	adds	r7, #40	; 0x28
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc90      	pop	{r4, r7}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	08003a3c 	.word	0x08003a3c
 80014ac:	08003a4c 	.word	0x08003a4c
 80014b0:	40021000 	.word	0x40021000
 80014b4:	007a1200 	.word	0x007a1200
 80014b8:	003d0900 	.word	0x003d0900

080014bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014c0:	4b02      	ldr	r3, [pc, #8]	; (80014cc <HAL_RCC_GetHCLKFreq+0x10>)
 80014c2:	681b      	ldr	r3, [r3, #0]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr
 80014cc:	20000004 	.word	0x20000004

080014d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014d8:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <RCC_Delay+0x34>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a0a      	ldr	r2, [pc, #40]	; (8001508 <RCC_Delay+0x38>)
 80014de:	fba2 2303 	umull	r2, r3, r2, r3
 80014e2:	0a5b      	lsrs	r3, r3, #9
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	fb02 f303 	mul.w	r3, r2, r3
 80014ea:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80014ec:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	1e5a      	subs	r2, r3, #1
 80014f2:	60fa      	str	r2, [r7, #12]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1f9      	bne.n	80014ec <RCC_Delay+0x1c>
}
 80014f8:	bf00      	nop
 80014fa:	3714      	adds	r7, #20
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	20000004 	.word	0x20000004
 8001508:	10624dd3 	.word	0x10624dd3

0800150c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001514:	2300      	movs	r3, #0
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	2300      	movs	r3, #0
 800151a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 0301 	and.w	r3, r3, #1
 8001524:	2b00      	cmp	r3, #0
 8001526:	d07d      	beq.n	8001624 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001528:	2300      	movs	r3, #0
 800152a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800152c:	4b4f      	ldr	r3, [pc, #316]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800152e:	69db      	ldr	r3, [r3, #28]
 8001530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001534:	2b00      	cmp	r3, #0
 8001536:	d10d      	bne.n	8001554 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001538:	4a4c      	ldr	r2, [pc, #304]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800153a:	4b4c      	ldr	r3, [pc, #304]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001542:	61d3      	str	r3, [r2, #28]
 8001544:	4b49      	ldr	r3, [pc, #292]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001546:	69db      	ldr	r3, [r3, #28]
 8001548:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001550:	2301      	movs	r3, #1
 8001552:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001554:	4b46      	ldr	r3, [pc, #280]	; (8001670 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800155c:	2b00      	cmp	r3, #0
 800155e:	d118      	bne.n	8001592 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001560:	4a43      	ldr	r2, [pc, #268]	; (8001670 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001562:	4b43      	ldr	r3, [pc, #268]	; (8001670 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800156a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800156c:	f7fe fe2e 	bl	80001cc <HAL_GetTick>
 8001570:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001572:	e008      	b.n	8001586 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001574:	f7fe fe2a 	bl	80001cc <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	2b64      	cmp	r3, #100	; 0x64
 8001580:	d901      	bls.n	8001586 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e06d      	b.n	8001662 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001586:	4b3a      	ldr	r3, [pc, #232]	; (8001670 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800158e:	2b00      	cmp	r3, #0
 8001590:	d0f0      	beq.n	8001574 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001592:	4b36      	ldr	r3, [pc, #216]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001594:	6a1b      	ldr	r3, [r3, #32]
 8001596:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800159a:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d02e      	beq.n	8001600 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d027      	beq.n	8001600 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80015b0:	4b2e      	ldr	r3, [pc, #184]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015b2:	6a1b      	ldr	r3, [r3, #32]
 80015b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80015ba:	4b2e      	ldr	r3, [pc, #184]	; (8001674 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80015bc:	2201      	movs	r2, #1
 80015be:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80015c0:	4b2c      	ldr	r3, [pc, #176]	; (8001674 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80015c6:	4a29      	ldr	r2, [pc, #164]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f003 0301 	and.w	r3, r3, #1
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d014      	beq.n	8001600 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d6:	f7fe fdf9 	bl	80001cc <HAL_GetTick>
 80015da:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015dc:	e00a      	b.n	80015f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015de:	f7fe fdf5 	bl	80001cc <HAL_GetTick>
 80015e2:	4602      	mov	r2, r0
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	1ad3      	subs	r3, r2, r3
 80015e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d901      	bls.n	80015f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80015f0:	2303      	movs	r3, #3
 80015f2:	e036      	b.n	8001662 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f4:	4b1d      	ldr	r3, [pc, #116]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015f6:	6a1b      	ldr	r3, [r3, #32]
 80015f8:	f003 0302 	and.w	r3, r3, #2
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d0ee      	beq.n	80015de <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001600:	491a      	ldr	r1, [pc, #104]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001602:	4b1a      	ldr	r3, [pc, #104]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001604:	6a1b      	ldr	r3, [r3, #32]
 8001606:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	4313      	orrs	r3, r2
 8001610:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001612:	7dfb      	ldrb	r3, [r7, #23]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d105      	bne.n	8001624 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001618:	4a14      	ldr	r2, [pc, #80]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800161a:	4b14      	ldr	r3, [pc, #80]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001622:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0302 	and.w	r3, r3, #2
 800162c:	2b00      	cmp	r3, #0
 800162e:	d008      	beq.n	8001642 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001630:	490e      	ldr	r1, [pc, #56]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001632:	4b0e      	ldr	r3, [pc, #56]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	4313      	orrs	r3, r2
 8001640:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 0310 	and.w	r3, r3, #16
 800164a:	2b00      	cmp	r3, #0
 800164c:	d008      	beq.n	8001660 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800164e:	4907      	ldr	r1, [pc, #28]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	4313      	orrs	r3, r2
 800165e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40021000 	.word	0x40021000
 8001670:	40007000 	.word	0x40007000
 8001674:	42420440 	.word	0x42420440

08001678 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b08a      	sub	sp, #40	; 0x28
 800167c:	af02      	add	r7, sp, #8
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	603b      	str	r3, [r7, #0]
 8001684:	4613      	mov	r3, r2
 8001686:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8001688:	2300      	movs	r3, #0
 800168a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800168c:	2300      	movs	r3, #0
 800168e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001696:	2b01      	cmp	r3, #1
 8001698:	d101      	bne.n	800169e <HAL_SPI_Transmit+0x26>
 800169a:	2302      	movs	r3, #2
 800169c:	e123      	b.n	80018e6 <HAL_SPI_Transmit+0x26e>
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2201      	movs	r2, #1
 80016a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80016a6:	f7fe fd91 	bl	80001cc <HAL_GetTick>
 80016aa:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d002      	beq.n	80016be <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80016b8:	2302      	movs	r3, #2
 80016ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80016bc:	e10a      	b.n	80018d4 <HAL_SPI_Transmit+0x25c>
  }

  if((pData == NULL ) || (Size == 0U))
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d002      	beq.n	80016ca <HAL_SPI_Transmit+0x52>
 80016c4:	88fb      	ldrh	r3, [r7, #6]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d102      	bne.n	80016d0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80016ce:	e101      	b.n	80018d4 <HAL_SPI_Transmit+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2203      	movs	r2, #3
 80016d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2200      	movs	r2, #0
 80016dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	68ba      	ldr	r2, [r7, #8]
 80016e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	88fa      	ldrh	r2, [r7, #6]
 80016e8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	88fa      	ldrh	r2, [r7, #6]
 80016ee:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2200      	movs	r2, #0
 80016f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2200      	movs	r2, #0
 80016fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	2200      	movs	r2, #0
 8001700:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2200      	movs	r2, #0
 8001706:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	2200      	movs	r2, #0
 800170c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001716:	d107      	bne.n	8001728 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68fa      	ldr	r2, [r7, #12]
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	6812      	ldr	r2, [r2, #0]
 8001722:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001726:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001732:	2b40      	cmp	r3, #64	; 0x40
 8001734:	d007      	beq.n	8001746 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	68fa      	ldr	r2, [r7, #12]
 800173c:	6812      	ldr	r2, [r2, #0]
 800173e:	6812      	ldr	r2, [r2, #0]
 8001740:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001744:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800174e:	d147      	bne.n	80017e0 <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d004      	beq.n	8001762 <HAL_SPI_Transmit+0xea>
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800175c:	b29b      	uxth	r3, r3
 800175e:	2b01      	cmp	r3, #1
 8001760:	d138      	bne.n	80017d4 <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	8812      	ldrh	r2, [r2, #0]
 800176a:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	3302      	adds	r3, #2
 8001770:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001776:	b29b      	uxth	r3, r3
 8001778:	3b01      	subs	r3, #1
 800177a:	b29a      	uxth	r2, r3
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001780:	e028      	b.n	80017d4 <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f003 0302 	and.w	r3, r3, #2
 800178c:	2b02      	cmp	r3, #2
 800178e:	d10f      	bne.n	80017b0 <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	68ba      	ldr	r2, [r7, #8]
 8001796:	8812      	ldrh	r2, [r2, #0]
 8001798:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	3302      	adds	r3, #2
 800179e:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	3b01      	subs	r3, #1
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	86da      	strh	r2, [r3, #54]	; 0x36
 80017ae:	e011      	b.n	80017d4 <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d00b      	beq.n	80017ce <HAL_SPI_Transmit+0x156>
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017bc:	d00a      	beq.n	80017d4 <HAL_SPI_Transmit+0x15c>
 80017be:	f7fe fd05 	bl	80001cc <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	1ad2      	subs	r2, r2, r3
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d302      	bcc.n	80017d4 <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80017d2:	e07f      	b.n	80018d4 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80017d8:	b29b      	uxth	r3, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1d1      	bne.n	8001782 <HAL_SPI_Transmit+0x10a>
 80017de:	e048      	b.n	8001872 <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d004      	beq.n	80017f2 <HAL_SPI_Transmit+0x17a>
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d13a      	bne.n	8001868 <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	330c      	adds	r3, #12
 80017f8:	68ba      	ldr	r2, [r7, #8]
 80017fa:	7812      	ldrb	r2, [r2, #0]
 80017fc:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	3301      	adds	r3, #1
 8001802:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001808:	b29b      	uxth	r3, r3
 800180a:	3b01      	subs	r3, #1
 800180c:	b29a      	uxth	r2, r3
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001812:	e029      	b.n	8001868 <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	2b02      	cmp	r3, #2
 8001820:	d110      	bne.n	8001844 <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	330c      	adds	r3, #12
 8001828:	68ba      	ldr	r2, [r7, #8]
 800182a:	7812      	ldrb	r2, [r2, #0]
 800182c:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	3301      	adds	r3, #1
 8001832:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001838:	b29b      	uxth	r3, r3
 800183a:	3b01      	subs	r3, #1
 800183c:	b29a      	uxth	r2, r3
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	86da      	strh	r2, [r3, #54]	; 0x36
 8001842:	e011      	b.n	8001868 <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d00b      	beq.n	8001862 <HAL_SPI_Transmit+0x1ea>
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001850:	d00a      	beq.n	8001868 <HAL_SPI_Transmit+0x1f0>
 8001852:	f7fe fcbb 	bl	80001cc <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	1ad2      	subs	r2, r2, r3
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	429a      	cmp	r2, r3
 8001860:	d302      	bcc.n	8001868 <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001866:	e035      	b.n	80018d4 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800186c:	b29b      	uxth	r3, r3
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1d0      	bne.n	8001814 <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	9300      	str	r3, [sp, #0]
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	2201      	movs	r2, #1
 800187a:	2102      	movs	r1, #2
 800187c:	68f8      	ldr	r0, [r7, #12]
 800187e:	f000 f836 	bl	80018ee <SPI_WaitFlagStateUntilTimeout>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d002      	beq.n	800188e <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800188c:	e022      	b.n	80018d4 <HAL_SPI_Transmit+0x25c>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	6839      	ldr	r1, [r7, #0]
 8001892:	68f8      	ldr	r0, [r7, #12]
 8001894:	f000 f894 	bl	80019c0 <SPI_CheckFlag_BSY>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d005      	beq.n	80018aa <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2220      	movs	r2, #32
 80018a6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80018a8:	e014      	b.n	80018d4 <HAL_SPI_Transmit+0x25c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d10a      	bne.n	80018c8 <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80018b2:	2300      	movs	r3, #0
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	617b      	str	r3, [r7, #20]
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	617b      	str	r3, [r7, #20]
 80018c6:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2201      	movs	r2, #1
 80018d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80018e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3720      	adds	r7, #32
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b084      	sub	sp, #16
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	60f8      	str	r0, [r7, #12]
 80018f6:	60b9      	str	r1, [r7, #8]
 80018f8:	607a      	str	r2, [r7, #4]
 80018fa:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80018fc:	e04d      	b.n	800199a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001904:	d049      	beq.n	800199a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d007      	beq.n	800191c <SPI_WaitFlagStateUntilTimeout+0x2e>
 800190c:	f7fe fc5e 	bl	80001cc <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	1ad2      	subs	r2, r2, r3
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	429a      	cmp	r2, r3
 800191a:	d33e      	bcc.n	800199a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	68fa      	ldr	r2, [r7, #12]
 8001922:	6812      	ldr	r2, [r2, #0]
 8001924:	6852      	ldr	r2, [r2, #4]
 8001926:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800192a:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001934:	d111      	bne.n	800195a <SPI_WaitFlagStateUntilTimeout+0x6c>
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800193e:	d004      	beq.n	800194a <SPI_WaitFlagStateUntilTimeout+0x5c>
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001948:	d107      	bne.n	800195a <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	6812      	ldr	r2, [r2, #0]
 8001952:	6812      	ldr	r2, [r2, #0]
 8001954:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001958:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800195e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001962:	d110      	bne.n	8001986 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	6819      	ldr	r1, [r3, #0]
 800196e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8001972:	400b      	ands	r3, r1
 8001974:	6013      	str	r3, [r2, #0]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	6812      	ldr	r2, [r2, #0]
 800197e:	6812      	ldr	r2, [r2, #0]
 8001980:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001984:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2200      	movs	r2, #0
 8001992:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e00e      	b.n	80019b8 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	401a      	ands	r2, r3
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d101      	bne.n	80019ae <SPI_WaitFlagStateUntilTimeout+0xc0>
 80019aa:	2201      	movs	r2, #1
 80019ac:	e000      	b.n	80019b0 <SPI_WaitFlagStateUntilTimeout+0xc2>
 80019ae:	2200      	movs	r2, #0
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d1a3      	bne.n	80018fe <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80019b6:	2300      	movs	r3, #0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af02      	add	r7, sp, #8
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	2200      	movs	r2, #0
 80019d4:	2180      	movs	r1, #128	; 0x80
 80019d6:	68f8      	ldr	r0, [r7, #12]
 80019d8:	f7ff ff89 	bl	80018ee <SPI_WaitFlagStateUntilTimeout>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d007      	beq.n	80019f2 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019e6:	f043 0220 	orr.w	r2, r3, #32
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e000      	b.n	80019f4 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3710      	adds	r7, #16
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}

080019fc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d101      	bne.n	8001a0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e056      	b.n	8001abc <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d102      	bne.n	8001a26 <HAL_SPI_Init+0x2a>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f001 f915 	bl	8002c50 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2202      	movs	r2, #2
 8001a2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	6812      	ldr	r2, [r2, #0]
 8001a36:	6812      	ldr	r2, [r2, #0]
 8001a38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a3c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6851      	ldr	r1, [r2, #4]
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	6892      	ldr	r2, [r2, #8]
 8001a4a:	4311      	orrs	r1, r2
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	68d2      	ldr	r2, [r2, #12]
 8001a50:	4311      	orrs	r1, r2
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	6912      	ldr	r2, [r2, #16]
 8001a56:	4311      	orrs	r1, r2
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	6952      	ldr	r2, [r2, #20]
 8001a5c:	4311      	orrs	r1, r2
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	6992      	ldr	r2, [r2, #24]
 8001a62:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001a66:	4311      	orrs	r1, r2
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	69d2      	ldr	r2, [r2, #28]
 8001a6c:	4311      	orrs	r1, r2
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	6a12      	ldr	r2, [r2, #32]
 8001a72:	4311      	orrs	r1, r2
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	6992      	ldr	r2, [r2, #24]
 8001a84:	0c12      	lsrs	r2, r2, #16
 8001a86:	f002 0104 	and.w	r1, r2, #4
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001a9a:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	6812      	ldr	r2, [r2, #0]
 8001aa4:	69d2      	ldr	r2, [r2, #28]
 8001aa6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001aaa:	61da      	str	r2, [r3, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8001aba:	2300      	movs	r3, #0
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e01d      	b.n	8001b12 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d106      	bne.n	8001af0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f001 fa20 	bl	8002f30 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2202      	movs	r2, #2
 8001af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3304      	adds	r3, #4
 8001b00:	4619      	mov	r1, r3
 8001b02:	4610      	mov	r0, r2
 8001b04:	f000 f8d0 	bl	8001ca8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
	...

08001b1c <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d101      	bne.n	8001b36 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001b32:	2302      	movs	r3, #2
 8001b34:	e0b4      	b.n	8001ca0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	2202      	movs	r2, #2
 8001b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b0c      	cmp	r3, #12
 8001b4a:	f200 809f 	bhi.w	8001c8c <HAL_TIM_PWM_ConfigChannel+0x170>
 8001b4e:	a201      	add	r2, pc, #4	; (adr r2, 8001b54 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8001b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b54:	08001b89 	.word	0x08001b89
 8001b58:	08001c8d 	.word	0x08001c8d
 8001b5c:	08001c8d 	.word	0x08001c8d
 8001b60:	08001c8d 	.word	0x08001c8d
 8001b64:	08001bc9 	.word	0x08001bc9
 8001b68:	08001c8d 	.word	0x08001c8d
 8001b6c:	08001c8d 	.word	0x08001c8d
 8001b70:	08001c8d 	.word	0x08001c8d
 8001b74:	08001c0b 	.word	0x08001c0b
 8001b78:	08001c8d 	.word	0x08001c8d
 8001b7c:	08001c8d 	.word	0x08001c8d
 8001b80:	08001c8d 	.word	0x08001c8d
 8001b84:	08001c4b 	.word	0x08001c4b
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	68b9      	ldr	r1, [r7, #8]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f000 f8f0 	bl	8001d74 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68fa      	ldr	r2, [r7, #12]
 8001b9a:	6812      	ldr	r2, [r2, #0]
 8001b9c:	6992      	ldr	r2, [r2, #24]
 8001b9e:	f042 0208 	orr.w	r2, r2, #8
 8001ba2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	6812      	ldr	r2, [r2, #0]
 8001bac:	6992      	ldr	r2, [r2, #24]
 8001bae:	f022 0204 	bic.w	r2, r2, #4
 8001bb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	6812      	ldr	r2, [r2, #0]
 8001bbc:	6991      	ldr	r1, [r2, #24]
 8001bbe:	68ba      	ldr	r2, [r7, #8]
 8001bc0:	6912      	ldr	r2, [r2, #16]
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	619a      	str	r2, [r3, #24]
    }
    break;
 8001bc6:	e062      	b.n	8001c8e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	68b9      	ldr	r1, [r7, #8]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 f93c 	bl	8001e4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	6812      	ldr	r2, [r2, #0]
 8001bdc:	6992      	ldr	r2, [r2, #24]
 8001bde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001be2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	68fa      	ldr	r2, [r7, #12]
 8001bea:	6812      	ldr	r2, [r2, #0]
 8001bec:	6992      	ldr	r2, [r2, #24]
 8001bee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	68fa      	ldr	r2, [r7, #12]
 8001bfa:	6812      	ldr	r2, [r2, #0]
 8001bfc:	6991      	ldr	r1, [r2, #24]
 8001bfe:	68ba      	ldr	r2, [r7, #8]
 8001c00:	6912      	ldr	r2, [r2, #16]
 8001c02:	0212      	lsls	r2, r2, #8
 8001c04:	430a      	orrs	r2, r1
 8001c06:	619a      	str	r2, [r3, #24]
    }
    break;
 8001c08:	e041      	b.n	8001c8e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	68b9      	ldr	r1, [r7, #8]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f000 f98b 	bl	8001f2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	68fa      	ldr	r2, [r7, #12]
 8001c1c:	6812      	ldr	r2, [r2, #0]
 8001c1e:	69d2      	ldr	r2, [r2, #28]
 8001c20:	f042 0208 	orr.w	r2, r2, #8
 8001c24:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	68fa      	ldr	r2, [r7, #12]
 8001c2c:	6812      	ldr	r2, [r2, #0]
 8001c2e:	69d2      	ldr	r2, [r2, #28]
 8001c30:	f022 0204 	bic.w	r2, r2, #4
 8001c34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	69d1      	ldr	r1, [r2, #28]
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	6912      	ldr	r2, [r2, #16]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	61da      	str	r2, [r3, #28]
    }
    break;
 8001c48:	e021      	b.n	8001c8e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	68b9      	ldr	r1, [r7, #8]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f000 f9db 	bl	800200c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	6812      	ldr	r2, [r2, #0]
 8001c5e:	69d2      	ldr	r2, [r2, #28]
 8001c60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c64:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	6812      	ldr	r2, [r2, #0]
 8001c6e:	69d2      	ldr	r2, [r2, #28]
 8001c70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	6812      	ldr	r2, [r2, #0]
 8001c7e:	69d1      	ldr	r1, [r2, #28]
 8001c80:	68ba      	ldr	r2, [r7, #8]
 8001c82:	6912      	ldr	r2, [r2, #16]
 8001c84:	0212      	lsls	r2, r2, #8
 8001c86:	430a      	orrs	r2, r1
 8001c88:	61da      	str	r2, [r3, #28]
    }
    break;
 8001c8a:	e000      	b.n	8001c8e <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8001c8c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2201      	movs	r2, #1
 8001c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a2a      	ldr	r2, [pc, #168]	; (8001d68 <TIM_Base_SetConfig+0xc0>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d00b      	beq.n	8001cdc <TIM_Base_SetConfig+0x34>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cca:	d007      	beq.n	8001cdc <TIM_Base_SetConfig+0x34>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a27      	ldr	r2, [pc, #156]	; (8001d6c <TIM_Base_SetConfig+0xc4>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d003      	beq.n	8001cdc <TIM_Base_SetConfig+0x34>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a26      	ldr	r2, [pc, #152]	; (8001d70 <TIM_Base_SetConfig+0xc8>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d108      	bne.n	8001cee <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ce2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	68fa      	ldr	r2, [r7, #12]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a1d      	ldr	r2, [pc, #116]	; (8001d68 <TIM_Base_SetConfig+0xc0>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d00b      	beq.n	8001d0e <TIM_Base_SetConfig+0x66>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cfc:	d007      	beq.n	8001d0e <TIM_Base_SetConfig+0x66>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a1a      	ldr	r2, [pc, #104]	; (8001d6c <TIM_Base_SetConfig+0xc4>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d003      	beq.n	8001d0e <TIM_Base_SetConfig+0x66>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a19      	ldr	r2, [pc, #100]	; (8001d70 <TIM_Base_SetConfig+0xc8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d108      	bne.n	8001d20 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d26:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	695b      	ldr	r3, [r3, #20]
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	68fa      	ldr	r2, [r7, #12]
 8001d36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	689a      	ldr	r2, [r3, #8]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4a07      	ldr	r2, [pc, #28]	; (8001d68 <TIM_Base_SetConfig+0xc0>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d103      	bne.n	8001d58 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	691a      	ldr	r2, [r3, #16]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	615a      	str	r2, [r3, #20]
}
 8001d5e:	bf00      	nop
 8001d60:	3714      	adds	r7, #20
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr
 8001d68:	40012c00 	.word	0x40012c00
 8001d6c:	40000400 	.word	0x40000400
 8001d70:	40000800 	.word	0x40000800

08001d74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b087      	sub	sp, #28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001d82:	2300      	movs	r3, #0
 8001d84:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001d86:	2300      	movs	r3, #0
 8001d88:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	f023 0201 	bic.w	r2, r3, #1
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	699b      	ldr	r3, [r3, #24]
 8001da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f023 0303 	bic.w	r3, r3, #3
 8001db6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	f023 0302 	bic.w	r3, r3, #2
 8001dc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	697a      	ldr	r2, [r7, #20]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a1c      	ldr	r2, [pc, #112]	; (8001e48 <TIM_OC1_SetConfig+0xd4>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d10c      	bne.n	8001df6 <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	f023 0308 	bic.w	r3, r3, #8
 8001de2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	f023 0304 	bic.w	r3, r3, #4
 8001df4:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a13      	ldr	r2, [pc, #76]	; (8001e48 <TIM_OC1_SetConfig+0xd4>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d111      	bne.n	8001e22 <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	695b      	ldr	r3, [r3, #20]
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685a      	ldr	r2, [r3, #4]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	697a      	ldr	r2, [r7, #20]
 8001e3a:	621a      	str	r2, [r3, #32]
}
 8001e3c:	bf00      	nop
 8001e3e:	371c      	adds	r7, #28
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bc80      	pop	{r7}
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	40012c00 	.word	0x40012c00

08001e4c <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b087      	sub	sp, #28
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001e56:	2300      	movs	r3, #0
 8001e58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a1b      	ldr	r3, [r3, #32]
 8001e66:	f023 0210 	bic.w	r2, r3, #16
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001e86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	021b      	lsls	r3, r3, #8
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	f023 0320 	bic.w	r3, r3, #32
 8001ea2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	011b      	lsls	r3, r3, #4
 8001eaa:	697a      	ldr	r2, [r7, #20]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a1d      	ldr	r2, [pc, #116]	; (8001f28 <TIM_OC2_SetConfig+0xdc>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d10d      	bne.n	8001ed4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ebe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	011b      	lsls	r3, r3, #4
 8001ec6:	697a      	ldr	r2, [r7, #20]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001ed2:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4a14      	ldr	r2, [pc, #80]	; (8001f28 <TIM_OC2_SetConfig+0xdc>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d113      	bne.n	8001f04 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ee2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001eea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	695b      	ldr	r3, [r3, #20]
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	68fa      	ldr	r2, [r7, #12]
 8001f0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	621a      	str	r2, [r3, #32]
}
 8001f1e:	bf00      	nop
 8001f20:	371c      	adds	r7, #28
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr
 8001f28:	40012c00 	.word	0x40012c00

08001f2c <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b087      	sub	sp, #28
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a1b      	ldr	r3, [r3, #32]
 8001f46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a1b      	ldr	r3, [r3, #32]
 8001f52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f023 0303 	bic.w	r3, r3, #3
 8001f6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001f80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	021b      	lsls	r3, r3, #8
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a1d      	ldr	r2, [pc, #116]	; (8002008 <TIM_OC3_SetConfig+0xdc>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d10d      	bne.n	8001fb2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001f9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	021b      	lsls	r3, r3, #8
 8001fa4:	697a      	ldr	r2, [r7, #20]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001fb0:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a14      	ldr	r2, [pc, #80]	; (8002008 <TIM_OC3_SetConfig+0xdc>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d113      	bne.n	8001fe2 <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001fc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001fc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	695b      	ldr	r3, [r3, #20]
 8001fce:	011b      	lsls	r3, r3, #4
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	011b      	lsls	r3, r3, #4
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	693a      	ldr	r2, [r7, #16]
 8001fe6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	697a      	ldr	r2, [r7, #20]
 8001ffa:	621a      	str	r2, [r3, #32]
}
 8001ffc:	bf00      	nop
 8001ffe:	371c      	adds	r7, #28
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	40012c00 	.word	0x40012c00

0800200c <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800200c:	b480      	push	{r7}
 800200e:	b087      	sub	sp, #28
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002016:	2300      	movs	r3, #0
 8002018:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a1b      	ldr	r3, [r3, #32]
 8002026:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	69db      	ldr	r3, [r3, #28]
 800203e:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002046:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800204e:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	021b      	lsls	r3, r3, #8
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	4313      	orrs	r3, r2
 800205a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002062:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	031b      	lsls	r3, r3, #12
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	4313      	orrs	r3, r2
 800206e:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a0f      	ldr	r2, [pc, #60]	; (80020b0 <TIM_OC4_SetConfig+0xa4>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d109      	bne.n	800208c <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800207e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	695b      	ldr	r3, [r3, #20]
 8002084:	019b      	lsls	r3, r3, #6
 8002086:	697a      	ldr	r2, [r7, #20]
 8002088:	4313      	orrs	r3, r2
 800208a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	621a      	str	r2, [r3, #32]
}
 80020a6:	bf00      	nop
 80020a8:	371c      	adds	r7, #28
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr
 80020b0:	40012c00 	.word	0x40012c00

080020b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 80020be:	2300      	movs	r3, #0
 80020c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d101      	bne.n	80020d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80020cc:	2302      	movs	r3, #2
 80020ce:	e044      	b.n	800215a <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	4313      	orrs	r3, r2
 8002100:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4313      	orrs	r3, r2
 800210e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	4313      	orrs	r3, r2
 800211c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	695b      	ldr	r3, [r3, #20]
 8002128:	4313      	orrs	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	4313      	orrs	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	699b      	ldr	r3, [r3, #24]
 8002144:	4313      	orrs	r3, r2
 8002146:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3714      	adds	r7, #20
 800215e:	46bd      	mov	sp, r7
 8002160:	bc80      	pop	{r7}
 8002162:	4770      	bx	lr

08002164 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002174:	2b01      	cmp	r3, #1
 8002176:	d101      	bne.n	800217c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002178:	2302      	movs	r3, #2
 800217a:	e032      	b.n	80021e2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2202      	movs	r2, #2
 8002188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	6852      	ldr	r2, [r2, #4]
 8002196:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800219a:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	6812      	ldr	r2, [r2, #0]
 80021a4:	6851      	ldr	r1, [r2, #4]
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	6812      	ldr	r2, [r2, #0]
 80021aa:	430a      	orrs	r2, r1
 80021ac:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	6892      	ldr	r2, [r2, #8]
 80021b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021bc:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	6812      	ldr	r2, [r2, #0]
 80021c6:	6891      	ldr	r1, [r2, #8]
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	6852      	ldr	r2, [r2, #4]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bc80      	pop	{r7}
 80021ea:	4770      	bx	lr

080021ec <OledSetCursor>:
**		is clamped to be on the display.
*/

void
OledSetCursor(int xch, int ych)
	{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]

	/* Clamp the specified location to the display surface
	*/
	if (xch >= xchOledMax) {
 80021f6:	4b14      	ldr	r3, [pc, #80]	; (8002248 <OledSetCursor+0x5c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	db03      	blt.n	8002208 <OledSetCursor+0x1c>
		xch = xchOledMax-1;
 8002200:	4b11      	ldr	r3, [pc, #68]	; (8002248 <OledSetCursor+0x5c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	3b01      	subs	r3, #1
 8002206:	607b      	str	r3, [r7, #4]
	}

	if (ych >= ychOledMax) {
 8002208:	4b10      	ldr	r3, [pc, #64]	; (800224c <OledSetCursor+0x60>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	683a      	ldr	r2, [r7, #0]
 800220e:	429a      	cmp	r2, r3
 8002210:	db03      	blt.n	800221a <OledSetCursor+0x2e>
		ych = ychOledMax-1;
 8002212:	4b0e      	ldr	r3, [pc, #56]	; (800224c <OledSetCursor+0x60>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	3b01      	subs	r3, #1
 8002218:	603b      	str	r3, [r7, #0]
	}

	/* Save the given character location.
	*/
	xchOledCur = xch;
 800221a:	4a0d      	ldr	r2, [pc, #52]	; (8002250 <OledSetCursor+0x64>)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6013      	str	r3, [r2, #0]
	ychOledCur = ych;
 8002220:	4a0c      	ldr	r2, [pc, #48]	; (8002254 <OledSetCursor+0x68>)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	6013      	str	r3, [r2, #0]

	/* Convert the character location to a frame buffer address.
	*/
	OledMoveTo(xch*dxcoOledFontCur, ych*dycoOledFontCur);
 8002226:	4b0c      	ldr	r3, [pc, #48]	; (8002258 <OledSetCursor+0x6c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	fb02 f003 	mul.w	r0, r2, r3
 8002230:	4b0a      	ldr	r3, [pc, #40]	; (800225c <OledSetCursor+0x70>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	683a      	ldr	r2, [r7, #0]
 8002236:	fb02 f303 	mul.w	r3, r2, r3
 800223a:	4619      	mov	r1, r3
 800223c:	f000 fa0e 	bl	800265c <OledMoveTo>

}
 8002240:	bf00      	nop
 8002242:	3708      	adds	r7, #8
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	2000020c 	.word	0x2000020c
 800224c:	2000031c 	.word	0x2000031c
 8002250:	20000210 	.word	0x20000210
 8002254:	20000214 	.word	0x20000214
 8002258:	20000538 	.word	0x20000538
 800225c:	20000534 	.word	0x20000534

08002260 <OledPutString>:
**		display and advance the cursor.
*/

void
OledPutString(char * sz)
	{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]

	while (*sz != '\0') {
 8002268:	e009      	b.n	800227e <OledPutString+0x1e>
		OledDrawGlyph(*sz);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	4618      	mov	r0, r3
 8002270:	f000 f816 	bl	80022a0 <OledDrawGlyph>
		OledAdvanceCursor();
 8002274:	f000 f856 	bl	8002324 <OledAdvanceCursor>
		sz += 1;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	3301      	adds	r3, #1
 800227c:	607b      	str	r3, [r7, #4]
	while (*sz != '\0') {
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f1      	bne.n	800226a <OledPutString+0xa>
	}

	if (fOledCharUpdate) {
 8002286:	4b05      	ldr	r3, [pc, #20]	; (800229c <OledPutString+0x3c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <OledPutString+0x32>
		OledUpdate();
 800228e:	f000 f967 	bl	8002560 <OledUpdate>
	}

}
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	2000053c 	.word	0x2000053c

080022a0 <OledDrawGlyph>:
**		current drawing position in the display buffer.
*/

void
OledDrawGlyph(char ch)
	{
 80022a0:	b480      	push	{r7}
 80022a2:	b087      	sub	sp, #28
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	71fb      	strb	r3, [r7, #7]
	uint8_t *	pbFont;
	uint8_t *	pbBmp;
	int		ib;

	if ((ch & 0x80) != 0) {
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	db2b      	blt.n	800230a <OledDrawGlyph+0x6a>
		return;
	}

	if (ch < chOledUserMax) {
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	2b1f      	cmp	r3, #31
 80022b6:	d806      	bhi.n	80022c6 <OledDrawGlyph+0x26>
		pbFont = pbOledFontUser + ch*cbOledChar;
 80022b8:	4b16      	ldr	r3, [pc, #88]	; (8002314 <OledDrawGlyph+0x74>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	79fa      	ldrb	r2, [r7, #7]
 80022be:	00d2      	lsls	r2, r2, #3
 80022c0:	4413      	add	r3, r2
 80022c2:	617b      	str	r3, [r7, #20]
 80022c4:	e00a      	b.n	80022dc <OledDrawGlyph+0x3c>
	}
	else if ((ch & 0x80) == 0) {
 80022c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	db06      	blt.n	80022dc <OledDrawGlyph+0x3c>
		pbFont = pbOledFontCur + (ch-chOledUserMax) * cbOledChar;
 80022ce:	4b12      	ldr	r3, [pc, #72]	; (8002318 <OledDrawGlyph+0x78>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	79fa      	ldrb	r2, [r7, #7]
 80022d4:	3a20      	subs	r2, #32
 80022d6:	00d2      	lsls	r2, r2, #3
 80022d8:	4413      	add	r3, r2
 80022da:	617b      	str	r3, [r7, #20]
	}

	pbBmp = pbOledCur;
 80022dc:	4b0f      	ldr	r3, [pc, #60]	; (800231c <OledDrawGlyph+0x7c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	613b      	str	r3, [r7, #16]

	for (ib = 0; ib < dxcoOledFontCur; ib++) {
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	e00a      	b.n	80022fe <OledDrawGlyph+0x5e>
		*pbBmp++ = *pbFont++;
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	1c5a      	adds	r2, r3, #1
 80022ec:	613a      	str	r2, [r7, #16]
 80022ee:	697a      	ldr	r2, [r7, #20]
 80022f0:	1c51      	adds	r1, r2, #1
 80022f2:	6179      	str	r1, [r7, #20]
 80022f4:	7812      	ldrb	r2, [r2, #0]
 80022f6:	701a      	strb	r2, [r3, #0]
	for (ib = 0; ib < dxcoOledFontCur; ib++) {
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	3301      	adds	r3, #1
 80022fc:	60fb      	str	r3, [r7, #12]
 80022fe:	4b08      	ldr	r3, [pc, #32]	; (8002320 <OledDrawGlyph+0x80>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	68fa      	ldr	r2, [r7, #12]
 8002304:	429a      	cmp	r2, r3
 8002306:	dbef      	blt.n	80022e8 <OledDrawGlyph+0x48>
 8002308:	e000      	b.n	800230c <OledDrawGlyph+0x6c>
		return;
 800230a:	bf00      	nop
	}

}
 800230c:	371c      	adds	r7, #28
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr
 8002314:	20000544 	.word	0x20000544
 8002318:	20000530 	.word	0x20000530
 800231c:	20000528 	.word	0x20000528
 8002320:	20000538 	.word	0x20000538

08002324 <OledAdvanceCursor>:
**		end of the display.
*/

void
OledAdvanceCursor()
	{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0

	xchOledCur += 1;
 8002328:	4b12      	ldr	r3, [pc, #72]	; (8002374 <OledAdvanceCursor+0x50>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	3301      	adds	r3, #1
 800232e:	4a11      	ldr	r2, [pc, #68]	; (8002374 <OledAdvanceCursor+0x50>)
 8002330:	6013      	str	r3, [r2, #0]
	if (xchOledCur >= xchOledMax) {
 8002332:	4b10      	ldr	r3, [pc, #64]	; (8002374 <OledAdvanceCursor+0x50>)
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	4b10      	ldr	r3, [pc, #64]	; (8002378 <OledAdvanceCursor+0x54>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	db07      	blt.n	800234e <OledAdvanceCursor+0x2a>
		xchOledCur = 0;
 800233e:	4b0d      	ldr	r3, [pc, #52]	; (8002374 <OledAdvanceCursor+0x50>)
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
		ychOledCur += 1;
 8002344:	4b0d      	ldr	r3, [pc, #52]	; (800237c <OledAdvanceCursor+0x58>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	3301      	adds	r3, #1
 800234a:	4a0c      	ldr	r2, [pc, #48]	; (800237c <OledAdvanceCursor+0x58>)
 800234c:	6013      	str	r3, [r2, #0]
	}
	if (ychOledCur >= ychOledMax) {
 800234e:	4b0b      	ldr	r3, [pc, #44]	; (800237c <OledAdvanceCursor+0x58>)
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	4b0b      	ldr	r3, [pc, #44]	; (8002380 <OledAdvanceCursor+0x5c>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	429a      	cmp	r2, r3
 8002358:	db02      	blt.n	8002360 <OledAdvanceCursor+0x3c>
		ychOledCur = 0;
 800235a:	4b08      	ldr	r3, [pc, #32]	; (800237c <OledAdvanceCursor+0x58>)
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
	}

	OledSetCursor(xchOledCur, ychOledCur);
 8002360:	4b04      	ldr	r3, [pc, #16]	; (8002374 <OledAdvanceCursor+0x50>)
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	4b05      	ldr	r3, [pc, #20]	; (800237c <OledAdvanceCursor+0x58>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4619      	mov	r1, r3
 800236a:	4610      	mov	r0, r2
 800236c:	f7ff ff3e 	bl	80021ec <OledSetCursor>

}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}
 8002374:	20000210 	.word	0x20000210
 8002378:	2000020c 	.word	0x2000020c
 800237c:	20000214 	.word	0x20000214
 8002380:	2000031c 	.word	0x2000031c

08002384 <OledInit>:
**		Initialize the OLED display subsystem.
*/

void
OledInit()
	{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0

	/* Init the PIC32 peripherals used to talk to the display.
	*/
	OledHostInit();
 8002388:	f000 f808 	bl	800239c <OledHostInit>

	/* Init the memory variables used to control access to the
	** display.
	*/
	OledDvrInit();
 800238c:	f000 f828 	bl	80023e0 <OledDvrInit>

	/* Init the OLED display hardware.
	*/
	OledDevInit();
 8002390:	f000 f87e 	bl	8002490 <OledDevInit>

	/* Clear the display.
	*/
	OledClear();
 8002394:	f000 f8bf 	bl	8002516 <OledClear>

}
 8002398:	bf00      	nop
 800239a:	bd80      	pop	{r7, pc}

0800239c <OledHostInit>:
**		SPI2. This needs to be generalized.
*/

void
OledHostInit()
	{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0

	//pinMode(DataCmd, OUTPUT);
	//pinMode(VbatCtrl, OUTPUT);
	//pinMode(VddCtrl, OUTPUT);

	digitalWrite(DataCmd, HIGH);
 80023a0:	2302      	movs	r3, #2
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	2101      	movs	r1, #1
 80023a6:	4618      	mov	r0, r3
 80023a8:	f000 f944 	bl	8002634 <digitalWrite>
	digitalWrite(VbatCtrl, HIGH);
 80023ac:	2308      	movs	r3, #8
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	2101      	movs	r1, #1
 80023b2:	4618      	mov	r0, r3
 80023b4:	f000 f93e 	bl	8002634 <digitalWrite>
	digitalWrite(VddCtrl, HIGH);
 80023b8:	2310      	movs	r3, #16
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	2101      	movs	r1, #1
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f938 	bl	8002634 <digitalWrite>

	// pinMode(Reset, OUTPUT);
	digitalWrite(Reset, HIGH);
 80023c4:	2304      	movs	r3, #4
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	2101      	movs	r1, #1
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 f932 	bl	8002634 <digitalWrite>


	digitalWrite(ChipSelect, LOW); //spiCon.setSelect(LOW);
 80023d0:	2301      	movs	r3, #1
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	2100      	movs	r1, #0
 80023d6:	4618      	mov	r0, r3
 80023d8:	f000 f92c 	bl	8002634 <digitalWrite>

}
 80023dc:	bf00      	nop
 80023de:	bd80      	pop	{r7, pc}

080023e0 <OledDvrInit>:
**		Initialize the OLED software system
*/

void
OledDvrInit()
	{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
	int		ib;

	/* Init the parameters for the default font
	*/
	dxcoOledFontCur = cbOledChar;
 80023e6:	4b1e      	ldr	r3, [pc, #120]	; (8002460 <OledDvrInit+0x80>)
 80023e8:	2208      	movs	r2, #8
 80023ea:	601a      	str	r2, [r3, #0]
	dycoOledFontCur = 8;
 80023ec:	4b1d      	ldr	r3, [pc, #116]	; (8002464 <OledDvrInit+0x84>)
 80023ee:	2208      	movs	r2, #8
 80023f0:	601a      	str	r2, [r3, #0]
	pbOledFontCur = (uint8_t*)rgbOledFont0;
 80023f2:	4b1d      	ldr	r3, [pc, #116]	; (8002468 <OledDvrInit+0x88>)
 80023f4:	4a1d      	ldr	r2, [pc, #116]	; (800246c <OledDvrInit+0x8c>)
 80023f6:	601a      	str	r2, [r3, #0]
	pbOledFontUser = rgbOledFontUser;
 80023f8:	4b1d      	ldr	r3, [pc, #116]	; (8002470 <OledDvrInit+0x90>)
 80023fa:	4a1e      	ldr	r2, [pc, #120]	; (8002474 <OledDvrInit+0x94>)
 80023fc:	601a      	str	r2, [r3, #0]

	for (ib = 0; ib < cbOledFontUser; ib++) {
 80023fe:	2300      	movs	r3, #0
 8002400:	607b      	str	r3, [r7, #4]
 8002402:	e007      	b.n	8002414 <OledDvrInit+0x34>
		rgbOledFontUser[ib] = 0;
 8002404:	4a1b      	ldr	r2, [pc, #108]	; (8002474 <OledDvrInit+0x94>)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4413      	add	r3, r2
 800240a:	2200      	movs	r2, #0
 800240c:	701a      	strb	r2, [r3, #0]
	for (ib = 0; ib < cbOledFontUser; ib++) {
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	3301      	adds	r3, #1
 8002412:	607b      	str	r3, [r7, #4]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2bff      	cmp	r3, #255	; 0xff
 8002418:	ddf4      	ble.n	8002404 <OledDvrInit+0x24>
	}

	xchOledMax = ccolOledMax / dxcoOledFontCur;
 800241a:	4b11      	ldr	r3, [pc, #68]	; (8002460 <OledDvrInit+0x80>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2280      	movs	r2, #128	; 0x80
 8002420:	fb92 f3f3 	sdiv	r3, r2, r3
 8002424:	4a14      	ldr	r2, [pc, #80]	; (8002478 <OledDvrInit+0x98>)
 8002426:	6013      	str	r3, [r2, #0]
	ychOledMax = crowOledMax / dycoOledFontCur;
 8002428:	4b0e      	ldr	r3, [pc, #56]	; (8002464 <OledDvrInit+0x84>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2220      	movs	r2, #32
 800242e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002432:	4a12      	ldr	r2, [pc, #72]	; (800247c <OledDvrInit+0x9c>)
 8002434:	6013      	str	r3, [r2, #0]

	/* Set the default character cursor position.
	*/
	OledSetCursor(0, 0);
 8002436:	2100      	movs	r1, #0
 8002438:	2000      	movs	r0, #0
 800243a:	f7ff fed7 	bl	80021ec <OledSetCursor>

	/* Set the default foreground draw color and fill pattern
	*/
	clrOledCur = 0x01;
 800243e:	4b10      	ldr	r3, [pc, #64]	; (8002480 <OledDvrInit+0xa0>)
 8002440:	2201      	movs	r2, #1
 8002442:	701a      	strb	r2, [r3, #0]
	pbOledPatCur = (uint8_t*)rgbFillPat;
 8002444:	4b0f      	ldr	r3, [pc, #60]	; (8002484 <OledDvrInit+0xa4>)
 8002446:	4a10      	ldr	r2, [pc, #64]	; (8002488 <OledDvrInit+0xa8>)
 8002448:	601a      	str	r2, [r3, #0]
	OledSetDrawMode(modOledSet);
 800244a:	2000      	movs	r0, #0
 800244c:	f000 f938 	bl	80026c0 <OledSetDrawMode>

	/* Default the character routines to automaticall
	** update the display.
	*/
	fOledCharUpdate = 1;
 8002450:	4b0e      	ldr	r3, [pc, #56]	; (800248c <OledDvrInit+0xac>)
 8002452:	2201      	movs	r2, #1
 8002454:	601a      	str	r2, [r3, #0]

}
 8002456:	bf00      	nop
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000538 	.word	0x20000538
 8002464:	20000534 	.word	0x20000534
 8002468:	20000530 	.word	0x20000530
 800246c:	08003abc 	.word	0x08003abc
 8002470:	20000544 	.word	0x20000544
 8002474:	20000218 	.word	0x20000218
 8002478:	2000020c 	.word	0x2000020c
 800247c:	2000031c 	.word	0x2000031c
 8002480:	20000540 	.word	0x20000540
 8002484:	2000052c 	.word	0x2000052c
 8002488:	08003dbc 	.word	0x08003dbc
 800248c:	2000053c 	.word	0x2000053c

08002490 <OledDevInit>:
**		Initialize the OLED display controller and turn the display on.
*/

void
OledDevInit()
	{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0

	/* We're going to be sending commands, so clear the Data/Cmd bit
	*/
	digitalWrite(DataCmd, LOW);
 8002494:	2302      	movs	r3, #2
 8002496:	b29b      	uxth	r3, r3
 8002498:	2100      	movs	r1, #0
 800249a:	4618      	mov	r0, r3
 800249c:	f000 f8ca 	bl	8002634 <digitalWrite>

	/* Start by turning VDD on and wait a while for the power to come up.
	*/
	digitalWrite(VddCtrl, LOW);
 80024a0:	2310      	movs	r3, #16
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	2100      	movs	r1, #0
 80024a6:	4618      	mov	r0, r3
 80024a8:	f000 f8c4 	bl	8002634 <digitalWrite>
	HAL_Delay(1);
 80024ac:	2001      	movs	r0, #1
 80024ae:	f7fd fe97 	bl	80001e0 <HAL_Delay>
	//delay(1);

	/* Display off command
	*/
	Spi2PutByte(cmdOledDisplayOff);
 80024b2:	20ae      	movs	r0, #174	; 0xae
 80024b4:	f000 f8aa 	bl	800260c <Spi2PutByte>

	/* Bring Reset low and then high
	*/
	digitalWrite(Reset, LOW);
 80024b8:	2304      	movs	r3, #4
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	2100      	movs	r1, #0
 80024be:	4618      	mov	r0, r3
 80024c0:	f000 f8b8 	bl	8002634 <digitalWrite>
	//delay(1);
	digitalWrite(Reset, HIGH);
 80024c4:	2304      	movs	r3, #4
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	2101      	movs	r1, #1
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 f8b2 	bl	8002634 <digitalWrite>

	/* Send the Set Charge Pump and Set Pre-Charge Period commands
	*/
	Spi2PutByte(0x8D);		//From Univision data sheet, not in SSD1306 data sheet
 80024d0:	208d      	movs	r0, #141	; 0x8d
 80024d2:	f000 f89b 	bl	800260c <Spi2PutByte>
	Spi2PutByte(0x14);
 80024d6:	2014      	movs	r0, #20
 80024d8:	f000 f898 	bl	800260c <Spi2PutByte>

	Spi2PutByte(0xD9);		//From Univision data sheet, not in SSD1306 data sheet
 80024dc:	20d9      	movs	r0, #217	; 0xd9
 80024de:	f000 f895 	bl	800260c <Spi2PutByte>
	Spi2PutByte(0xF1);
 80024e2:	20f1      	movs	r0, #241	; 0xf1
 80024e4:	f000 f892 	bl	800260c <Spi2PutByte>

	/* Turn on VCC and wait 100ms
	*/
	digitalWrite(VbatCtrl, LOW);
 80024e8:	2308      	movs	r3, #8
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	2100      	movs	r1, #0
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 f8a0 	bl	8002634 <digitalWrite>
	// delay(100);

	/* Send the commands to invert the display.
	*/
	Spi2PutByte(cmdOledSegRemap);		//remap columns
 80024f4:	20a1      	movs	r0, #161	; 0xa1
 80024f6:	f000 f889 	bl	800260c <Spi2PutByte>
	Spi2PutByte(cmdOledComDir);			//remap the rows
 80024fa:	20c8      	movs	r0, #200	; 0xc8
 80024fc:	f000 f886 	bl	800260c <Spi2PutByte>

	/* Send the commands to select sequential COM configuration
	*/
	Spi2PutByte(cmdOledComConfig);		//set COM configuration command
 8002500:	20da      	movs	r0, #218	; 0xda
 8002502:	f000 f883 	bl	800260c <Spi2PutByte>
	Spi2PutByte(0x20);					//sequential COM, left/right remap enabled
 8002506:	2020      	movs	r0, #32
 8002508:	f000 f880 	bl	800260c <Spi2PutByte>

	/* Send Display On command
	*/
	Spi2PutByte(cmdOledDisplayOn);
 800250c:	20af      	movs	r0, #175	; 0xaf
 800250e:	f000 f87d 	bl	800260c <Spi2PutByte>

}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}

08002516 <OledClear>:
**		updates the display.
*/

void
OledClear()
	{
 8002516:	b580      	push	{r7, lr}
 8002518:	af00      	add	r7, sp, #0

	OledClearBuffer();
 800251a:	f000 f805 	bl	8002528 <OledClearBuffer>
	OledUpdate();
 800251e:	f000 f81f 	bl	8002560 <OledUpdate>

}
 8002522:	bf00      	nop
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <OledClearBuffer>:
**		Clear the display memory buffer.
*/

void
OledClearBuffer()
	{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
	int			ib;
	uint8_t *		pb;

	pb = rgbOledBmp;
 800252e:	4b0b      	ldr	r3, [pc, #44]	; (800255c <OledClearBuffer+0x34>)
 8002530:	603b      	str	r3, [r7, #0]

	/* Fill the memory buffer with 0.
	*/
	for (ib = 0; ib < cbOledDispMax; ib++) {
 8002532:	2300      	movs	r3, #0
 8002534:	607b      	str	r3, [r7, #4]
 8002536:	e007      	b.n	8002548 <OledClearBuffer+0x20>
		*pb++ = 0x00;
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	1c5a      	adds	r2, r3, #1
 800253c:	603a      	str	r2, [r7, #0]
 800253e:	2200      	movs	r2, #0
 8002540:	701a      	strb	r2, [r3, #0]
	for (ib = 0; ib < cbOledDispMax; ib++) {
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	3301      	adds	r3, #1
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800254e:	dbf3      	blt.n	8002538 <OledClearBuffer+0x10>
	}

}
 8002550:	bf00      	nop
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	20000324 	.word	0x20000324

08002560 <OledUpdate>:
**		Update the OLED display with the contents of the memory buffer
*/

void
OledUpdate()
	{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
	int		ipag;
	int		icol;
	uint8_t *	pb;

	pb = rgbOledBmp;
 8002566:	4b18      	ldr	r3, [pc, #96]	; (80025c8 <OledUpdate+0x68>)
 8002568:	603b      	str	r3, [r7, #0]

	for (ipag = 0; ipag < cpagOledMax; ipag++) {
 800256a:	2300      	movs	r3, #0
 800256c:	607b      	str	r3, [r7, #4]
 800256e:	e023      	b.n	80025b8 <OledUpdate+0x58>

		digitalWrite(DataCmd, LOW);
 8002570:	2302      	movs	r3, #2
 8002572:	b29b      	uxth	r3, r3
 8002574:	2100      	movs	r1, #0
 8002576:	4618      	mov	r0, r3
 8002578:	f000 f85c 	bl	8002634 <digitalWrite>

		/* Set the page address
		*/
		Spi2PutByte(0x22);		//Set page command
 800257c:	2022      	movs	r0, #34	; 0x22
 800257e:	f000 f845 	bl	800260c <Spi2PutByte>
		Spi2PutByte(ipag);		//page number
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	b2db      	uxtb	r3, r3
 8002586:	4618      	mov	r0, r3
 8002588:	f000 f840 	bl	800260c <Spi2PutByte>

		/* Start at the left column
		*/
		Spi2PutByte(0x00);		//set low nybble of column
 800258c:	2000      	movs	r0, #0
 800258e:	f000 f83d 	bl	800260c <Spi2PutByte>
		Spi2PutByte(0x10);		//set high nybble of column
 8002592:	2010      	movs	r0, #16
 8002594:	f000 f83a 	bl	800260c <Spi2PutByte>

		digitalWrite(DataCmd, HIGH);
 8002598:	2302      	movs	r3, #2
 800259a:	b29b      	uxth	r3, r3
 800259c:	2101      	movs	r1, #1
 800259e:	4618      	mov	r0, r3
 80025a0:	f000 f848 	bl	8002634 <digitalWrite>

		/* Copy this memory page of display data.
		*/
		OledPutBuffer(ccolOledMax, pb);
 80025a4:	6839      	ldr	r1, [r7, #0]
 80025a6:	2080      	movs	r0, #128	; 0x80
 80025a8:	f000 f810 	bl	80025cc <OledPutBuffer>
		pb += ccolOledMax;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	3380      	adds	r3, #128	; 0x80
 80025b0:	603b      	str	r3, [r7, #0]
	for (ipag = 0; ipag < cpagOledMax; ipag++) {
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3301      	adds	r3, #1
 80025b6:	607b      	str	r3, [r7, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b03      	cmp	r3, #3
 80025bc:	ddd8      	ble.n	8002570 <OledUpdate+0x10>

	}

}
 80025be:	bf00      	nop
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000324 	.word	0x20000324

080025cc <OledPutBuffer>:
**		Send the bytes specified in rgbTx to the slave and return
**		the bytes read from the slave in rgbRx
*/
void
OledPutBuffer(int cb, uint8_t * rgbTx)
	{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
	int		ib;
	uint8_t	bTmp;

	/* Write/Read the data
	*/
	for (ib = 0; ib < cb; ib++) {
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]
 80025da:	e00c      	b.n	80025f6 <OledPutBuffer+0x2a>

	    HAL_SPI_Transmit(&hspi1, rgbTx, 1, HAL_MAX_DELAY);
 80025dc:	f04f 33ff 	mov.w	r3, #4294967295
 80025e0:	2201      	movs	r2, #1
 80025e2:	6839      	ldr	r1, [r7, #0]
 80025e4:	4808      	ldr	r0, [pc, #32]	; (8002608 <OledPutBuffer+0x3c>)
 80025e6:	f7ff f847 	bl	8001678 <HAL_SPI_Transmit>
	    rgbTx++;
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	3301      	adds	r3, #1
 80025ee:	603b      	str	r3, [r7, #0]
	for (ib = 0; ib < cb; ib++) {
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	3301      	adds	r3, #1
 80025f4:	60fb      	str	r3, [r7, #12]
 80025f6:	68fa      	ldr	r2, [r7, #12]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	dbee      	blt.n	80025dc <OledPutBuffer+0x10>
		//bTmp = spiCon.transfer(*rgbTx++);

	}

}
 80025fe:	bf00      	nop
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	2000059c 	.word	0x2000059c

0800260c <Spi2PutByte>:
**	Description:
**		Write/Read a byte on SPI port 2
*/
uint8_t
Spi2PutByte(uint8_t bVal)
	{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	4603      	mov	r3, r0
 8002614:	71fb      	strb	r3, [r7, #7]
	uint8_t	bRx;

    HAL_SPI_Transmit(&hspi1, &bVal, 1, HAL_MAX_DELAY);
 8002616:	1df9      	adds	r1, r7, #7
 8002618:	f04f 33ff 	mov.w	r3, #4294967295
 800261c:	2201      	movs	r2, #1
 800261e:	4804      	ldr	r0, [pc, #16]	; (8002630 <Spi2PutByte+0x24>)
 8002620:	f7ff f82a 	bl	8001678 <HAL_SPI_Transmit>

	// bRx = spiCon.transfer(bVal);
	
	//return bRx;
}
 8002624:	bf00      	nop
 8002626:	4618      	mov	r0, r3
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	2000059c 	.word	0x2000059c

08002634 <digitalWrite>:

void digitalWrite(uint16_t mypin, unsigned char cLevel){
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	460a      	mov	r2, r1
 800263e:	80fb      	strh	r3, [r7, #6]
 8002640:	4613      	mov	r3, r2
 8002642:	717b      	strb	r3, [r7, #5]
	
	
	HAL_GPIO_WritePin(GPIOA, mypin, cLevel);
 8002644:	797a      	ldrb	r2, [r7, #5]
 8002646:	88fb      	ldrh	r3, [r7, #6]
 8002648:	4619      	mov	r1, r3
 800264a:	4803      	ldr	r0, [pc, #12]	; (8002658 <digitalWrite+0x24>)
 800264c:	f7fe fb64 	bl	8000d18 <HAL_GPIO_WritePin>

	
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	40010800 	.word	0x40010800

0800265c <OledMoveTo>:
**		Set the current graphics drawing position.
*/

void
OledMoveTo(int xco, int yco)
	{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]

	/* Clamp the specified coordinates to the display surface
	*/
	xco = OledClampXco(xco);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f8c5 	bl	80027f6 <OledClampXco>
 800266c:	6078      	str	r0, [r7, #4]
	yco = OledClampYco(yco);
 800266e:	6838      	ldr	r0, [r7, #0]
 8002670:	f000 f8d5 	bl	800281e <OledClampYco>
 8002674:	6038      	str	r0, [r7, #0]

	/* Save the current position.
	*/
	xcoOledCur = xco;
 8002676:	4a0d      	ldr	r2, [pc, #52]	; (80026ac <OledMoveTo+0x50>)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6013      	str	r3, [r2, #0]
	ycoOledCur = yco;
 800267c:	4a0c      	ldr	r2, [pc, #48]	; (80026b0 <OledMoveTo+0x54>)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	6013      	str	r3, [r2, #0]

	/* Compute the display access parameters corresponding to
	** the specified position.
	*/
	pbOledCur = &rgbOledBmp[((yco/8) * ccolOledMax) + xco];
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	da00      	bge.n	800268a <OledMoveTo+0x2e>
 8002688:	3307      	adds	r3, #7
 800268a:	10db      	asrs	r3, r3, #3
 800268c:	01da      	lsls	r2, r3, #7
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4413      	add	r3, r2
 8002692:	4a08      	ldr	r2, [pc, #32]	; (80026b4 <OledMoveTo+0x58>)
 8002694:	4413      	add	r3, r2
 8002696:	4a08      	ldr	r2, [pc, #32]	; (80026b8 <OledMoveTo+0x5c>)
 8002698:	6013      	str	r3, [r2, #0]
	bnOledCur = yco & 7;
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	f003 0307 	and.w	r3, r3, #7
 80026a0:	4a06      	ldr	r2, [pc, #24]	; (80026bc <OledMoveTo+0x60>)
 80026a2:	6013      	str	r3, [r2, #0]

}
 80026a4:	bf00      	nop
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	20000524 	.word	0x20000524
 80026b0:	20000320 	.word	0x20000320
 80026b4:	20000324 	.word	0x20000324
 80026b8:	20000528 	.word	0x20000528
 80026bc:	20000548 	.word	0x20000548

080026c0 <OledSetDrawMode>:
**		Set the specified mode as the current drawing mode.
*/

void
OledSetDrawMode(int mod)
	{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]

	modOledCur = mod;
 80026c8:	4a16      	ldr	r2, [pc, #88]	; (8002724 <OledSetDrawMode+0x64>)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6013      	str	r3, [r2, #0]

	switch(mod) {
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b03      	cmp	r3, #3
 80026d2:	d81b      	bhi.n	800270c <OledSetDrawMode+0x4c>
 80026d4:	a201      	add	r2, pc, #4	; (adr r2, 80026dc <OledSetDrawMode+0x1c>)
 80026d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026da:	bf00      	nop
 80026dc:	080026ed 	.word	0x080026ed
 80026e0:	080026f5 	.word	0x080026f5
 80026e4:	080026fd 	.word	0x080026fd
 80026e8:	08002705 	.word	0x08002705
		case	modOledSet:
			pfnDoRop = OledRopSet;
 80026ec:	4b0e      	ldr	r3, [pc, #56]	; (8002728 <OledSetDrawMode+0x68>)
 80026ee:	4a0f      	ldr	r2, [pc, #60]	; (800272c <OledSetDrawMode+0x6c>)
 80026f0:	601a      	str	r2, [r3, #0]
			break;
 80026f2:	e011      	b.n	8002718 <OledSetDrawMode+0x58>

		case	modOledOr:
			pfnDoRop = OledRopOr;
 80026f4:	4b0c      	ldr	r3, [pc, #48]	; (8002728 <OledSetDrawMode+0x68>)
 80026f6:	4a0e      	ldr	r2, [pc, #56]	; (8002730 <OledSetDrawMode+0x70>)
 80026f8:	601a      	str	r2, [r3, #0]
			break;
 80026fa:	e00d      	b.n	8002718 <OledSetDrawMode+0x58>

		case	modOledAnd:
			pfnDoRop = OledRopAnd;
 80026fc:	4b0a      	ldr	r3, [pc, #40]	; (8002728 <OledSetDrawMode+0x68>)
 80026fe:	4a0d      	ldr	r2, [pc, #52]	; (8002734 <OledSetDrawMode+0x74>)
 8002700:	601a      	str	r2, [r3, #0]
			break;
 8002702:	e009      	b.n	8002718 <OledSetDrawMode+0x58>

		case	modOledXor:
			pfnDoRop = OledRopXor;
 8002704:	4b08      	ldr	r3, [pc, #32]	; (8002728 <OledSetDrawMode+0x68>)
 8002706:	4a0c      	ldr	r2, [pc, #48]	; (8002738 <OledSetDrawMode+0x78>)
 8002708:	601a      	str	r2, [r3, #0]
			break;
 800270a:	e005      	b.n	8002718 <OledSetDrawMode+0x58>

		default:
			modOledCur = modOledSet;
 800270c:	4b05      	ldr	r3, [pc, #20]	; (8002724 <OledSetDrawMode+0x64>)
 800270e:	2200      	movs	r2, #0
 8002710:	601a      	str	r2, [r3, #0]
			pfnDoRop = OledRopSet;
 8002712:	4b05      	ldr	r3, [pc, #20]	; (8002728 <OledSetDrawMode+0x68>)
 8002714:	4a05      	ldr	r2, [pc, #20]	; (800272c <OledSetDrawMode+0x6c>)
 8002716:	601a      	str	r2, [r3, #0]
	}

}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	bc80      	pop	{r7}
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	2000054c 	.word	0x2000054c
 8002728:	20000550 	.word	0x20000550
 800272c:	0800273d 	.word	0x0800273d
 8002730:	08002779 	.word	0x08002779
 8002734:	080027a3 	.word	0x080027a3
 8002738:	080027cd 	.word	0x080027cd

0800273c <OledRopSet>:
**
*/

uint8_t
OledRopSet(uint8_t bPix, uint8_t bDsp, uint8_t mskPix)
	{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	71fb      	strb	r3, [r7, #7]
 8002746:	460b      	mov	r3, r1
 8002748:	71bb      	strb	r3, [r7, #6]
 800274a:	4613      	mov	r3, r2
 800274c:	717b      	strb	r3, [r7, #5]

	return (bDsp & ~mskPix) | (bPix & mskPix);
 800274e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002752:	43db      	mvns	r3, r3
 8002754:	b25a      	sxtb	r2, r3
 8002756:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800275a:	4013      	ands	r3, r2
 800275c:	b25a      	sxtb	r2, r3
 800275e:	79f9      	ldrb	r1, [r7, #7]
 8002760:	797b      	ldrb	r3, [r7, #5]
 8002762:	400b      	ands	r3, r1
 8002764:	b2db      	uxtb	r3, r3
 8002766:	b25b      	sxtb	r3, r3
 8002768:	4313      	orrs	r3, r2
 800276a:	b25b      	sxtb	r3, r3
 800276c:	b2db      	uxtb	r3, r3

}
 800276e:	4618      	mov	r0, r3
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr

08002778 <OledRopOr>:
**
*/

uint8_t
OledRopOr(uint8_t bPix, uint8_t bDsp, uint8_t mskPix)
	{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	4603      	mov	r3, r0
 8002780:	71fb      	strb	r3, [r7, #7]
 8002782:	460b      	mov	r3, r1
 8002784:	71bb      	strb	r3, [r7, #6]
 8002786:	4613      	mov	r3, r2
 8002788:	717b      	strb	r3, [r7, #5]

	return bDsp | (bPix & mskPix);
 800278a:	79fa      	ldrb	r2, [r7, #7]
 800278c:	797b      	ldrb	r3, [r7, #5]
 800278e:	4013      	ands	r3, r2
 8002790:	b2da      	uxtb	r2, r3
 8002792:	79bb      	ldrb	r3, [r7, #6]
 8002794:	4313      	orrs	r3, r2
 8002796:	b2db      	uxtb	r3, r3

}
 8002798:	4618      	mov	r0, r3
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	bc80      	pop	{r7}
 80027a0:	4770      	bx	lr

080027a2 <OledRopAnd>:
**
*/

uint8_t
OledRopAnd(uint8_t bPix, uint8_t bDsp, uint8_t mskPix)
	{
 80027a2:	b480      	push	{r7}
 80027a4:	b083      	sub	sp, #12
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	4603      	mov	r3, r0
 80027aa:	71fb      	strb	r3, [r7, #7]
 80027ac:	460b      	mov	r3, r1
 80027ae:	71bb      	strb	r3, [r7, #6]
 80027b0:	4613      	mov	r3, r2
 80027b2:	717b      	strb	r3, [r7, #5]

	return bDsp & (bPix & mskPix);
 80027b4:	79fa      	ldrb	r2, [r7, #7]
 80027b6:	797b      	ldrb	r3, [r7, #5]
 80027b8:	4013      	ands	r3, r2
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	79bb      	ldrb	r3, [r7, #6]
 80027be:	4013      	ands	r3, r2
 80027c0:	b2db      	uxtb	r3, r3

}
 80027c2:	4618      	mov	r0, r3
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bc80      	pop	{r7}
 80027ca:	4770      	bx	lr

080027cc <OledRopXor>:
**
*/

uint8_t
OledRopXor(uint8_t bPix, uint8_t bDsp, uint8_t mskPix)
	{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	71fb      	strb	r3, [r7, #7]
 80027d6:	460b      	mov	r3, r1
 80027d8:	71bb      	strb	r3, [r7, #6]
 80027da:	4613      	mov	r3, r2
 80027dc:	717b      	strb	r3, [r7, #5]

	return bDsp ^ (bPix & mskPix);
 80027de:	79fa      	ldrb	r2, [r7, #7]
 80027e0:	797b      	ldrb	r3, [r7, #5]
 80027e2:	4013      	ands	r3, r2
 80027e4:	b2da      	uxtb	r2, r3
 80027e6:	79bb      	ldrb	r3, [r7, #6]
 80027e8:	4053      	eors	r3, r2
 80027ea:	b2db      	uxtb	r3, r3

}
 80027ec:	4618      	mov	r0, r3
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bc80      	pop	{r7}
 80027f4:	4770      	bx	lr

080027f6 <OledClampXco>:
**		This routine forces the x value to be on the display.
*/

int
OledClampXco(int xco)
	{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
	if (xco < 0) {
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2b00      	cmp	r3, #0
 8002802:	da01      	bge.n	8002808 <OledClampXco+0x12>
		xco = 0;
 8002804:	2300      	movs	r3, #0
 8002806:	607b      	str	r3, [r7, #4]
	}
	if (xco >= ccolOledMax) {
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2b7f      	cmp	r3, #127	; 0x7f
 800280c:	dd01      	ble.n	8002812 <OledClampXco+0x1c>
		xco = ccolOledMax-1;
 800280e:	237f      	movs	r3, #127	; 0x7f
 8002810:	607b      	str	r3, [r7, #4]
	}

	return xco;
 8002812:	687b      	ldr	r3, [r7, #4]

}
 8002814:	4618      	mov	r0, r3
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr

0800281e <OledClampYco>:
**		This routine forces the y value to be on the display.
*/

int
OledClampYco(int yco)
	{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
	if (yco < 0) {
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2b00      	cmp	r3, #0
 800282a:	da01      	bge.n	8002830 <OledClampYco+0x12>
		yco = 0;
 800282c:	2300      	movs	r3, #0
 800282e:	607b      	str	r3, [r7, #4]
	}
	if (yco >= crowOledMax) {
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b1f      	cmp	r3, #31
 8002834:	dd01      	ble.n	800283a <OledClampYco+0x1c>
		yco = crowOledMax-1;
 8002836:	231f      	movs	r3, #31
 8002838:	607b      	str	r3, [r7, #4]
	}

	return yco;
 800283a:	687b      	ldr	r3, [r7, #4]

}
 800283c:	4618      	mov	r0, r3
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr
	...

08002848 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800284e:	4b1b      	ldr	r3, [pc, #108]	; (80028bc <MX_ADC1_Init+0x74>)
 8002850:	4a1b      	ldr	r2, [pc, #108]	; (80028c0 <MX_ADC1_Init+0x78>)
 8002852:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002854:	4b19      	ldr	r3, [pc, #100]	; (80028bc <MX_ADC1_Init+0x74>)
 8002856:	2200      	movs	r2, #0
 8002858:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800285a:	4b18      	ldr	r3, [pc, #96]	; (80028bc <MX_ADC1_Init+0x74>)
 800285c:	2200      	movs	r2, #0
 800285e:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002860:	4b16      	ldr	r3, [pc, #88]	; (80028bc <MX_ADC1_Init+0x74>)
 8002862:	2200      	movs	r2, #0
 8002864:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002866:	4b15      	ldr	r3, [pc, #84]	; (80028bc <MX_ADC1_Init+0x74>)
 8002868:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800286c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800286e:	4b13      	ldr	r3, [pc, #76]	; (80028bc <MX_ADC1_Init+0x74>)
 8002870:	2200      	movs	r2, #0
 8002872:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002874:	4b11      	ldr	r3, [pc, #68]	; (80028bc <MX_ADC1_Init+0x74>)
 8002876:	2201      	movs	r2, #1
 8002878:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800287a:	4810      	ldr	r0, [pc, #64]	; (80028bc <MX_ADC1_Init+0x74>)
 800287c:	f7fd fcce 	bl	800021c <HAL_ADC_Init>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <MX_ADC1_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002886:	2143      	movs	r1, #67	; 0x43
 8002888:	480e      	ldr	r0, [pc, #56]	; (80028c4 <MX_ADC1_Init+0x7c>)
 800288a:	f000 f9a1 	bl	8002bd0 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 800288e:	2304      	movs	r3, #4
 8002890:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 8002892:	2301      	movs	r3, #1
 8002894:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002896:	2300      	movs	r3, #0
 8002898:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800289a:	1d3b      	adds	r3, r7, #4
 800289c:	4619      	mov	r1, r3
 800289e:	4807      	ldr	r0, [pc, #28]	; (80028bc <MX_ADC1_Init+0x74>)
 80028a0:	f7fd fe4e 	bl	8000540 <HAL_ADC_ConfigChannel>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <MX_ADC1_Init+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80028aa:	214d      	movs	r1, #77	; 0x4d
 80028ac:	4805      	ldr	r0, [pc, #20]	; (80028c4 <MX_ADC1_Init+0x7c>)
 80028ae:	f000 f98f 	bl	8002bd0 <_Error_Handler>
  }

}
 80028b2:	bf00      	nop
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20000554 	.word	0x20000554
 80028c0:	40012400 	.word	0x40012400
 80028c4:	08003a50 	.word	0x08003a50

080028c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b088      	sub	sp, #32
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a0e      	ldr	r2, [pc, #56]	; (8002910 <HAL_ADC_MspInit+0x48>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d115      	bne.n	8002906 <HAL_ADC_MspInit+0x3e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028da:	4a0e      	ldr	r2, [pc, #56]	; (8002914 <HAL_ADC_MspInit+0x4c>)
 80028dc:	4b0d      	ldr	r3, [pc, #52]	; (8002914 <HAL_ADC_MspInit+0x4c>)
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028e4:	6193      	str	r3, [r2, #24]
 80028e6:	4b0b      	ldr	r3, [pc, #44]	; (8002914 <HAL_ADC_MspInit+0x4c>)
 80028e8:	699b      	ldr	r3, [r3, #24]
 80028ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
  
    /**ADC1 GPIO Configuration    
    PA4     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80028f2:	2310      	movs	r3, #16
 80028f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028f6:	2303      	movs	r3, #3
 80028f8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028fa:	f107 0310 	add.w	r3, r7, #16
 80028fe:	4619      	mov	r1, r3
 8002900:	4805      	ldr	r0, [pc, #20]	; (8002918 <HAL_ADC_MspInit+0x50>)
 8002902:	f7fe f8ab 	bl	8000a5c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002906:	bf00      	nop
 8002908:	3720      	adds	r7, #32
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40012400 	.word	0x40012400
 8002914:	40021000 	.word	0x40021000
 8002918:	40010800 	.word	0x40010800

0800291c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b088      	sub	sp, #32
 8002920:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002922:	4a26      	ldr	r2, [pc, #152]	; (80029bc <MX_GPIO_Init+0xa0>)
 8002924:	4b25      	ldr	r3, [pc, #148]	; (80029bc <MX_GPIO_Init+0xa0>)
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	f043 0310 	orr.w	r3, r3, #16
 800292c:	6193      	str	r3, [r2, #24]
 800292e:	4b23      	ldr	r3, [pc, #140]	; (80029bc <MX_GPIO_Init+0xa0>)
 8002930:	699b      	ldr	r3, [r3, #24]
 8002932:	f003 0310 	and.w	r3, r3, #16
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800293a:	4a20      	ldr	r2, [pc, #128]	; (80029bc <MX_GPIO_Init+0xa0>)
 800293c:	4b1f      	ldr	r3, [pc, #124]	; (80029bc <MX_GPIO_Init+0xa0>)
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	f043 0320 	orr.w	r3, r3, #32
 8002944:	6193      	str	r3, [r2, #24]
 8002946:	4b1d      	ldr	r3, [pc, #116]	; (80029bc <MX_GPIO_Init+0xa0>)
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	f003 0320 	and.w	r3, r3, #32
 800294e:	60bb      	str	r3, [r7, #8]
 8002950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002952:	4a1a      	ldr	r2, [pc, #104]	; (80029bc <MX_GPIO_Init+0xa0>)
 8002954:	4b19      	ldr	r3, [pc, #100]	; (80029bc <MX_GPIO_Init+0xa0>)
 8002956:	699b      	ldr	r3, [r3, #24]
 8002958:	f043 0304 	orr.w	r3, r3, #4
 800295c:	6193      	str	r3, [r2, #24]
 800295e:	4b17      	ldr	r3, [pc, #92]	; (80029bc <MX_GPIO_Init+0xa0>)
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800296a:	2200      	movs	r2, #0
 800296c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002970:	4813      	ldr	r0, [pc, #76]	; (80029c0 <MX_GPIO_Init+0xa4>)
 8002972:	f7fe f9d1 	bl	8000d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8002976:	2200      	movs	r2, #0
 8002978:	2107      	movs	r1, #7
 800297a:	4812      	ldr	r0, [pc, #72]	; (80029c4 <MX_GPIO_Init+0xa8>)
 800297c:	f7fe f9cc 	bl	8000d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002980:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002984:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002986:	2301      	movs	r3, #1
 8002988:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800298a:	2302      	movs	r3, #2
 800298c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800298e:	f107 0310 	add.w	r3, r7, #16
 8002992:	4619      	mov	r1, r3
 8002994:	480a      	ldr	r0, [pc, #40]	; (80029c0 <MX_GPIO_Init+0xa4>)
 8002996:	f7fe f861 	bl	8000a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800299a:	2307      	movs	r3, #7
 800299c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800299e:	2301      	movs	r3, #1
 80029a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a2:	2302      	movs	r3, #2
 80029a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a6:	f107 0310 	add.w	r3, r7, #16
 80029aa:	4619      	mov	r1, r3
 80029ac:	4805      	ldr	r0, [pc, #20]	; (80029c4 <MX_GPIO_Init+0xa8>)
 80029ae:	f7fe f855 	bl	8000a5c <HAL_GPIO_Init>

}
 80029b2:	bf00      	nop
 80029b4:	3720      	adds	r7, #32
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	40021000 	.word	0x40021000
 80029c0:	40011000 	.word	0x40011000
 80029c4:	40010800 	.word	0x40010800

080029c8 <main>:
//__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 1300); //Seta o servo 2 (Pino A9) para a posio fechado
//__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, 1200); //Seta o servo 3 (Pino A10) para a posio fechado
/* USER CODE END 0 */

int main(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029ce:	f7fd fbbd 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029d2:	f000 f8a5 	bl	8002b20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029d6:	f7ff ffa1 	bl	800291c <MX_GPIO_Init>
  MX_SPI1_Init();
 80029da:	f000 f8ff 	bl	8002bdc <MX_SPI1_Init>
  MX_TIM1_Init();
 80029de:	f000 fa13 	bl	8002e08 <MX_TIM1_Init>
  MX_ADC1_Init();
 80029e2:	f7ff ff31 	bl	8002848 <MX_ADC1_Init>

  /* USER CODE BEGIN 2 */
  OledInit();
 80029e6:	f7ff fccd 	bl	8002384 <OledInit>
  HAL_ADC_Start(&hadc1);
 80029ea:	4841      	ldr	r0, [pc, #260]	; (8002af0 <main+0x128>)
 80029ec:	f7fd fcee 	bl	80003cc <HAL_ADC_Start>
  while (1)
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	  	  OledSetCursor(0,0);
 80029f0:	2100      	movs	r1, #0
 80029f2:	2000      	movs	r0, #0
 80029f4:	f7ff fbfa 	bl	80021ec <OledSetCursor>

		  leitura = HAL_ADC_GetValue(&hadc1);
 80029f8:	483d      	ldr	r0, [pc, #244]	; (8002af0 <main+0x128>)
 80029fa:	f7fd fd95 	bl	8000528 <HAL_ADC_GetValue>
 80029fe:	4603      	mov	r3, r0
 8002a00:	461a      	mov	r2, r3
 8002a02:	4b3c      	ldr	r3, [pc, #240]	; (8002af4 <main+0x12c>)
 8002a04:	601a      	str	r2, [r3, #0]
		  char tensao[4] = {tabelaad[leitura][0],tabelaad[leitura][1],tabelaad[leitura][2],tabelaad[leitura][3]};
 8002a06:	4b3b      	ldr	r3, [pc, #236]	; (8002af4 <main+0x12c>)
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	493b      	ldr	r1, [pc, #236]	; (8002af8 <main+0x130>)
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	4413      	add	r3, r2
 8002a12:	440b      	add	r3, r1
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	713b      	strb	r3, [r7, #4]
 8002a18:	4b36      	ldr	r3, [pc, #216]	; (8002af4 <main+0x12c>)
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	4936      	ldr	r1, [pc, #216]	; (8002af8 <main+0x130>)
 8002a1e:	4613      	mov	r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	4413      	add	r3, r2
 8002a24:	440b      	add	r3, r1
 8002a26:	3301      	adds	r3, #1
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	717b      	strb	r3, [r7, #5]
 8002a2c:	4b31      	ldr	r3, [pc, #196]	; (8002af4 <main+0x12c>)
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	4931      	ldr	r1, [pc, #196]	; (8002af8 <main+0x130>)
 8002a32:	4613      	mov	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	440b      	add	r3, r1
 8002a3a:	3302      	adds	r3, #2
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	71bb      	strb	r3, [r7, #6]
 8002a40:	4b2c      	ldr	r3, [pc, #176]	; (8002af4 <main+0x12c>)
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	492c      	ldr	r1, [pc, #176]	; (8002af8 <main+0x130>)
 8002a46:	4613      	mov	r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	4413      	add	r3, r2
 8002a4c:	440b      	add	r3, r1
 8002a4e:	3303      	adds	r3, #3
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	71fb      	strb	r3, [r7, #7]
		  Vx = atoi(tensao);
 8002a54:	1d3b      	adds	r3, r7, #4
 8002a56:	4618      	mov	r0, r3
 8002a58:	f000 facb 	bl	8002ff2 <atoi>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	4b27      	ldr	r3, [pc, #156]	; (8002afc <main+0x134>)
 8002a60:	601a      	str	r2, [r3, #0]
		  resultado = (int)(((3300*R_fixa)/Vx) - R_fixa)-((((3300*R_fixa)/Vx) - R_fixa)*8/100);
 8002a62:	4b27      	ldr	r3, [pc, #156]	; (8002b00 <main+0x138>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f640 42e4 	movw	r2, #3300	; 0xce4
 8002a6a:	fb02 f203 	mul.w	r2, r2, r3
 8002a6e:	4b23      	ldr	r3, [pc, #140]	; (8002afc <main+0x134>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	fb92 f2f3 	sdiv	r2, r2, r3
 8002a76:	4b22      	ldr	r3, [pc, #136]	; (8002b00 <main+0x138>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	1ad2      	subs	r2, r2, r3
 8002a7c:	4b20      	ldr	r3, [pc, #128]	; (8002b00 <main+0x138>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f640 41e4 	movw	r1, #3300	; 0xce4
 8002a84:	fb01 f103 	mul.w	r1, r1, r3
 8002a88:	4b1c      	ldr	r3, [pc, #112]	; (8002afc <main+0x134>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	fb91 f1f3 	sdiv	r1, r1, r3
 8002a90:	4b1b      	ldr	r3, [pc, #108]	; (8002b00 <main+0x138>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	1acb      	subs	r3, r1, r3
 8002a96:	00db      	lsls	r3, r3, #3
 8002a98:	491a      	ldr	r1, [pc, #104]	; (8002b04 <main+0x13c>)
 8002a9a:	fb81 0103 	smull	r0, r1, r1, r3
 8002a9e:	1149      	asrs	r1, r1, #5
 8002aa0:	17db      	asrs	r3, r3, #31
 8002aa2:	1a5b      	subs	r3, r3, r1
 8002aa4:	4413      	add	r3, r2
 8002aa6:	4a18      	ldr	r2, [pc, #96]	; (8002b08 <main+0x140>)
 8002aa8:	6013      	str	r3, [r2, #0]
		  if (resultado >= 0){
 8002aaa:	4b17      	ldr	r3, [pc, #92]	; (8002b08 <main+0x140>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	db14      	blt.n	8002adc <main+0x114>
			  OledPutString("Resistencia: ");
 8002ab2:	4816      	ldr	r0, [pc, #88]	; (8002b0c <main+0x144>)
 8002ab4:	f7ff fbd4 	bl	8002260 <OledPutString>
			  sprintf(string_r,"%d",resultado);
 8002ab8:	4b13      	ldr	r3, [pc, #76]	; (8002b08 <main+0x140>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	461a      	mov	r2, r3
 8002abe:	4914      	ldr	r1, [pc, #80]	; (8002b10 <main+0x148>)
 8002ac0:	4814      	ldr	r0, [pc, #80]	; (8002b14 <main+0x14c>)
 8002ac2:	f000 fabf 	bl	8003044 <siprintf>
			  OledSetCursor(0,2);
 8002ac6:	2102      	movs	r1, #2
 8002ac8:	2000      	movs	r0, #0
 8002aca:	f7ff fb8f 	bl	80021ec <OledSetCursor>
			  OledPutString(string_r);
 8002ace:	4811      	ldr	r0, [pc, #68]	; (8002b14 <main+0x14c>)
 8002ad0:	f7ff fbc6 	bl	8002260 <OledPutString>
			  OledPutString(" Ohms");
 8002ad4:	4810      	ldr	r0, [pc, #64]	; (8002b18 <main+0x150>)
 8002ad6:	f7ff fbc3 	bl	8002260 <OledPutString>
 8002ada:	e002      	b.n	8002ae2 <main+0x11a>

			 }

		  else
			  OledPutString("Circuito aberto");
 8002adc:	480f      	ldr	r0, [pc, #60]	; (8002b1c <main+0x154>)
 8002ade:	f7ff fbbf 	bl	8002260 <OledPutString>
//	  OledPutChar(tabelaad[leitura][0]);
//	  OledPutString(".");
//	  OledPutChar(tabelaad[leitura][1]);
//	  OledPutChar(tabelaad[leitura][2]);
//	  OledPutChar(tabelaad[leitura][3]);
	  HAL_Delay(500);
 8002ae2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002ae6:	f7fd fb7b 	bl	80001e0 <HAL_Delay>
	  OledClear();
 8002aea:	f7ff fd14 	bl	8002516 <OledClear>
  {
 8002aee:	e77f      	b.n	80029f0 <main+0x28>
 8002af0:	20000554 	.word	0x20000554
 8002af4:	200001f4 	.word	0x200001f4
 8002af8:	08003dfc 	.word	0x08003dfc
 8002afc:	20000598 	.word	0x20000598
 8002b00:	20000000 	.word	0x20000000
 8002b04:	51eb851f 	.word	0x51eb851f
 8002b08:	200001f8 	.word	0x200001f8
 8002b0c:	08003a60 	.word	0x08003a60
 8002b10:	08003a70 	.word	0x08003a70
 8002b14:	20000584 	.word	0x20000584
 8002b18:	08003a74 	.word	0x08003a74
 8002b1c:	08003a7c 	.word	0x08003a7c

08002b20 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b094      	sub	sp, #80	; 0x50
 8002b24:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b26:	2302      	movs	r3, #2
 8002b28:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002b2e:	2310      	movs	r3, #16
 8002b30:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002b32:	2300      	movs	r3, #0
 8002b34:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe f904 	bl	8000d48 <HAL_RCC_OscConfig>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <SystemClock_Config+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002b46:	21ae      	movs	r1, #174	; 0xae
 8002b48:	481f      	ldr	r0, [pc, #124]	; (8002bc8 <SystemClock_Config+0xa8>)
 8002b4a:	f000 f841 	bl	8002bd0 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b4e:	230f      	movs	r3, #15
 8002b50:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002b52:	2300      	movs	r3, #0
 8002b54:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b56:	2300      	movs	r3, #0
 8002b58:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002b62:	f107 0314 	add.w	r3, r7, #20
 8002b66:	2100      	movs	r1, #0
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7fe fb51 	bl	8001210 <HAL_RCC_ClockConfig>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <SystemClock_Config+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002b74:	21bc      	movs	r1, #188	; 0xbc
 8002b76:	4814      	ldr	r0, [pc, #80]	; (8002bc8 <SystemClock_Config+0xa8>)
 8002b78:	f000 f82a 	bl	8002bd0 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8002b80:	2300      	movs	r3, #0
 8002b82:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b84:	1d3b      	adds	r3, r7, #4
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fe fcc0 	bl	800150c <HAL_RCCEx_PeriphCLKConfig>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d003      	beq.n	8002b9a <SystemClock_Config+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002b92:	21c3      	movs	r1, #195	; 0xc3
 8002b94:	480c      	ldr	r0, [pc, #48]	; (8002bc8 <SystemClock_Config+0xa8>)
 8002b96:	f000 f81b 	bl	8002bd0 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002b9a:	f7fe fc8f 	bl	80014bc <HAL_RCC_GetHCLKFreq>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	4b0a      	ldr	r3, [pc, #40]	; (8002bcc <SystemClock_Config+0xac>)
 8002ba2:	fba3 2302 	umull	r2, r3, r3, r2
 8002ba6:	099b      	lsrs	r3, r3, #6
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7fd ff22 	bl	80009f2 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002bae:	2004      	movs	r0, #4
 8002bb0:	f7fd ff2c 	bl	8000a0c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bbc:	f7fd fefd 	bl	80009ba <HAL_NVIC_SetPriority>
}
 8002bc0:	bf00      	nop
 8002bc2:	3750      	adds	r7, #80	; 0x50
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	08003a8c 	.word	0x08003a8c
 8002bcc:	10624dd3 	.word	0x10624dd3

08002bd0 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8002bda:	e7fe      	b.n	8002bda <_Error_Handler+0xa>

08002bdc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002be0:	4b18      	ldr	r3, [pc, #96]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002be2:	4a19      	ldr	r2, [pc, #100]	; (8002c48 <MX_SPI1_Init+0x6c>)
 8002be4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002be6:	4b17      	ldr	r3, [pc, #92]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002be8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002bec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002bee:	4b15      	ldr	r3, [pc, #84]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002bf4:	4b13      	ldr	r3, [pc, #76]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002bfa:	4b12      	ldr	r3, [pc, #72]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002c00:	4b10      	ldr	r3, [pc, #64]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002c02:	2201      	movs	r2, #1
 8002c04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c06:	4b0f      	ldr	r3, [pc, #60]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002c08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c0e:	4b0d      	ldr	r3, [pc, #52]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c14:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c1a:	4b0a      	ldr	r3, [pc, #40]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c20:	4b08      	ldr	r3, [pc, #32]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002c26:	4b07      	ldr	r3, [pc, #28]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002c28:	220a      	movs	r2, #10
 8002c2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c2c:	4805      	ldr	r0, [pc, #20]	; (8002c44 <MX_SPI1_Init+0x68>)
 8002c2e:	f7fe fee5 	bl	80019fc <HAL_SPI_Init>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d003      	beq.n	8002c40 <MX_SPI1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002c38:	2145      	movs	r1, #69	; 0x45
 8002c3a:	4804      	ldr	r0, [pc, #16]	; (8002c4c <MX_SPI1_Init+0x70>)
 8002c3c:	f7ff ffc8 	bl	8002bd0 <_Error_Handler>
  }

}
 8002c40:	bf00      	nop
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	2000059c 	.word	0x2000059c
 8002c48:	40013000 	.word	0x40013000
 8002c4c:	08003a9c 	.word	0x08003a9c

08002c50 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b088      	sub	sp, #32
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a0f      	ldr	r2, [pc, #60]	; (8002c9c <HAL_SPI_MspInit+0x4c>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d117      	bne.n	8002c92 <HAL_SPI_MspInit+0x42>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c62:	4a0f      	ldr	r2, [pc, #60]	; (8002ca0 <HAL_SPI_MspInit+0x50>)
 8002c64:	4b0e      	ldr	r3, [pc, #56]	; (8002ca0 <HAL_SPI_MspInit+0x50>)
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c6c:	6193      	str	r3, [r2, #24]
 8002c6e:	4b0c      	ldr	r3, [pc, #48]	; (8002ca0 <HAL_SPI_MspInit+0x50>)
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	68fb      	ldr	r3, [r7, #12]
  
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002c7a:	23a0      	movs	r3, #160	; 0xa0
 8002c7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c7e:	2302      	movs	r3, #2
 8002c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c82:	2303      	movs	r3, #3
 8002c84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c86:	f107 0310 	add.w	r3, r7, #16
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	4805      	ldr	r0, [pc, #20]	; (8002ca4 <HAL_SPI_MspInit+0x54>)
 8002c8e:	f7fd fee5 	bl	8000a5c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002c92:	bf00      	nop
 8002c94:	3720      	adds	r7, #32
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40013000 	.word	0x40013000
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	40010800 	.word	0x40010800

08002ca8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002cae:	4a24      	ldr	r2, [pc, #144]	; (8002d40 <HAL_MspInit+0x98>)
 8002cb0:	4b23      	ldr	r3, [pc, #140]	; (8002d40 <HAL_MspInit+0x98>)
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	f043 0301 	orr.w	r3, r3, #1
 8002cb8:	6193      	str	r3, [r2, #24]
 8002cba:	4b21      	ldr	r3, [pc, #132]	; (8002d40 <HAL_MspInit+0x98>)
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	607b      	str	r3, [r7, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cc6:	2003      	movs	r0, #3
 8002cc8:	f7fd fe6c 	bl	80009a4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002ccc:	2200      	movs	r2, #0
 8002cce:	2100      	movs	r1, #0
 8002cd0:	f06f 000b 	mvn.w	r0, #11
 8002cd4:	f7fd fe71 	bl	80009ba <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002cd8:	2200      	movs	r2, #0
 8002cda:	2100      	movs	r1, #0
 8002cdc:	f06f 000a 	mvn.w	r0, #10
 8002ce0:	f7fd fe6b 	bl	80009ba <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	f06f 0009 	mvn.w	r0, #9
 8002cec:	f7fd fe65 	bl	80009ba <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	f06f 0004 	mvn.w	r0, #4
 8002cf8:	f7fd fe5f 	bl	80009ba <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	2100      	movs	r1, #0
 8002d00:	f06f 0003 	mvn.w	r0, #3
 8002d04:	f7fd fe59 	bl	80009ba <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002d08:	2200      	movs	r2, #0
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	f06f 0001 	mvn.w	r0, #1
 8002d10:	f7fd fe53 	bl	80009ba <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002d14:	2200      	movs	r2, #0
 8002d16:	2100      	movs	r1, #0
 8002d18:	f04f 30ff 	mov.w	r0, #4294967295
 8002d1c:	f7fd fe4d 	bl	80009ba <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002d20:	4a08      	ldr	r2, [pc, #32]	; (8002d44 <HAL_MspInit+0x9c>)
 8002d22:	4b08      	ldr	r3, [pc, #32]	; (8002d44 <HAL_MspInit+0x9c>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002d2a:	6053      	str	r3, [r2, #4]
 8002d2c:	4a05      	ldr	r2, [pc, #20]	; (8002d44 <HAL_MspInit+0x9c>)
 8002d2e:	4b05      	ldr	r3, [pc, #20]	; (8002d44 <HAL_MspInit+0x9c>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d36:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d38:	bf00      	nop
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40021000 	.word	0x40021000
 8002d44:	40010000 	.word	0x40010000

08002d48 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002d4c:	bf00      	nop
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bc80      	pop	{r7}
 8002d52:	4770      	bx	lr

08002d54 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d58:	e7fe      	b.n	8002d58 <HardFault_Handler+0x4>

08002d5a <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d5e:	e7fe      	b.n	8002d5e <MemManage_Handler+0x4>

08002d60 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d64:	e7fe      	b.n	8002d64 <BusFault_Handler+0x4>

08002d66 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002d66:	b480      	push	{r7}
 8002d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d6a:	e7fe      	b.n	8002d6a <UsageFault_Handler+0x4>

08002d6c <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d70:	bf00      	nop
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bc80      	pop	{r7}
 8002d76:	4770      	bx	lr

08002d78 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d7c:	bf00      	nop
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bc80      	pop	{r7}
 8002d82:	4770      	bx	lr

08002d84 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d88:	bf00      	nop
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bc80      	pop	{r7}
 8002d8e:	4770      	bx	lr

08002d90 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d94:	f7fd fa0c 	bl	80001b0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002d98:	f7fd fe54 	bl	8000a44 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d9c:	bf00      	nop
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002da4:	4a15      	ldr	r2, [pc, #84]	; (8002dfc <SystemInit+0x5c>)
 8002da6:	4b15      	ldr	r3, [pc, #84]	; (8002dfc <SystemInit+0x5c>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f043 0301 	orr.w	r3, r3, #1
 8002dae:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002db0:	4912      	ldr	r1, [pc, #72]	; (8002dfc <SystemInit+0x5c>)
 8002db2:	4b12      	ldr	r3, [pc, #72]	; (8002dfc <SystemInit+0x5c>)
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	4b12      	ldr	r3, [pc, #72]	; (8002e00 <SystemInit+0x60>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002dbc:	4a0f      	ldr	r2, [pc, #60]	; (8002dfc <SystemInit+0x5c>)
 8002dbe:	4b0f      	ldr	r3, [pc, #60]	; (8002dfc <SystemInit+0x5c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002dc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dca:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002dcc:	4a0b      	ldr	r2, [pc, #44]	; (8002dfc <SystemInit+0x5c>)
 8002dce:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <SystemInit+0x5c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dd6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002dd8:	4a08      	ldr	r2, [pc, #32]	; (8002dfc <SystemInit+0x5c>)
 8002dda:	4b08      	ldr	r3, [pc, #32]	; (8002dfc <SystemInit+0x5c>)
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002de2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002de4:	4b05      	ldr	r3, [pc, #20]	; (8002dfc <SystemInit+0x5c>)
 8002de6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002dea:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002dec:	4b05      	ldr	r3, [pc, #20]	; (8002e04 <SystemInit+0x64>)
 8002dee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002df2:	609a      	str	r2, [r3, #8]
#endif 
}
 8002df4:	bf00      	nop
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bc80      	pop	{r7}
 8002dfa:	4770      	bx	lr
 8002dfc:	40021000 	.word	0x40021000
 8002e00:	f8ff0000 	.word	0xf8ff0000
 8002e04:	e000ed00 	.word	0xe000ed00

08002e08 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b090      	sub	sp, #64	; 0x40
 8002e0c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 8002e0e:	4b45      	ldr	r3, [pc, #276]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002e10:	4a45      	ldr	r2, [pc, #276]	; (8002f28 <MX_TIM1_Init+0x120>)
 8002e12:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8;
 8002e14:	4b43      	ldr	r3, [pc, #268]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002e16:	2208      	movs	r2, #8
 8002e18:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e1a:	4b42      	ldr	r3, [pc, #264]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000;
 8002e20:	4b40      	ldr	r3, [pc, #256]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002e22:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002e26:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e28:	4b3e      	ldr	r3, [pc, #248]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002e2e:	4b3d      	ldr	r3, [pc, #244]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e34:	4b3b      	ldr	r3, [pc, #236]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002e3a:	483a      	ldr	r0, [pc, #232]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002e3c:	f7fe fe42 	bl	8001ac4 <HAL_TIM_PWM_Init>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d003      	beq.n	8002e4e <MX_TIM1_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002e46:	2141      	movs	r1, #65	; 0x41
 8002e48:	4838      	ldr	r0, [pc, #224]	; (8002f2c <MX_TIM1_Init+0x124>)
 8002e4a:	f7ff fec1 	bl	8002bd0 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e52:	2300      	movs	r3, #0
 8002e54:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002e56:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4831      	ldr	r0, [pc, #196]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002e5e:	f7ff f981 	bl	8002164 <HAL_TIMEx_MasterConfigSynchronization>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d003      	beq.n	8002e70 <MX_TIM1_Init+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002e68:	2148      	movs	r1, #72	; 0x48
 8002e6a:	4830      	ldr	r0, [pc, #192]	; (8002f2c <MX_TIM1_Init+0x124>)
 8002e6c:	f7ff feb0 	bl	8002bd0 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e70:	2360      	movs	r3, #96	; 0x60
 8002e72:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 0;
 8002e74:	2300      	movs	r3, #0
 8002e76:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e80:	2300      	movs	r3, #0
 8002e82:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002e84:	2300      	movs	r3, #0
 8002e86:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e8c:	f107 031c 	add.w	r3, r7, #28
 8002e90:	2200      	movs	r2, #0
 8002e92:	4619      	mov	r1, r3
 8002e94:	4823      	ldr	r0, [pc, #140]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002e96:	f7fe fe41 	bl	8001b1c <HAL_TIM_PWM_ConfigChannel>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d003      	beq.n	8002ea8 <MX_TIM1_Init+0xa0>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002ea0:	2154      	movs	r1, #84	; 0x54
 8002ea2:	4822      	ldr	r0, [pc, #136]	; (8002f2c <MX_TIM1_Init+0x124>)
 8002ea4:	f7ff fe94 	bl	8002bd0 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ea8:	f107 031c 	add.w	r3, r7, #28
 8002eac:	2204      	movs	r2, #4
 8002eae:	4619      	mov	r1, r3
 8002eb0:	481c      	ldr	r0, [pc, #112]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002eb2:	f7fe fe33 	bl	8001b1c <HAL_TIM_PWM_ConfigChannel>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d003      	beq.n	8002ec4 <MX_TIM1_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002ebc:	2159      	movs	r1, #89	; 0x59
 8002ebe:	481b      	ldr	r0, [pc, #108]	; (8002f2c <MX_TIM1_Init+0x124>)
 8002ec0:	f7ff fe86 	bl	8002bd0 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ec4:	f107 031c 	add.w	r3, r7, #28
 8002ec8:	2208      	movs	r2, #8
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4815      	ldr	r0, [pc, #84]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002ece:	f7fe fe25 	bl	8001b1c <HAL_TIM_PWM_ConfigChannel>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d003      	beq.n	8002ee0 <MX_TIM1_Init+0xd8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002ed8:	215e      	movs	r1, #94	; 0x5e
 8002eda:	4814      	ldr	r0, [pc, #80]	; (8002f2c <MX_TIM1_Init+0x124>)
 8002edc:	f7ff fe78 	bl	8002bd0 <_Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002eec:	2300      	movs	r3, #0
 8002eee:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ef4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ef8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002efa:	2300      	movs	r3, #0
 8002efc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002efe:	463b      	mov	r3, r7
 8002f00:	4619      	mov	r1, r3
 8002f02:	4808      	ldr	r0, [pc, #32]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002f04:	f7ff f8d6 	bl	80020b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d003      	beq.n	8002f16 <MX_TIM1_Init+0x10e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002f0e:	216a      	movs	r1, #106	; 0x6a
 8002f10:	4806      	ldr	r0, [pc, #24]	; (8002f2c <MX_TIM1_Init+0x124>)
 8002f12:	f7ff fe5d 	bl	8002bd0 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 8002f16:	4803      	ldr	r0, [pc, #12]	; (8002f24 <MX_TIM1_Init+0x11c>)
 8002f18:	f000 f828 	bl	8002f6c <HAL_TIM_MspPostInit>

}
 8002f1c:	bf00      	nop
 8002f1e:	3740      	adds	r7, #64	; 0x40
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	200005f4 	.word	0x200005f4
 8002f28:	40012c00 	.word	0x40012c00
 8002f2c:	08003aac 	.word	0x08003aac

08002f30 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a09      	ldr	r2, [pc, #36]	; (8002f64 <HAL_TIM_PWM_MspInit+0x34>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d10b      	bne.n	8002f5a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f42:	4a09      	ldr	r2, [pc, #36]	; (8002f68 <HAL_TIM_PWM_MspInit+0x38>)
 8002f44:	4b08      	ldr	r3, [pc, #32]	; (8002f68 <HAL_TIM_PWM_MspInit+0x38>)
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f4c:	6193      	str	r3, [r2, #24]
 8002f4e:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <HAL_TIM_PWM_MspInit+0x38>)
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f56:	60fb      	str	r3, [r7, #12]
 8002f58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002f5a:	bf00      	nop
 8002f5c:	3714      	adds	r7, #20
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr
 8002f64:	40012c00 	.word	0x40012c00
 8002f68:	40021000 	.word	0x40021000

08002f6c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a09      	ldr	r2, [pc, #36]	; (8002fa0 <HAL_TIM_MspPostInit+0x34>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d10c      	bne.n	8002f98 <HAL_TIM_MspPostInit+0x2c>
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002f7e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002f82:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f84:	2302      	movs	r3, #2
 8002f86:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f88:	2302      	movs	r3, #2
 8002f8a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f8c:	f107 0308 	add.w	r3, r7, #8
 8002f90:	4619      	mov	r1, r3
 8002f92:	4804      	ldr	r0, [pc, #16]	; (8002fa4 <HAL_TIM_MspPostInit+0x38>)
 8002f94:	f7fd fd62 	bl	8000a5c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002f98:	bf00      	nop
 8002f9a:	3718      	adds	r7, #24
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40012c00 	.word	0x40012c00
 8002fa4:	40010800 	.word	0x40010800

08002fa8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002fa8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002faa:	e003      	b.n	8002fb4 <LoopCopyDataInit>

08002fac <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002fac:	4b0b      	ldr	r3, [pc, #44]	; (8002fdc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002fae:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002fb0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002fb2:	3104      	adds	r1, #4

08002fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002fb4:	480a      	ldr	r0, [pc, #40]	; (8002fe0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002fb6:	4b0b      	ldr	r3, [pc, #44]	; (8002fe4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002fb8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002fba:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002fbc:	d3f6      	bcc.n	8002fac <CopyDataInit>
  ldr r2, =_sbss
 8002fbe:	4a0a      	ldr	r2, [pc, #40]	; (8002fe8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002fc0:	e002      	b.n	8002fc8 <LoopFillZerobss>

08002fc2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002fc2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002fc4:	f842 3b04 	str.w	r3, [r2], #4

08002fc8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002fc8:	4b08      	ldr	r3, [pc, #32]	; (8002fec <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002fca:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002fcc:	d3f9      	bcc.n	8002fc2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002fce:	f7ff fee7 	bl	8002da0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fd2:	f000 f813 	bl	8002ffc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002fd6:	f7ff fcf7 	bl	80029c8 <main>
  bx lr
 8002fda:	4770      	bx	lr
  ldr r3, =_sidata
 8002fdc:	08008f54 	.word	0x08008f54
  ldr r0, =_sdata
 8002fe0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002fe4:	200001d8 	.word	0x200001d8
  ldr r2, =_sbss
 8002fe8:	200001d8 	.word	0x200001d8
  ldr r3, = _ebss
 8002fec:	20000638 	.word	0x20000638

08002ff0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ff0:	e7fe      	b.n	8002ff0 <ADC1_2_IRQHandler>

08002ff2 <atoi>:
 8002ff2:	220a      	movs	r2, #10
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	f000 b8c9 	b.w	800318c <strtol>
	...

08002ffc <__libc_init_array>:
 8002ffc:	b570      	push	{r4, r5, r6, lr}
 8002ffe:	2500      	movs	r5, #0
 8003000:	4e0c      	ldr	r6, [pc, #48]	; (8003034 <__libc_init_array+0x38>)
 8003002:	4c0d      	ldr	r4, [pc, #52]	; (8003038 <__libc_init_array+0x3c>)
 8003004:	1ba4      	subs	r4, r4, r6
 8003006:	10a4      	asrs	r4, r4, #2
 8003008:	42a5      	cmp	r5, r4
 800300a:	d109      	bne.n	8003020 <__libc_init_array+0x24>
 800300c:	f000 fd0a 	bl	8003a24 <_init>
 8003010:	2500      	movs	r5, #0
 8003012:	4e0a      	ldr	r6, [pc, #40]	; (800303c <__libc_init_array+0x40>)
 8003014:	4c0a      	ldr	r4, [pc, #40]	; (8003040 <__libc_init_array+0x44>)
 8003016:	1ba4      	subs	r4, r4, r6
 8003018:	10a4      	asrs	r4, r4, #2
 800301a:	42a5      	cmp	r5, r4
 800301c:	d105      	bne.n	800302a <__libc_init_array+0x2e>
 800301e:	bd70      	pop	{r4, r5, r6, pc}
 8003020:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003024:	4798      	blx	r3
 8003026:	3501      	adds	r5, #1
 8003028:	e7ee      	b.n	8003008 <__libc_init_array+0xc>
 800302a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800302e:	4798      	blx	r3
 8003030:	3501      	adds	r5, #1
 8003032:	e7f2      	b.n	800301a <__libc_init_array+0x1e>
 8003034:	08008f4c 	.word	0x08008f4c
 8003038:	08008f4c 	.word	0x08008f4c
 800303c:	08008f4c 	.word	0x08008f4c
 8003040:	08008f50 	.word	0x08008f50

08003044 <siprintf>:
 8003044:	b40e      	push	{r1, r2, r3}
 8003046:	f44f 7102 	mov.w	r1, #520	; 0x208
 800304a:	b500      	push	{lr}
 800304c:	b09c      	sub	sp, #112	; 0x70
 800304e:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003052:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003056:	9104      	str	r1, [sp, #16]
 8003058:	9107      	str	r1, [sp, #28]
 800305a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800305e:	ab1d      	add	r3, sp, #116	; 0x74
 8003060:	9002      	str	r0, [sp, #8]
 8003062:	9006      	str	r0, [sp, #24]
 8003064:	4808      	ldr	r0, [pc, #32]	; (8003088 <siprintf+0x44>)
 8003066:	f853 2b04 	ldr.w	r2, [r3], #4
 800306a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800306e:	6800      	ldr	r0, [r0, #0]
 8003070:	a902      	add	r1, sp, #8
 8003072:	9301      	str	r3, [sp, #4]
 8003074:	f000 f910 	bl	8003298 <_svfiprintf_r>
 8003078:	2200      	movs	r2, #0
 800307a:	9b02      	ldr	r3, [sp, #8]
 800307c:	701a      	strb	r2, [r3, #0]
 800307e:	b01c      	add	sp, #112	; 0x70
 8003080:	f85d eb04 	ldr.w	lr, [sp], #4
 8003084:	b003      	add	sp, #12
 8003086:	4770      	bx	lr
 8003088:	20000008 	.word	0x20000008

0800308c <_strtol_l.isra.0>:
 800308c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003090:	4680      	mov	r8, r0
 8003092:	4689      	mov	r9, r1
 8003094:	4692      	mov	sl, r2
 8003096:	461f      	mov	r7, r3
 8003098:	468b      	mov	fp, r1
 800309a:	465d      	mov	r5, fp
 800309c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800309e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80030a2:	f000 f889 	bl	80031b8 <__locale_ctype_ptr_l>
 80030a6:	4420      	add	r0, r4
 80030a8:	7846      	ldrb	r6, [r0, #1]
 80030aa:	f016 0608 	ands.w	r6, r6, #8
 80030ae:	d10b      	bne.n	80030c8 <_strtol_l.isra.0+0x3c>
 80030b0:	2c2d      	cmp	r4, #45	; 0x2d
 80030b2:	d10b      	bne.n	80030cc <_strtol_l.isra.0+0x40>
 80030b4:	2601      	movs	r6, #1
 80030b6:	782c      	ldrb	r4, [r5, #0]
 80030b8:	f10b 0502 	add.w	r5, fp, #2
 80030bc:	b167      	cbz	r7, 80030d8 <_strtol_l.isra.0+0x4c>
 80030be:	2f10      	cmp	r7, #16
 80030c0:	d114      	bne.n	80030ec <_strtol_l.isra.0+0x60>
 80030c2:	2c30      	cmp	r4, #48	; 0x30
 80030c4:	d00a      	beq.n	80030dc <_strtol_l.isra.0+0x50>
 80030c6:	e011      	b.n	80030ec <_strtol_l.isra.0+0x60>
 80030c8:	46ab      	mov	fp, r5
 80030ca:	e7e6      	b.n	800309a <_strtol_l.isra.0+0xe>
 80030cc:	2c2b      	cmp	r4, #43	; 0x2b
 80030ce:	bf04      	itt	eq
 80030d0:	782c      	ldrbeq	r4, [r5, #0]
 80030d2:	f10b 0502 	addeq.w	r5, fp, #2
 80030d6:	e7f1      	b.n	80030bc <_strtol_l.isra.0+0x30>
 80030d8:	2c30      	cmp	r4, #48	; 0x30
 80030da:	d127      	bne.n	800312c <_strtol_l.isra.0+0xa0>
 80030dc:	782b      	ldrb	r3, [r5, #0]
 80030de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80030e2:	2b58      	cmp	r3, #88	; 0x58
 80030e4:	d14b      	bne.n	800317e <_strtol_l.isra.0+0xf2>
 80030e6:	2710      	movs	r7, #16
 80030e8:	786c      	ldrb	r4, [r5, #1]
 80030ea:	3502      	adds	r5, #2
 80030ec:	2e00      	cmp	r6, #0
 80030ee:	bf0c      	ite	eq
 80030f0:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80030f4:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80030f8:	2200      	movs	r2, #0
 80030fa:	fbb1 fef7 	udiv	lr, r1, r7
 80030fe:	4610      	mov	r0, r2
 8003100:	fb07 1c1e 	mls	ip, r7, lr, r1
 8003104:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8003108:	2b09      	cmp	r3, #9
 800310a:	d811      	bhi.n	8003130 <_strtol_l.isra.0+0xa4>
 800310c:	461c      	mov	r4, r3
 800310e:	42a7      	cmp	r7, r4
 8003110:	dd1d      	ble.n	800314e <_strtol_l.isra.0+0xc2>
 8003112:	1c53      	adds	r3, r2, #1
 8003114:	d007      	beq.n	8003126 <_strtol_l.isra.0+0x9a>
 8003116:	4586      	cmp	lr, r0
 8003118:	d316      	bcc.n	8003148 <_strtol_l.isra.0+0xbc>
 800311a:	d101      	bne.n	8003120 <_strtol_l.isra.0+0x94>
 800311c:	45a4      	cmp	ip, r4
 800311e:	db13      	blt.n	8003148 <_strtol_l.isra.0+0xbc>
 8003120:	2201      	movs	r2, #1
 8003122:	fb00 4007 	mla	r0, r0, r7, r4
 8003126:	f815 4b01 	ldrb.w	r4, [r5], #1
 800312a:	e7eb      	b.n	8003104 <_strtol_l.isra.0+0x78>
 800312c:	270a      	movs	r7, #10
 800312e:	e7dd      	b.n	80030ec <_strtol_l.isra.0+0x60>
 8003130:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8003134:	2b19      	cmp	r3, #25
 8003136:	d801      	bhi.n	800313c <_strtol_l.isra.0+0xb0>
 8003138:	3c37      	subs	r4, #55	; 0x37
 800313a:	e7e8      	b.n	800310e <_strtol_l.isra.0+0x82>
 800313c:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8003140:	2b19      	cmp	r3, #25
 8003142:	d804      	bhi.n	800314e <_strtol_l.isra.0+0xc2>
 8003144:	3c57      	subs	r4, #87	; 0x57
 8003146:	e7e2      	b.n	800310e <_strtol_l.isra.0+0x82>
 8003148:	f04f 32ff 	mov.w	r2, #4294967295
 800314c:	e7eb      	b.n	8003126 <_strtol_l.isra.0+0x9a>
 800314e:	1c53      	adds	r3, r2, #1
 8003150:	d108      	bne.n	8003164 <_strtol_l.isra.0+0xd8>
 8003152:	2322      	movs	r3, #34	; 0x22
 8003154:	4608      	mov	r0, r1
 8003156:	f8c8 3000 	str.w	r3, [r8]
 800315a:	f1ba 0f00 	cmp.w	sl, #0
 800315e:	d107      	bne.n	8003170 <_strtol_l.isra.0+0xe4>
 8003160:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003164:	b106      	cbz	r6, 8003168 <_strtol_l.isra.0+0xdc>
 8003166:	4240      	negs	r0, r0
 8003168:	f1ba 0f00 	cmp.w	sl, #0
 800316c:	d00c      	beq.n	8003188 <_strtol_l.isra.0+0xfc>
 800316e:	b122      	cbz	r2, 800317a <_strtol_l.isra.0+0xee>
 8003170:	3d01      	subs	r5, #1
 8003172:	f8ca 5000 	str.w	r5, [sl]
 8003176:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800317a:	464d      	mov	r5, r9
 800317c:	e7f9      	b.n	8003172 <_strtol_l.isra.0+0xe6>
 800317e:	2430      	movs	r4, #48	; 0x30
 8003180:	2f00      	cmp	r7, #0
 8003182:	d1b3      	bne.n	80030ec <_strtol_l.isra.0+0x60>
 8003184:	2708      	movs	r7, #8
 8003186:	e7b1      	b.n	80030ec <_strtol_l.isra.0+0x60>
 8003188:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800318c <strtol>:
 800318c:	4b08      	ldr	r3, [pc, #32]	; (80031b0 <strtol+0x24>)
 800318e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003190:	681c      	ldr	r4, [r3, #0]
 8003192:	4d08      	ldr	r5, [pc, #32]	; (80031b4 <strtol+0x28>)
 8003194:	6a23      	ldr	r3, [r4, #32]
 8003196:	2b00      	cmp	r3, #0
 8003198:	bf08      	it	eq
 800319a:	462b      	moveq	r3, r5
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	4613      	mov	r3, r2
 80031a0:	460a      	mov	r2, r1
 80031a2:	4601      	mov	r1, r0
 80031a4:	4620      	mov	r0, r4
 80031a6:	f7ff ff71 	bl	800308c <_strtol_l.isra.0>
 80031aa:	b003      	add	sp, #12
 80031ac:	bd30      	pop	{r4, r5, pc}
 80031ae:	bf00      	nop
 80031b0:	20000008 	.word	0x20000008
 80031b4:	2000006c 	.word	0x2000006c

080031b8 <__locale_ctype_ptr_l>:
 80031b8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80031bc:	4770      	bx	lr

080031be <__ascii_mbtowc>:
 80031be:	b082      	sub	sp, #8
 80031c0:	b901      	cbnz	r1, 80031c4 <__ascii_mbtowc+0x6>
 80031c2:	a901      	add	r1, sp, #4
 80031c4:	b142      	cbz	r2, 80031d8 <__ascii_mbtowc+0x1a>
 80031c6:	b14b      	cbz	r3, 80031dc <__ascii_mbtowc+0x1e>
 80031c8:	7813      	ldrb	r3, [r2, #0]
 80031ca:	600b      	str	r3, [r1, #0]
 80031cc:	7812      	ldrb	r2, [r2, #0]
 80031ce:	1c10      	adds	r0, r2, #0
 80031d0:	bf18      	it	ne
 80031d2:	2001      	movne	r0, #1
 80031d4:	b002      	add	sp, #8
 80031d6:	4770      	bx	lr
 80031d8:	4610      	mov	r0, r2
 80031da:	e7fb      	b.n	80031d4 <__ascii_mbtowc+0x16>
 80031dc:	f06f 0001 	mvn.w	r0, #1
 80031e0:	e7f8      	b.n	80031d4 <__ascii_mbtowc+0x16>

080031e2 <__ssputs_r>:
 80031e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031e6:	688e      	ldr	r6, [r1, #8]
 80031e8:	4682      	mov	sl, r0
 80031ea:	429e      	cmp	r6, r3
 80031ec:	460c      	mov	r4, r1
 80031ee:	4691      	mov	r9, r2
 80031f0:	4698      	mov	r8, r3
 80031f2:	d835      	bhi.n	8003260 <__ssputs_r+0x7e>
 80031f4:	898a      	ldrh	r2, [r1, #12]
 80031f6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80031fa:	d031      	beq.n	8003260 <__ssputs_r+0x7e>
 80031fc:	2302      	movs	r3, #2
 80031fe:	6825      	ldr	r5, [r4, #0]
 8003200:	6909      	ldr	r1, [r1, #16]
 8003202:	1a6f      	subs	r7, r5, r1
 8003204:	6965      	ldr	r5, [r4, #20]
 8003206:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800320a:	fb95 f5f3 	sdiv	r5, r5, r3
 800320e:	f108 0301 	add.w	r3, r8, #1
 8003212:	443b      	add	r3, r7
 8003214:	429d      	cmp	r5, r3
 8003216:	bf38      	it	cc
 8003218:	461d      	movcc	r5, r3
 800321a:	0553      	lsls	r3, r2, #21
 800321c:	d531      	bpl.n	8003282 <__ssputs_r+0xa0>
 800321e:	4629      	mov	r1, r5
 8003220:	f000 fb52 	bl	80038c8 <_malloc_r>
 8003224:	4606      	mov	r6, r0
 8003226:	b950      	cbnz	r0, 800323e <__ssputs_r+0x5c>
 8003228:	230c      	movs	r3, #12
 800322a:	f8ca 3000 	str.w	r3, [sl]
 800322e:	89a3      	ldrh	r3, [r4, #12]
 8003230:	f04f 30ff 	mov.w	r0, #4294967295
 8003234:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003238:	81a3      	strh	r3, [r4, #12]
 800323a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800323e:	463a      	mov	r2, r7
 8003240:	6921      	ldr	r1, [r4, #16]
 8003242:	f000 fad0 	bl	80037e6 <memcpy>
 8003246:	89a3      	ldrh	r3, [r4, #12]
 8003248:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800324c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003250:	81a3      	strh	r3, [r4, #12]
 8003252:	6126      	str	r6, [r4, #16]
 8003254:	443e      	add	r6, r7
 8003256:	6026      	str	r6, [r4, #0]
 8003258:	4646      	mov	r6, r8
 800325a:	6165      	str	r5, [r4, #20]
 800325c:	1bed      	subs	r5, r5, r7
 800325e:	60a5      	str	r5, [r4, #8]
 8003260:	4546      	cmp	r6, r8
 8003262:	bf28      	it	cs
 8003264:	4646      	movcs	r6, r8
 8003266:	4649      	mov	r1, r9
 8003268:	4632      	mov	r2, r6
 800326a:	6820      	ldr	r0, [r4, #0]
 800326c:	f000 fac6 	bl	80037fc <memmove>
 8003270:	68a3      	ldr	r3, [r4, #8]
 8003272:	2000      	movs	r0, #0
 8003274:	1b9b      	subs	r3, r3, r6
 8003276:	60a3      	str	r3, [r4, #8]
 8003278:	6823      	ldr	r3, [r4, #0]
 800327a:	441e      	add	r6, r3
 800327c:	6026      	str	r6, [r4, #0]
 800327e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003282:	462a      	mov	r2, r5
 8003284:	f000 fb7e 	bl	8003984 <_realloc_r>
 8003288:	4606      	mov	r6, r0
 800328a:	2800      	cmp	r0, #0
 800328c:	d1e1      	bne.n	8003252 <__ssputs_r+0x70>
 800328e:	6921      	ldr	r1, [r4, #16]
 8003290:	4650      	mov	r0, sl
 8003292:	f000 facd 	bl	8003830 <_free_r>
 8003296:	e7c7      	b.n	8003228 <__ssputs_r+0x46>

08003298 <_svfiprintf_r>:
 8003298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800329c:	b09d      	sub	sp, #116	; 0x74
 800329e:	9303      	str	r3, [sp, #12]
 80032a0:	898b      	ldrh	r3, [r1, #12]
 80032a2:	4680      	mov	r8, r0
 80032a4:	061c      	lsls	r4, r3, #24
 80032a6:	460d      	mov	r5, r1
 80032a8:	4616      	mov	r6, r2
 80032aa:	d50f      	bpl.n	80032cc <_svfiprintf_r+0x34>
 80032ac:	690b      	ldr	r3, [r1, #16]
 80032ae:	b96b      	cbnz	r3, 80032cc <_svfiprintf_r+0x34>
 80032b0:	2140      	movs	r1, #64	; 0x40
 80032b2:	f000 fb09 	bl	80038c8 <_malloc_r>
 80032b6:	6028      	str	r0, [r5, #0]
 80032b8:	6128      	str	r0, [r5, #16]
 80032ba:	b928      	cbnz	r0, 80032c8 <_svfiprintf_r+0x30>
 80032bc:	230c      	movs	r3, #12
 80032be:	f8c8 3000 	str.w	r3, [r8]
 80032c2:	f04f 30ff 	mov.w	r0, #4294967295
 80032c6:	e0c4      	b.n	8003452 <_svfiprintf_r+0x1ba>
 80032c8:	2340      	movs	r3, #64	; 0x40
 80032ca:	616b      	str	r3, [r5, #20]
 80032cc:	2300      	movs	r3, #0
 80032ce:	9309      	str	r3, [sp, #36]	; 0x24
 80032d0:	2320      	movs	r3, #32
 80032d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032d6:	2330      	movs	r3, #48	; 0x30
 80032d8:	f04f 0b01 	mov.w	fp, #1
 80032dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80032e0:	4637      	mov	r7, r6
 80032e2:	463c      	mov	r4, r7
 80032e4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d13c      	bne.n	8003366 <_svfiprintf_r+0xce>
 80032ec:	ebb7 0a06 	subs.w	sl, r7, r6
 80032f0:	d00b      	beq.n	800330a <_svfiprintf_r+0x72>
 80032f2:	4653      	mov	r3, sl
 80032f4:	4632      	mov	r2, r6
 80032f6:	4629      	mov	r1, r5
 80032f8:	4640      	mov	r0, r8
 80032fa:	f7ff ff72 	bl	80031e2 <__ssputs_r>
 80032fe:	3001      	adds	r0, #1
 8003300:	f000 80a2 	beq.w	8003448 <_svfiprintf_r+0x1b0>
 8003304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003306:	4453      	add	r3, sl
 8003308:	9309      	str	r3, [sp, #36]	; 0x24
 800330a:	783b      	ldrb	r3, [r7, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	f000 809b 	beq.w	8003448 <_svfiprintf_r+0x1b0>
 8003312:	2300      	movs	r3, #0
 8003314:	f04f 32ff 	mov.w	r2, #4294967295
 8003318:	9304      	str	r3, [sp, #16]
 800331a:	9307      	str	r3, [sp, #28]
 800331c:	9205      	str	r2, [sp, #20]
 800331e:	9306      	str	r3, [sp, #24]
 8003320:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003324:	931a      	str	r3, [sp, #104]	; 0x68
 8003326:	2205      	movs	r2, #5
 8003328:	7821      	ldrb	r1, [r4, #0]
 800332a:	4850      	ldr	r0, [pc, #320]	; (800346c <_svfiprintf_r+0x1d4>)
 800332c:	f000 fa4d 	bl	80037ca <memchr>
 8003330:	1c67      	adds	r7, r4, #1
 8003332:	9b04      	ldr	r3, [sp, #16]
 8003334:	b9d8      	cbnz	r0, 800336e <_svfiprintf_r+0xd6>
 8003336:	06d9      	lsls	r1, r3, #27
 8003338:	bf44      	itt	mi
 800333a:	2220      	movmi	r2, #32
 800333c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003340:	071a      	lsls	r2, r3, #28
 8003342:	bf44      	itt	mi
 8003344:	222b      	movmi	r2, #43	; 0x2b
 8003346:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800334a:	7822      	ldrb	r2, [r4, #0]
 800334c:	2a2a      	cmp	r2, #42	; 0x2a
 800334e:	d016      	beq.n	800337e <_svfiprintf_r+0xe6>
 8003350:	2100      	movs	r1, #0
 8003352:	200a      	movs	r0, #10
 8003354:	9a07      	ldr	r2, [sp, #28]
 8003356:	4627      	mov	r7, r4
 8003358:	783b      	ldrb	r3, [r7, #0]
 800335a:	3401      	adds	r4, #1
 800335c:	3b30      	subs	r3, #48	; 0x30
 800335e:	2b09      	cmp	r3, #9
 8003360:	d950      	bls.n	8003404 <_svfiprintf_r+0x16c>
 8003362:	b1c9      	cbz	r1, 8003398 <_svfiprintf_r+0x100>
 8003364:	e011      	b.n	800338a <_svfiprintf_r+0xf2>
 8003366:	2b25      	cmp	r3, #37	; 0x25
 8003368:	d0c0      	beq.n	80032ec <_svfiprintf_r+0x54>
 800336a:	4627      	mov	r7, r4
 800336c:	e7b9      	b.n	80032e2 <_svfiprintf_r+0x4a>
 800336e:	4a3f      	ldr	r2, [pc, #252]	; (800346c <_svfiprintf_r+0x1d4>)
 8003370:	463c      	mov	r4, r7
 8003372:	1a80      	subs	r0, r0, r2
 8003374:	fa0b f000 	lsl.w	r0, fp, r0
 8003378:	4318      	orrs	r0, r3
 800337a:	9004      	str	r0, [sp, #16]
 800337c:	e7d3      	b.n	8003326 <_svfiprintf_r+0x8e>
 800337e:	9a03      	ldr	r2, [sp, #12]
 8003380:	1d11      	adds	r1, r2, #4
 8003382:	6812      	ldr	r2, [r2, #0]
 8003384:	9103      	str	r1, [sp, #12]
 8003386:	2a00      	cmp	r2, #0
 8003388:	db01      	blt.n	800338e <_svfiprintf_r+0xf6>
 800338a:	9207      	str	r2, [sp, #28]
 800338c:	e004      	b.n	8003398 <_svfiprintf_r+0x100>
 800338e:	4252      	negs	r2, r2
 8003390:	f043 0302 	orr.w	r3, r3, #2
 8003394:	9207      	str	r2, [sp, #28]
 8003396:	9304      	str	r3, [sp, #16]
 8003398:	783b      	ldrb	r3, [r7, #0]
 800339a:	2b2e      	cmp	r3, #46	; 0x2e
 800339c:	d10d      	bne.n	80033ba <_svfiprintf_r+0x122>
 800339e:	787b      	ldrb	r3, [r7, #1]
 80033a0:	1c79      	adds	r1, r7, #1
 80033a2:	2b2a      	cmp	r3, #42	; 0x2a
 80033a4:	d132      	bne.n	800340c <_svfiprintf_r+0x174>
 80033a6:	9b03      	ldr	r3, [sp, #12]
 80033a8:	3702      	adds	r7, #2
 80033aa:	1d1a      	adds	r2, r3, #4
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	9203      	str	r2, [sp, #12]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	bfb8      	it	lt
 80033b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80033b8:	9305      	str	r3, [sp, #20]
 80033ba:	4c2d      	ldr	r4, [pc, #180]	; (8003470 <_svfiprintf_r+0x1d8>)
 80033bc:	2203      	movs	r2, #3
 80033be:	7839      	ldrb	r1, [r7, #0]
 80033c0:	4620      	mov	r0, r4
 80033c2:	f000 fa02 	bl	80037ca <memchr>
 80033c6:	b138      	cbz	r0, 80033d8 <_svfiprintf_r+0x140>
 80033c8:	2340      	movs	r3, #64	; 0x40
 80033ca:	1b00      	subs	r0, r0, r4
 80033cc:	fa03 f000 	lsl.w	r0, r3, r0
 80033d0:	9b04      	ldr	r3, [sp, #16]
 80033d2:	3701      	adds	r7, #1
 80033d4:	4303      	orrs	r3, r0
 80033d6:	9304      	str	r3, [sp, #16]
 80033d8:	7839      	ldrb	r1, [r7, #0]
 80033da:	2206      	movs	r2, #6
 80033dc:	4825      	ldr	r0, [pc, #148]	; (8003474 <_svfiprintf_r+0x1dc>)
 80033de:	1c7e      	adds	r6, r7, #1
 80033e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80033e4:	f000 f9f1 	bl	80037ca <memchr>
 80033e8:	2800      	cmp	r0, #0
 80033ea:	d035      	beq.n	8003458 <_svfiprintf_r+0x1c0>
 80033ec:	4b22      	ldr	r3, [pc, #136]	; (8003478 <_svfiprintf_r+0x1e0>)
 80033ee:	b9fb      	cbnz	r3, 8003430 <_svfiprintf_r+0x198>
 80033f0:	9b03      	ldr	r3, [sp, #12]
 80033f2:	3307      	adds	r3, #7
 80033f4:	f023 0307 	bic.w	r3, r3, #7
 80033f8:	3308      	adds	r3, #8
 80033fa:	9303      	str	r3, [sp, #12]
 80033fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033fe:	444b      	add	r3, r9
 8003400:	9309      	str	r3, [sp, #36]	; 0x24
 8003402:	e76d      	b.n	80032e0 <_svfiprintf_r+0x48>
 8003404:	fb00 3202 	mla	r2, r0, r2, r3
 8003408:	2101      	movs	r1, #1
 800340a:	e7a4      	b.n	8003356 <_svfiprintf_r+0xbe>
 800340c:	2300      	movs	r3, #0
 800340e:	240a      	movs	r4, #10
 8003410:	4618      	mov	r0, r3
 8003412:	9305      	str	r3, [sp, #20]
 8003414:	460f      	mov	r7, r1
 8003416:	783a      	ldrb	r2, [r7, #0]
 8003418:	3101      	adds	r1, #1
 800341a:	3a30      	subs	r2, #48	; 0x30
 800341c:	2a09      	cmp	r2, #9
 800341e:	d903      	bls.n	8003428 <_svfiprintf_r+0x190>
 8003420:	2b00      	cmp	r3, #0
 8003422:	d0ca      	beq.n	80033ba <_svfiprintf_r+0x122>
 8003424:	9005      	str	r0, [sp, #20]
 8003426:	e7c8      	b.n	80033ba <_svfiprintf_r+0x122>
 8003428:	fb04 2000 	mla	r0, r4, r0, r2
 800342c:	2301      	movs	r3, #1
 800342e:	e7f1      	b.n	8003414 <_svfiprintf_r+0x17c>
 8003430:	ab03      	add	r3, sp, #12
 8003432:	9300      	str	r3, [sp, #0]
 8003434:	462a      	mov	r2, r5
 8003436:	4b11      	ldr	r3, [pc, #68]	; (800347c <_svfiprintf_r+0x1e4>)
 8003438:	a904      	add	r1, sp, #16
 800343a:	4640      	mov	r0, r8
 800343c:	f3af 8000 	nop.w
 8003440:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003444:	4681      	mov	r9, r0
 8003446:	d1d9      	bne.n	80033fc <_svfiprintf_r+0x164>
 8003448:	89ab      	ldrh	r3, [r5, #12]
 800344a:	065b      	lsls	r3, r3, #25
 800344c:	f53f af39 	bmi.w	80032c2 <_svfiprintf_r+0x2a>
 8003450:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003452:	b01d      	add	sp, #116	; 0x74
 8003454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003458:	ab03      	add	r3, sp, #12
 800345a:	9300      	str	r3, [sp, #0]
 800345c:	462a      	mov	r2, r5
 800345e:	4b07      	ldr	r3, [pc, #28]	; (800347c <_svfiprintf_r+0x1e4>)
 8003460:	a904      	add	r1, sp, #16
 8003462:	4640      	mov	r0, r8
 8003464:	f000 f884 	bl	8003570 <_printf_i>
 8003468:	e7ea      	b.n	8003440 <_svfiprintf_r+0x1a8>
 800346a:	bf00      	nop
 800346c:	08008e16 	.word	0x08008e16
 8003470:	08008e1c 	.word	0x08008e1c
 8003474:	08008e20 	.word	0x08008e20
 8003478:	00000000 	.word	0x00000000
 800347c:	080031e3 	.word	0x080031e3

08003480 <_printf_common>:
 8003480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003484:	4691      	mov	r9, r2
 8003486:	461f      	mov	r7, r3
 8003488:	688a      	ldr	r2, [r1, #8]
 800348a:	690b      	ldr	r3, [r1, #16]
 800348c:	4606      	mov	r6, r0
 800348e:	4293      	cmp	r3, r2
 8003490:	bfb8      	it	lt
 8003492:	4613      	movlt	r3, r2
 8003494:	f8c9 3000 	str.w	r3, [r9]
 8003498:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800349c:	460c      	mov	r4, r1
 800349e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034a2:	b112      	cbz	r2, 80034aa <_printf_common+0x2a>
 80034a4:	3301      	adds	r3, #1
 80034a6:	f8c9 3000 	str.w	r3, [r9]
 80034aa:	6823      	ldr	r3, [r4, #0]
 80034ac:	0699      	lsls	r1, r3, #26
 80034ae:	bf42      	ittt	mi
 80034b0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80034b4:	3302      	addmi	r3, #2
 80034b6:	f8c9 3000 	strmi.w	r3, [r9]
 80034ba:	6825      	ldr	r5, [r4, #0]
 80034bc:	f015 0506 	ands.w	r5, r5, #6
 80034c0:	d107      	bne.n	80034d2 <_printf_common+0x52>
 80034c2:	f104 0a19 	add.w	sl, r4, #25
 80034c6:	68e3      	ldr	r3, [r4, #12]
 80034c8:	f8d9 2000 	ldr.w	r2, [r9]
 80034cc:	1a9b      	subs	r3, r3, r2
 80034ce:	429d      	cmp	r5, r3
 80034d0:	db2a      	blt.n	8003528 <_printf_common+0xa8>
 80034d2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80034d6:	6822      	ldr	r2, [r4, #0]
 80034d8:	3300      	adds	r3, #0
 80034da:	bf18      	it	ne
 80034dc:	2301      	movne	r3, #1
 80034de:	0692      	lsls	r2, r2, #26
 80034e0:	d42f      	bmi.n	8003542 <_printf_common+0xc2>
 80034e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80034e6:	4639      	mov	r1, r7
 80034e8:	4630      	mov	r0, r6
 80034ea:	47c0      	blx	r8
 80034ec:	3001      	adds	r0, #1
 80034ee:	d022      	beq.n	8003536 <_printf_common+0xb6>
 80034f0:	6823      	ldr	r3, [r4, #0]
 80034f2:	68e5      	ldr	r5, [r4, #12]
 80034f4:	f003 0306 	and.w	r3, r3, #6
 80034f8:	2b04      	cmp	r3, #4
 80034fa:	bf18      	it	ne
 80034fc:	2500      	movne	r5, #0
 80034fe:	f8d9 2000 	ldr.w	r2, [r9]
 8003502:	f04f 0900 	mov.w	r9, #0
 8003506:	bf08      	it	eq
 8003508:	1aad      	subeq	r5, r5, r2
 800350a:	68a3      	ldr	r3, [r4, #8]
 800350c:	6922      	ldr	r2, [r4, #16]
 800350e:	bf08      	it	eq
 8003510:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003514:	4293      	cmp	r3, r2
 8003516:	bfc4      	itt	gt
 8003518:	1a9b      	subgt	r3, r3, r2
 800351a:	18ed      	addgt	r5, r5, r3
 800351c:	341a      	adds	r4, #26
 800351e:	454d      	cmp	r5, r9
 8003520:	d11b      	bne.n	800355a <_printf_common+0xda>
 8003522:	2000      	movs	r0, #0
 8003524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003528:	2301      	movs	r3, #1
 800352a:	4652      	mov	r2, sl
 800352c:	4639      	mov	r1, r7
 800352e:	4630      	mov	r0, r6
 8003530:	47c0      	blx	r8
 8003532:	3001      	adds	r0, #1
 8003534:	d103      	bne.n	800353e <_printf_common+0xbe>
 8003536:	f04f 30ff 	mov.w	r0, #4294967295
 800353a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800353e:	3501      	adds	r5, #1
 8003540:	e7c1      	b.n	80034c6 <_printf_common+0x46>
 8003542:	2030      	movs	r0, #48	; 0x30
 8003544:	18e1      	adds	r1, r4, r3
 8003546:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003550:	4422      	add	r2, r4
 8003552:	3302      	adds	r3, #2
 8003554:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003558:	e7c3      	b.n	80034e2 <_printf_common+0x62>
 800355a:	2301      	movs	r3, #1
 800355c:	4622      	mov	r2, r4
 800355e:	4639      	mov	r1, r7
 8003560:	4630      	mov	r0, r6
 8003562:	47c0      	blx	r8
 8003564:	3001      	adds	r0, #1
 8003566:	d0e6      	beq.n	8003536 <_printf_common+0xb6>
 8003568:	f109 0901 	add.w	r9, r9, #1
 800356c:	e7d7      	b.n	800351e <_printf_common+0x9e>
	...

08003570 <_printf_i>:
 8003570:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003574:	4617      	mov	r7, r2
 8003576:	7e0a      	ldrb	r2, [r1, #24]
 8003578:	b085      	sub	sp, #20
 800357a:	2a6e      	cmp	r2, #110	; 0x6e
 800357c:	4698      	mov	r8, r3
 800357e:	4606      	mov	r6, r0
 8003580:	460c      	mov	r4, r1
 8003582:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003584:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003588:	f000 80bc 	beq.w	8003704 <_printf_i+0x194>
 800358c:	d81a      	bhi.n	80035c4 <_printf_i+0x54>
 800358e:	2a63      	cmp	r2, #99	; 0x63
 8003590:	d02e      	beq.n	80035f0 <_printf_i+0x80>
 8003592:	d80a      	bhi.n	80035aa <_printf_i+0x3a>
 8003594:	2a00      	cmp	r2, #0
 8003596:	f000 80c8 	beq.w	800372a <_printf_i+0x1ba>
 800359a:	2a58      	cmp	r2, #88	; 0x58
 800359c:	f000 808a 	beq.w	80036b4 <_printf_i+0x144>
 80035a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035a4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80035a8:	e02a      	b.n	8003600 <_printf_i+0x90>
 80035aa:	2a64      	cmp	r2, #100	; 0x64
 80035ac:	d001      	beq.n	80035b2 <_printf_i+0x42>
 80035ae:	2a69      	cmp	r2, #105	; 0x69
 80035b0:	d1f6      	bne.n	80035a0 <_printf_i+0x30>
 80035b2:	6821      	ldr	r1, [r4, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	f011 0f80 	tst.w	r1, #128	; 0x80
 80035ba:	d023      	beq.n	8003604 <_printf_i+0x94>
 80035bc:	1d11      	adds	r1, r2, #4
 80035be:	6019      	str	r1, [r3, #0]
 80035c0:	6813      	ldr	r3, [r2, #0]
 80035c2:	e027      	b.n	8003614 <_printf_i+0xa4>
 80035c4:	2a73      	cmp	r2, #115	; 0x73
 80035c6:	f000 80b4 	beq.w	8003732 <_printf_i+0x1c2>
 80035ca:	d808      	bhi.n	80035de <_printf_i+0x6e>
 80035cc:	2a6f      	cmp	r2, #111	; 0x6f
 80035ce:	d02a      	beq.n	8003626 <_printf_i+0xb6>
 80035d0:	2a70      	cmp	r2, #112	; 0x70
 80035d2:	d1e5      	bne.n	80035a0 <_printf_i+0x30>
 80035d4:	680a      	ldr	r2, [r1, #0]
 80035d6:	f042 0220 	orr.w	r2, r2, #32
 80035da:	600a      	str	r2, [r1, #0]
 80035dc:	e003      	b.n	80035e6 <_printf_i+0x76>
 80035de:	2a75      	cmp	r2, #117	; 0x75
 80035e0:	d021      	beq.n	8003626 <_printf_i+0xb6>
 80035e2:	2a78      	cmp	r2, #120	; 0x78
 80035e4:	d1dc      	bne.n	80035a0 <_printf_i+0x30>
 80035e6:	2278      	movs	r2, #120	; 0x78
 80035e8:	496f      	ldr	r1, [pc, #444]	; (80037a8 <_printf_i+0x238>)
 80035ea:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80035ee:	e064      	b.n	80036ba <_printf_i+0x14a>
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80035f6:	1d11      	adds	r1, r2, #4
 80035f8:	6019      	str	r1, [r3, #0]
 80035fa:	6813      	ldr	r3, [r2, #0]
 80035fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003600:	2301      	movs	r3, #1
 8003602:	e0a3      	b.n	800374c <_printf_i+0x1dc>
 8003604:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003608:	f102 0104 	add.w	r1, r2, #4
 800360c:	6019      	str	r1, [r3, #0]
 800360e:	d0d7      	beq.n	80035c0 <_printf_i+0x50>
 8003610:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003614:	2b00      	cmp	r3, #0
 8003616:	da03      	bge.n	8003620 <_printf_i+0xb0>
 8003618:	222d      	movs	r2, #45	; 0x2d
 800361a:	425b      	negs	r3, r3
 800361c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003620:	4962      	ldr	r1, [pc, #392]	; (80037ac <_printf_i+0x23c>)
 8003622:	220a      	movs	r2, #10
 8003624:	e017      	b.n	8003656 <_printf_i+0xe6>
 8003626:	6820      	ldr	r0, [r4, #0]
 8003628:	6819      	ldr	r1, [r3, #0]
 800362a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800362e:	d003      	beq.n	8003638 <_printf_i+0xc8>
 8003630:	1d08      	adds	r0, r1, #4
 8003632:	6018      	str	r0, [r3, #0]
 8003634:	680b      	ldr	r3, [r1, #0]
 8003636:	e006      	b.n	8003646 <_printf_i+0xd6>
 8003638:	f010 0f40 	tst.w	r0, #64	; 0x40
 800363c:	f101 0004 	add.w	r0, r1, #4
 8003640:	6018      	str	r0, [r3, #0]
 8003642:	d0f7      	beq.n	8003634 <_printf_i+0xc4>
 8003644:	880b      	ldrh	r3, [r1, #0]
 8003646:	2a6f      	cmp	r2, #111	; 0x6f
 8003648:	bf14      	ite	ne
 800364a:	220a      	movne	r2, #10
 800364c:	2208      	moveq	r2, #8
 800364e:	4957      	ldr	r1, [pc, #348]	; (80037ac <_printf_i+0x23c>)
 8003650:	2000      	movs	r0, #0
 8003652:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003656:	6865      	ldr	r5, [r4, #4]
 8003658:	2d00      	cmp	r5, #0
 800365a:	60a5      	str	r5, [r4, #8]
 800365c:	f2c0 809c 	blt.w	8003798 <_printf_i+0x228>
 8003660:	6820      	ldr	r0, [r4, #0]
 8003662:	f020 0004 	bic.w	r0, r0, #4
 8003666:	6020      	str	r0, [r4, #0]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d13f      	bne.n	80036ec <_printf_i+0x17c>
 800366c:	2d00      	cmp	r5, #0
 800366e:	f040 8095 	bne.w	800379c <_printf_i+0x22c>
 8003672:	4675      	mov	r5, lr
 8003674:	2a08      	cmp	r2, #8
 8003676:	d10b      	bne.n	8003690 <_printf_i+0x120>
 8003678:	6823      	ldr	r3, [r4, #0]
 800367a:	07da      	lsls	r2, r3, #31
 800367c:	d508      	bpl.n	8003690 <_printf_i+0x120>
 800367e:	6923      	ldr	r3, [r4, #16]
 8003680:	6862      	ldr	r2, [r4, #4]
 8003682:	429a      	cmp	r2, r3
 8003684:	bfde      	ittt	le
 8003686:	2330      	movle	r3, #48	; 0x30
 8003688:	f805 3c01 	strble.w	r3, [r5, #-1]
 800368c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003690:	ebae 0305 	sub.w	r3, lr, r5
 8003694:	6123      	str	r3, [r4, #16]
 8003696:	f8cd 8000 	str.w	r8, [sp]
 800369a:	463b      	mov	r3, r7
 800369c:	aa03      	add	r2, sp, #12
 800369e:	4621      	mov	r1, r4
 80036a0:	4630      	mov	r0, r6
 80036a2:	f7ff feed 	bl	8003480 <_printf_common>
 80036a6:	3001      	adds	r0, #1
 80036a8:	d155      	bne.n	8003756 <_printf_i+0x1e6>
 80036aa:	f04f 30ff 	mov.w	r0, #4294967295
 80036ae:	b005      	add	sp, #20
 80036b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80036b4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80036b8:	493c      	ldr	r1, [pc, #240]	; (80037ac <_printf_i+0x23c>)
 80036ba:	6822      	ldr	r2, [r4, #0]
 80036bc:	6818      	ldr	r0, [r3, #0]
 80036be:	f012 0f80 	tst.w	r2, #128	; 0x80
 80036c2:	f100 0504 	add.w	r5, r0, #4
 80036c6:	601d      	str	r5, [r3, #0]
 80036c8:	d001      	beq.n	80036ce <_printf_i+0x15e>
 80036ca:	6803      	ldr	r3, [r0, #0]
 80036cc:	e002      	b.n	80036d4 <_printf_i+0x164>
 80036ce:	0655      	lsls	r5, r2, #25
 80036d0:	d5fb      	bpl.n	80036ca <_printf_i+0x15a>
 80036d2:	8803      	ldrh	r3, [r0, #0]
 80036d4:	07d0      	lsls	r0, r2, #31
 80036d6:	bf44      	itt	mi
 80036d8:	f042 0220 	orrmi.w	r2, r2, #32
 80036dc:	6022      	strmi	r2, [r4, #0]
 80036de:	b91b      	cbnz	r3, 80036e8 <_printf_i+0x178>
 80036e0:	6822      	ldr	r2, [r4, #0]
 80036e2:	f022 0220 	bic.w	r2, r2, #32
 80036e6:	6022      	str	r2, [r4, #0]
 80036e8:	2210      	movs	r2, #16
 80036ea:	e7b1      	b.n	8003650 <_printf_i+0xe0>
 80036ec:	4675      	mov	r5, lr
 80036ee:	fbb3 f0f2 	udiv	r0, r3, r2
 80036f2:	fb02 3310 	mls	r3, r2, r0, r3
 80036f6:	5ccb      	ldrb	r3, [r1, r3]
 80036f8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80036fc:	4603      	mov	r3, r0
 80036fe:	2800      	cmp	r0, #0
 8003700:	d1f5      	bne.n	80036ee <_printf_i+0x17e>
 8003702:	e7b7      	b.n	8003674 <_printf_i+0x104>
 8003704:	6808      	ldr	r0, [r1, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	f010 0f80 	tst.w	r0, #128	; 0x80
 800370c:	6949      	ldr	r1, [r1, #20]
 800370e:	d004      	beq.n	800371a <_printf_i+0x1aa>
 8003710:	1d10      	adds	r0, r2, #4
 8003712:	6018      	str	r0, [r3, #0]
 8003714:	6813      	ldr	r3, [r2, #0]
 8003716:	6019      	str	r1, [r3, #0]
 8003718:	e007      	b.n	800372a <_printf_i+0x1ba>
 800371a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800371e:	f102 0004 	add.w	r0, r2, #4
 8003722:	6018      	str	r0, [r3, #0]
 8003724:	6813      	ldr	r3, [r2, #0]
 8003726:	d0f6      	beq.n	8003716 <_printf_i+0x1a6>
 8003728:	8019      	strh	r1, [r3, #0]
 800372a:	2300      	movs	r3, #0
 800372c:	4675      	mov	r5, lr
 800372e:	6123      	str	r3, [r4, #16]
 8003730:	e7b1      	b.n	8003696 <_printf_i+0x126>
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	1d11      	adds	r1, r2, #4
 8003736:	6019      	str	r1, [r3, #0]
 8003738:	6815      	ldr	r5, [r2, #0]
 800373a:	2100      	movs	r1, #0
 800373c:	6862      	ldr	r2, [r4, #4]
 800373e:	4628      	mov	r0, r5
 8003740:	f000 f843 	bl	80037ca <memchr>
 8003744:	b108      	cbz	r0, 800374a <_printf_i+0x1da>
 8003746:	1b40      	subs	r0, r0, r5
 8003748:	6060      	str	r0, [r4, #4]
 800374a:	6863      	ldr	r3, [r4, #4]
 800374c:	6123      	str	r3, [r4, #16]
 800374e:	2300      	movs	r3, #0
 8003750:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003754:	e79f      	b.n	8003696 <_printf_i+0x126>
 8003756:	6923      	ldr	r3, [r4, #16]
 8003758:	462a      	mov	r2, r5
 800375a:	4639      	mov	r1, r7
 800375c:	4630      	mov	r0, r6
 800375e:	47c0      	blx	r8
 8003760:	3001      	adds	r0, #1
 8003762:	d0a2      	beq.n	80036aa <_printf_i+0x13a>
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	079b      	lsls	r3, r3, #30
 8003768:	d507      	bpl.n	800377a <_printf_i+0x20a>
 800376a:	2500      	movs	r5, #0
 800376c:	f104 0919 	add.w	r9, r4, #25
 8003770:	68e3      	ldr	r3, [r4, #12]
 8003772:	9a03      	ldr	r2, [sp, #12]
 8003774:	1a9b      	subs	r3, r3, r2
 8003776:	429d      	cmp	r5, r3
 8003778:	db05      	blt.n	8003786 <_printf_i+0x216>
 800377a:	68e0      	ldr	r0, [r4, #12]
 800377c:	9b03      	ldr	r3, [sp, #12]
 800377e:	4298      	cmp	r0, r3
 8003780:	bfb8      	it	lt
 8003782:	4618      	movlt	r0, r3
 8003784:	e793      	b.n	80036ae <_printf_i+0x13e>
 8003786:	2301      	movs	r3, #1
 8003788:	464a      	mov	r2, r9
 800378a:	4639      	mov	r1, r7
 800378c:	4630      	mov	r0, r6
 800378e:	47c0      	blx	r8
 8003790:	3001      	adds	r0, #1
 8003792:	d08a      	beq.n	80036aa <_printf_i+0x13a>
 8003794:	3501      	adds	r5, #1
 8003796:	e7eb      	b.n	8003770 <_printf_i+0x200>
 8003798:	2b00      	cmp	r3, #0
 800379a:	d1a7      	bne.n	80036ec <_printf_i+0x17c>
 800379c:	780b      	ldrb	r3, [r1, #0]
 800379e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80037a6:	e765      	b.n	8003674 <_printf_i+0x104>
 80037a8:	08008e38 	.word	0x08008e38
 80037ac:	08008e27 	.word	0x08008e27

080037b0 <__ascii_wctomb>:
 80037b0:	b149      	cbz	r1, 80037c6 <__ascii_wctomb+0x16>
 80037b2:	2aff      	cmp	r2, #255	; 0xff
 80037b4:	bf8b      	itete	hi
 80037b6:	238a      	movhi	r3, #138	; 0x8a
 80037b8:	700a      	strbls	r2, [r1, #0]
 80037ba:	6003      	strhi	r3, [r0, #0]
 80037bc:	2001      	movls	r0, #1
 80037be:	bf88      	it	hi
 80037c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80037c4:	4770      	bx	lr
 80037c6:	4608      	mov	r0, r1
 80037c8:	4770      	bx	lr

080037ca <memchr>:
 80037ca:	b510      	push	{r4, lr}
 80037cc:	b2c9      	uxtb	r1, r1
 80037ce:	4402      	add	r2, r0
 80037d0:	4290      	cmp	r0, r2
 80037d2:	4603      	mov	r3, r0
 80037d4:	d101      	bne.n	80037da <memchr+0x10>
 80037d6:	2000      	movs	r0, #0
 80037d8:	bd10      	pop	{r4, pc}
 80037da:	781c      	ldrb	r4, [r3, #0]
 80037dc:	3001      	adds	r0, #1
 80037de:	428c      	cmp	r4, r1
 80037e0:	d1f6      	bne.n	80037d0 <memchr+0x6>
 80037e2:	4618      	mov	r0, r3
 80037e4:	bd10      	pop	{r4, pc}

080037e6 <memcpy>:
 80037e6:	b510      	push	{r4, lr}
 80037e8:	1e43      	subs	r3, r0, #1
 80037ea:	440a      	add	r2, r1
 80037ec:	4291      	cmp	r1, r2
 80037ee:	d100      	bne.n	80037f2 <memcpy+0xc>
 80037f0:	bd10      	pop	{r4, pc}
 80037f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80037f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80037fa:	e7f7      	b.n	80037ec <memcpy+0x6>

080037fc <memmove>:
 80037fc:	4288      	cmp	r0, r1
 80037fe:	b510      	push	{r4, lr}
 8003800:	eb01 0302 	add.w	r3, r1, r2
 8003804:	d803      	bhi.n	800380e <memmove+0x12>
 8003806:	1e42      	subs	r2, r0, #1
 8003808:	4299      	cmp	r1, r3
 800380a:	d10c      	bne.n	8003826 <memmove+0x2a>
 800380c:	bd10      	pop	{r4, pc}
 800380e:	4298      	cmp	r0, r3
 8003810:	d2f9      	bcs.n	8003806 <memmove+0xa>
 8003812:	1881      	adds	r1, r0, r2
 8003814:	1ad2      	subs	r2, r2, r3
 8003816:	42d3      	cmn	r3, r2
 8003818:	d100      	bne.n	800381c <memmove+0x20>
 800381a:	bd10      	pop	{r4, pc}
 800381c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003820:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003824:	e7f7      	b.n	8003816 <memmove+0x1a>
 8003826:	f811 4b01 	ldrb.w	r4, [r1], #1
 800382a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800382e:	e7eb      	b.n	8003808 <memmove+0xc>

08003830 <_free_r>:
 8003830:	b538      	push	{r3, r4, r5, lr}
 8003832:	4605      	mov	r5, r0
 8003834:	2900      	cmp	r1, #0
 8003836:	d043      	beq.n	80038c0 <_free_r+0x90>
 8003838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800383c:	1f0c      	subs	r4, r1, #4
 800383e:	2b00      	cmp	r3, #0
 8003840:	bfb8      	it	lt
 8003842:	18e4      	addlt	r4, r4, r3
 8003844:	f000 f8d4 	bl	80039f0 <__malloc_lock>
 8003848:	4a1e      	ldr	r2, [pc, #120]	; (80038c4 <_free_r+0x94>)
 800384a:	6813      	ldr	r3, [r2, #0]
 800384c:	4610      	mov	r0, r2
 800384e:	b933      	cbnz	r3, 800385e <_free_r+0x2e>
 8003850:	6063      	str	r3, [r4, #4]
 8003852:	6014      	str	r4, [r2, #0]
 8003854:	4628      	mov	r0, r5
 8003856:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800385a:	f000 b8ca 	b.w	80039f2 <__malloc_unlock>
 800385e:	42a3      	cmp	r3, r4
 8003860:	d90b      	bls.n	800387a <_free_r+0x4a>
 8003862:	6821      	ldr	r1, [r4, #0]
 8003864:	1862      	adds	r2, r4, r1
 8003866:	4293      	cmp	r3, r2
 8003868:	bf01      	itttt	eq
 800386a:	681a      	ldreq	r2, [r3, #0]
 800386c:	685b      	ldreq	r3, [r3, #4]
 800386e:	1852      	addeq	r2, r2, r1
 8003870:	6022      	streq	r2, [r4, #0]
 8003872:	6063      	str	r3, [r4, #4]
 8003874:	6004      	str	r4, [r0, #0]
 8003876:	e7ed      	b.n	8003854 <_free_r+0x24>
 8003878:	4613      	mov	r3, r2
 800387a:	685a      	ldr	r2, [r3, #4]
 800387c:	b10a      	cbz	r2, 8003882 <_free_r+0x52>
 800387e:	42a2      	cmp	r2, r4
 8003880:	d9fa      	bls.n	8003878 <_free_r+0x48>
 8003882:	6819      	ldr	r1, [r3, #0]
 8003884:	1858      	adds	r0, r3, r1
 8003886:	42a0      	cmp	r0, r4
 8003888:	d10b      	bne.n	80038a2 <_free_r+0x72>
 800388a:	6820      	ldr	r0, [r4, #0]
 800388c:	4401      	add	r1, r0
 800388e:	1858      	adds	r0, r3, r1
 8003890:	4282      	cmp	r2, r0
 8003892:	6019      	str	r1, [r3, #0]
 8003894:	d1de      	bne.n	8003854 <_free_r+0x24>
 8003896:	6810      	ldr	r0, [r2, #0]
 8003898:	6852      	ldr	r2, [r2, #4]
 800389a:	4401      	add	r1, r0
 800389c:	6019      	str	r1, [r3, #0]
 800389e:	605a      	str	r2, [r3, #4]
 80038a0:	e7d8      	b.n	8003854 <_free_r+0x24>
 80038a2:	d902      	bls.n	80038aa <_free_r+0x7a>
 80038a4:	230c      	movs	r3, #12
 80038a6:	602b      	str	r3, [r5, #0]
 80038a8:	e7d4      	b.n	8003854 <_free_r+0x24>
 80038aa:	6820      	ldr	r0, [r4, #0]
 80038ac:	1821      	adds	r1, r4, r0
 80038ae:	428a      	cmp	r2, r1
 80038b0:	bf01      	itttt	eq
 80038b2:	6811      	ldreq	r1, [r2, #0]
 80038b4:	6852      	ldreq	r2, [r2, #4]
 80038b6:	1809      	addeq	r1, r1, r0
 80038b8:	6021      	streq	r1, [r4, #0]
 80038ba:	6062      	str	r2, [r4, #4]
 80038bc:	605c      	str	r4, [r3, #4]
 80038be:	e7c9      	b.n	8003854 <_free_r+0x24>
 80038c0:	bd38      	pop	{r3, r4, r5, pc}
 80038c2:	bf00      	nop
 80038c4:	200001fc 	.word	0x200001fc

080038c8 <_malloc_r>:
 80038c8:	b570      	push	{r4, r5, r6, lr}
 80038ca:	1ccd      	adds	r5, r1, #3
 80038cc:	f025 0503 	bic.w	r5, r5, #3
 80038d0:	3508      	adds	r5, #8
 80038d2:	2d0c      	cmp	r5, #12
 80038d4:	bf38      	it	cc
 80038d6:	250c      	movcc	r5, #12
 80038d8:	2d00      	cmp	r5, #0
 80038da:	4606      	mov	r6, r0
 80038dc:	db01      	blt.n	80038e2 <_malloc_r+0x1a>
 80038de:	42a9      	cmp	r1, r5
 80038e0:	d903      	bls.n	80038ea <_malloc_r+0x22>
 80038e2:	230c      	movs	r3, #12
 80038e4:	6033      	str	r3, [r6, #0]
 80038e6:	2000      	movs	r0, #0
 80038e8:	bd70      	pop	{r4, r5, r6, pc}
 80038ea:	f000 f881 	bl	80039f0 <__malloc_lock>
 80038ee:	4a23      	ldr	r2, [pc, #140]	; (800397c <_malloc_r+0xb4>)
 80038f0:	6814      	ldr	r4, [r2, #0]
 80038f2:	4621      	mov	r1, r4
 80038f4:	b991      	cbnz	r1, 800391c <_malloc_r+0x54>
 80038f6:	4c22      	ldr	r4, [pc, #136]	; (8003980 <_malloc_r+0xb8>)
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	b91b      	cbnz	r3, 8003904 <_malloc_r+0x3c>
 80038fc:	4630      	mov	r0, r6
 80038fe:	f000 f867 	bl	80039d0 <_sbrk_r>
 8003902:	6020      	str	r0, [r4, #0]
 8003904:	4629      	mov	r1, r5
 8003906:	4630      	mov	r0, r6
 8003908:	f000 f862 	bl	80039d0 <_sbrk_r>
 800390c:	1c43      	adds	r3, r0, #1
 800390e:	d126      	bne.n	800395e <_malloc_r+0x96>
 8003910:	230c      	movs	r3, #12
 8003912:	4630      	mov	r0, r6
 8003914:	6033      	str	r3, [r6, #0]
 8003916:	f000 f86c 	bl	80039f2 <__malloc_unlock>
 800391a:	e7e4      	b.n	80038e6 <_malloc_r+0x1e>
 800391c:	680b      	ldr	r3, [r1, #0]
 800391e:	1b5b      	subs	r3, r3, r5
 8003920:	d41a      	bmi.n	8003958 <_malloc_r+0x90>
 8003922:	2b0b      	cmp	r3, #11
 8003924:	d90f      	bls.n	8003946 <_malloc_r+0x7e>
 8003926:	600b      	str	r3, [r1, #0]
 8003928:	18cc      	adds	r4, r1, r3
 800392a:	50cd      	str	r5, [r1, r3]
 800392c:	4630      	mov	r0, r6
 800392e:	f000 f860 	bl	80039f2 <__malloc_unlock>
 8003932:	f104 000b 	add.w	r0, r4, #11
 8003936:	1d23      	adds	r3, r4, #4
 8003938:	f020 0007 	bic.w	r0, r0, #7
 800393c:	1ac3      	subs	r3, r0, r3
 800393e:	d01b      	beq.n	8003978 <_malloc_r+0xb0>
 8003940:	425a      	negs	r2, r3
 8003942:	50e2      	str	r2, [r4, r3]
 8003944:	bd70      	pop	{r4, r5, r6, pc}
 8003946:	428c      	cmp	r4, r1
 8003948:	bf0b      	itete	eq
 800394a:	6863      	ldreq	r3, [r4, #4]
 800394c:	684b      	ldrne	r3, [r1, #4]
 800394e:	6013      	streq	r3, [r2, #0]
 8003950:	6063      	strne	r3, [r4, #4]
 8003952:	bf18      	it	ne
 8003954:	460c      	movne	r4, r1
 8003956:	e7e9      	b.n	800392c <_malloc_r+0x64>
 8003958:	460c      	mov	r4, r1
 800395a:	6849      	ldr	r1, [r1, #4]
 800395c:	e7ca      	b.n	80038f4 <_malloc_r+0x2c>
 800395e:	1cc4      	adds	r4, r0, #3
 8003960:	f024 0403 	bic.w	r4, r4, #3
 8003964:	42a0      	cmp	r0, r4
 8003966:	d005      	beq.n	8003974 <_malloc_r+0xac>
 8003968:	1a21      	subs	r1, r4, r0
 800396a:	4630      	mov	r0, r6
 800396c:	f000 f830 	bl	80039d0 <_sbrk_r>
 8003970:	3001      	adds	r0, #1
 8003972:	d0cd      	beq.n	8003910 <_malloc_r+0x48>
 8003974:	6025      	str	r5, [r4, #0]
 8003976:	e7d9      	b.n	800392c <_malloc_r+0x64>
 8003978:	bd70      	pop	{r4, r5, r6, pc}
 800397a:	bf00      	nop
 800397c:	200001fc 	.word	0x200001fc
 8003980:	20000200 	.word	0x20000200

08003984 <_realloc_r>:
 8003984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003986:	4607      	mov	r7, r0
 8003988:	4614      	mov	r4, r2
 800398a:	460e      	mov	r6, r1
 800398c:	b921      	cbnz	r1, 8003998 <_realloc_r+0x14>
 800398e:	4611      	mov	r1, r2
 8003990:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003994:	f7ff bf98 	b.w	80038c8 <_malloc_r>
 8003998:	b922      	cbnz	r2, 80039a4 <_realloc_r+0x20>
 800399a:	f7ff ff49 	bl	8003830 <_free_r>
 800399e:	4625      	mov	r5, r4
 80039a0:	4628      	mov	r0, r5
 80039a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039a4:	f000 f826 	bl	80039f4 <_malloc_usable_size_r>
 80039a8:	4284      	cmp	r4, r0
 80039aa:	d90f      	bls.n	80039cc <_realloc_r+0x48>
 80039ac:	4621      	mov	r1, r4
 80039ae:	4638      	mov	r0, r7
 80039b0:	f7ff ff8a 	bl	80038c8 <_malloc_r>
 80039b4:	4605      	mov	r5, r0
 80039b6:	2800      	cmp	r0, #0
 80039b8:	d0f2      	beq.n	80039a0 <_realloc_r+0x1c>
 80039ba:	4631      	mov	r1, r6
 80039bc:	4622      	mov	r2, r4
 80039be:	f7ff ff12 	bl	80037e6 <memcpy>
 80039c2:	4631      	mov	r1, r6
 80039c4:	4638      	mov	r0, r7
 80039c6:	f7ff ff33 	bl	8003830 <_free_r>
 80039ca:	e7e9      	b.n	80039a0 <_realloc_r+0x1c>
 80039cc:	4635      	mov	r5, r6
 80039ce:	e7e7      	b.n	80039a0 <_realloc_r+0x1c>

080039d0 <_sbrk_r>:
 80039d0:	b538      	push	{r3, r4, r5, lr}
 80039d2:	2300      	movs	r3, #0
 80039d4:	4c05      	ldr	r4, [pc, #20]	; (80039ec <_sbrk_r+0x1c>)
 80039d6:	4605      	mov	r5, r0
 80039d8:	4608      	mov	r0, r1
 80039da:	6023      	str	r3, [r4, #0]
 80039dc:	f000 f814 	bl	8003a08 <_sbrk>
 80039e0:	1c43      	adds	r3, r0, #1
 80039e2:	d102      	bne.n	80039ea <_sbrk_r+0x1a>
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	b103      	cbz	r3, 80039ea <_sbrk_r+0x1a>
 80039e8:	602b      	str	r3, [r5, #0]
 80039ea:	bd38      	pop	{r3, r4, r5, pc}
 80039ec:	20000634 	.word	0x20000634

080039f0 <__malloc_lock>:
 80039f0:	4770      	bx	lr

080039f2 <__malloc_unlock>:
 80039f2:	4770      	bx	lr

080039f4 <_malloc_usable_size_r>:
 80039f4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80039f8:	2800      	cmp	r0, #0
 80039fa:	f1a0 0004 	sub.w	r0, r0, #4
 80039fe:	bfbc      	itt	lt
 8003a00:	580b      	ldrlt	r3, [r1, r0]
 8003a02:	18c0      	addlt	r0, r0, r3
 8003a04:	4770      	bx	lr
	...

08003a08 <_sbrk>:
 8003a08:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <_sbrk+0x14>)
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	6819      	ldr	r1, [r3, #0]
 8003a0e:	b909      	cbnz	r1, 8003a14 <_sbrk+0xc>
 8003a10:	4903      	ldr	r1, [pc, #12]	; (8003a20 <_sbrk+0x18>)
 8003a12:	6019      	str	r1, [r3, #0]
 8003a14:	6818      	ldr	r0, [r3, #0]
 8003a16:	4402      	add	r2, r0
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	4770      	bx	lr
 8003a1c:	20000204 	.word	0x20000204
 8003a20:	20000638 	.word	0x20000638

08003a24 <_init>:
 8003a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a26:	bf00      	nop
 8003a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a2a:	bc08      	pop	{r3}
 8003a2c:	469e      	mov	lr, r3
 8003a2e:	4770      	bx	lr

08003a30 <_fini>:
 8003a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a32:	bf00      	nop
 8003a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a36:	bc08      	pop	{r3}
 8003a38:	469e      	mov	lr, r3
 8003a3a:	4770      	bx	lr
