--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_clk_i
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
vfat2_data_8_i<8> |    3.887(R)|      SLOW  |    0.105(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_9_i<8> |    3.737(R)|      SLOW  |    0.557(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_10_i<8>|    2.262(R)|      SLOW  |    1.232(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_11_i<8>|    3.923(R)|      SLOW  |   -0.004(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_12_i<8>|    6.063(R)|      SLOW  |   -0.803(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_13_i<8>|    2.395(R)|      SLOW  |    0.831(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_14_i<8>|    3.017(R)|      SLOW  |    0.852(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_15_i<8>|    4.554(R)|      SLOW  |    0.521(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_dvalid_i<2> |    5.300(R)|      SLOW  |    0.642(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_dvalid_i<3> |    8.970(R)|      SLOW  |    0.063(R)|      FAST  |vfat2_clk         |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock fpga_clk_i to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
vfat2_t1_n_o|        16.206(R)|      SLOW  |        10.098(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_t1_p_o|        16.164(R)|      SLOW  |        10.082(R)|      FAST  |vfat2_clk         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    4.816|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
------------------+---------------+---------+
Source Pad        |Destination Pad|  Delay  |
------------------+---------------+---------+
cdce_pll_locked_i |leds_o<0>      |   20.751|
fpga_clk_i        |cdce_pri_n_o   |   14.855|
fpga_clk_i        |cdce_pri_p_o   |   14.813|
fpga_clk_i        |vfat2_mclk_n_o |   15.521|
fpga_clk_i        |vfat2_mclk_p_o |   15.479|
vfat2_data_8_i<0> |fpga_test_io<4>|   15.415|
vfat2_data_8_i<1> |fpga_test_io<4>|   15.155|
vfat2_data_8_i<2> |fpga_test_io<4>|   15.664|
vfat2_data_8_i<3> |fpga_test_io<4>|   15.884|
vfat2_data_8_i<4> |fpga_test_io<4>|   15.712|
vfat2_data_8_i<5> |fpga_test_io<4>|   15.497|
vfat2_data_8_i<6> |fpga_test_io<4>|   20.191|
vfat2_data_8_i<7> |fpga_test_io<4>|   21.123|
vfat2_data_9_i<0> |fpga_test_io<4>|   17.440|
vfat2_data_9_i<1> |fpga_test_io<4>|   16.525|
vfat2_data_9_i<2> |fpga_test_io<4>|   17.284|
vfat2_data_9_i<3> |fpga_test_io<4>|   16.718|
vfat2_data_9_i<4> |fpga_test_io<4>|   16.512|
vfat2_data_9_i<5> |fpga_test_io<4>|   16.272|
vfat2_data_9_i<6> |fpga_test_io<4>|   21.164|
vfat2_data_9_i<7> |fpga_test_io<4>|   21.665|
vfat2_data_10_i<0>|fpga_test_io<4>|   16.763|
vfat2_data_10_i<1>|fpga_test_io<4>|   16.323|
vfat2_data_10_i<2>|fpga_test_io<4>|   15.919|
vfat2_data_10_i<3>|fpga_test_io<4>|   16.095|
vfat2_data_10_i<4>|fpga_test_io<4>|   16.326|
vfat2_data_10_i<5>|fpga_test_io<4>|   16.352|
vfat2_data_10_i<6>|fpga_test_io<4>|   16.260|
vfat2_data_10_i<7>|fpga_test_io<4>|   16.117|
vfat2_data_11_i<0>|fpga_test_io<4>|   15.759|
vfat2_data_11_i<1>|fpga_test_io<4>|   17.091|
vfat2_data_11_i<2>|fpga_test_io<4>|   14.503|
vfat2_data_11_i<3>|fpga_test_io<4>|   14.868|
vfat2_data_11_i<4>|fpga_test_io<4>|   14.889|
vfat2_data_11_i<5>|fpga_test_io<4>|   14.659|
vfat2_data_11_i<6>|fpga_test_io<4>|   14.272|
vfat2_data_11_i<7>|fpga_test_io<4>|   13.866|
vfat2_data_12_i<0>|fpga_test_io<4>|   18.236|
vfat2_data_12_i<1>|fpga_test_io<4>|   18.423|
vfat2_data_12_i<2>|fpga_test_io<4>|   17.109|
vfat2_data_12_i<3>|fpga_test_io<4>|   17.800|
vfat2_data_12_i<4>|fpga_test_io<4>|   17.122|
vfat2_data_12_i<5>|fpga_test_io<4>|   17.995|
vfat2_data_12_i<6>|fpga_test_io<4>|   15.576|
vfat2_data_12_i<7>|fpga_test_io<4>|   15.121|
vfat2_data_13_i<0>|fpga_test_io<4>|   17.292|
vfat2_data_13_i<1>|fpga_test_io<4>|   20.390|
vfat2_data_13_i<2>|fpga_test_io<4>|   17.292|
vfat2_data_13_i<3>|fpga_test_io<4>|   19.180|
vfat2_data_13_i<4>|fpga_test_io<4>|   17.279|
vfat2_data_13_i<5>|fpga_test_io<4>|   17.969|
vfat2_data_13_i<6>|fpga_test_io<4>|   16.484|
vfat2_data_13_i<7>|fpga_test_io<4>|   16.872|
------------------+---------------+---------+


Analysis completed Sat Nov 15 17:40:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 363 MB



