#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May 22 17:47:07 2023
# Process ID: 15072
# Current directory: C:/Users/penta/Documents/BikeRadar/Bajie7020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15700 C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.xpr
# Log file: C:/Users/penta/Documents/BikeRadar/Bajie7020/vivado.log
# Journal file: C:/Users/penta/Documents/BikeRadar/Bajie7020\vivado.jou
# Running On: Penta0308-E402N, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 2, Host memory: 8446 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/penta/Documents/digilent-vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 1243.488 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd}
Reading block design file <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_160M
Adding component instance block -- xilinx.com:ip:xfft:9.1 - xfft_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - hdmi_dvi2rgb_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_gp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - xfft_axi_dma
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /xfft_axi_dma/M_AXIS_MM2S. Setting parameter on /xfft_axi_dma/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_acp
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_hdmi
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - hdmi_axi_dma
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_IOP from address space /xfft_axi_dma/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0 from address space /xfft_axi_dma/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_IOP from address space /xfft_axi_dma/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0 from address space /xfft_axi_dma/Data_S2MM.
Successfully read diagram <bajie7020> from block design file <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd>
open_bd_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1243.488 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets TMDS_0_1] [get_bd_intf_nets hdmi_dvi2rgb_0_RGB] [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_nets hdmi_dvi2rgb_0_aPixelClkLckd] [get_bd_cells hdmi_dvi2rgb_0]
delete_bd_objs [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_nets hdmi_dvi2rgb_0_PixelClk] [get_bd_nets hdmi_dvi2rgb_0_pLocked] [get_bd_nets rst_ps7_0_hdmi_peripheral_reset] [get_bd_cells v_vid_in_axi4s_0]
delete_bd_objs [get_bd_intf_ports TMDS_0]
delete_bd_objs [get_bd_cells rst_ps7_0_hdmi]
create_bd_port -dir I -from 8 -to 0 RFB_D
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:selectio_wiz:5.1 selectio_wiz_0
INFO: [Device 21-403] Loading part xc7z020clg400-1
The HP banks in device are  && local var set to 0 && devicetype is 3
create_bd_cell: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1718.578 ; gain = 382.762
endgroup
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
set_property -dict [list CONFIG.BUS_SIG_TYPE {DIFF} CONFIG.BUS_IO_STD {LVDS_25} CONFIG.SELIO_ACTIVE_EDGE {DDR} CONFIG.USE_SERIALIZATION {true} CONFIG.SYSTEM_DATA_WIDTH {4} CONFIG.CLK_DELAY {NONE} CONFIG.SERIALIZATION_FACTOR {4} CONFIG.SYSTEM_DATA_WIDTH {4} CONFIG.SELIO_INTERFACE_TYPE {NETWORKING} CONFIG.SELIO_CLK_SIG_TYPE {DIFF} CONFIG.SELIO_CLK_IO_STD {LVDS_25} CONFIG.CLK_FWD_SIG_TYPE {DIFF} CONFIG.CLK_FWD_IO_STD {LVDS_25}] [get_bd_cells selectio_wiz_0]
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
set_property -dict [list CONFIG.SELIO_CLK_BUF {MMCM}] [get_bd_cells selectio_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_ds_buf_0]
set_property name util_ds_buf_rfb_fclk [get_bd_cells util_ds_buf_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property name util_ds_buf_rfb_dclk [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_pins util_ds_buf_rfb_fclk/IBUF_OUT] [get_bd_pins selectio_wiz_0/clk_div_in]
connect_bd_net [get_bd_pins util_ds_buf_rfb_dclk/IBUF_OUT] [get_bd_pins selectio_wiz_0/clk_in]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins util_ds_buf_rfb_dclk/CLK_IN_D]
endgroup
set_property name RFB_DCLK [get_bd_intf_ports CLK_IN_D_0]
set_property name RFB_DATA [get_bd_ports RFB_D]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins util_ds_buf_rfb_fclk/CLK_IN_D]
endgroup
set_property name RFB_FCLK [get_bd_intf_ports CLK_IN_D_0]
startgroup
make_bd_pins_external  [get_bd_pins selectio_wiz_0/data_in_from_pins_p]
endgroup
set_property name RFB_DATA_P [get_bd_ports data_in_from_pins_p_0]
startgroup
make_bd_pins_external  [get_bd_pins selectio_wiz_0/data_in_from_pins_n]
endgroup
set_property name RFB_DATA_N [get_bd_ports data_in_from_pins_n_0]
delete_bd_objs [get_bd_ports RFB_DATA]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.IS_ACLK_ASYNC {1}] [get_bd_cells axis_data_fifo_0]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axis_subset_converter_0/aclk]
disconnect_bd_net /rst_ps7_0_160M_peripheral_aresetn [get_bd_pins axis_subset_converter_0/aresetn]
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins hdmi_axi_dma/S_AXIS_S2MM] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
set_property -dict [list CONFIG.FREQ_HZ {48000000}] [get_bd_intf_ports RFB_FCLK]
set_property -dict [list CONFIG.FREQ_HZ {288000000}] [get_bd_intf_ports RFB_DCLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property name proc_sys_reset_rfb_fclk [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins proc_sys_reset_rfb_fclk/peripheral_reset] [get_bd_pins selectio_wiz_0/io_reset]
connect_bd_net [get_bd_pins util_ds_buf_rfb_fclk/IBUF_OUT] [get_bd_pins proc_sys_reset_rfb_fclk/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_rfb_fclk/ext_reset_in] [get_bd_pins rst_ps7_0_160M/peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_rfb_fclk/peripheral_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins util_ds_buf_rfb_fclk/IBUF_OUT]
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
startgroup
set_property -dict [list CONFIG.SERIALIZATION_FACTOR {6} CONFIG.SYSTEM_DATA_WIDTH {4} CONFIG.SELIO_INTERFACE_TYPE {NETWORKING}] [get_bd_cells selectio_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.S_TUSER_WIDTH.VALUE_SRC USER CONFIG.S_TID_WIDTH.VALUE_SRC USER CONFIG.S_TDEST_WIDTH.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TUSER_WIDTH {0} CONFIG.S_HAS_TLAST {0} CONFIG.TLAST_REMAP {1'b0}] [get_bd_cells axis_subset_converter_0]
endgroup
connect_bd_net [get_bd_pins axis_subset_converter_0/s_axis_tdata] [get_bd_pins selectio_wiz_0/data_in_to_device]
connect_bd_net [get_bd_pins axis_subset_converter_0/s_axis_tready] [get_bd_pins axis_subset_converter_0/s_axis_tvalid]
connect_bd_net [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins util_ds_buf_rfb_fclk/IBUF_OUT]
connect_bd_net [get_bd_pins axis_subset_converter_0/aresetn] [get_bd_pins proc_sys_reset_rfb_fclk/peripheral_aresetn]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
set_property name xlconstant_32_0 [get_bd_cells xlconstant_0]
copy_bd_objs /  [get_bd_cells {xlconstant_32_0}]
set_property name xlconstant_4_0 [get_bd_cells xlconstant_32_1]
connect_bd_net [get_bd_pins xlconstant_4_0/dout] [get_bd_pins selectio_wiz_0/bitslip]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
regenerate_bd_layout
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
reset_run bajie7020_xbar_4_synth_1
reset_run bajie7020_xbar_3_synth_1
reset_run bajie7020_axis_subset_converter_0_2_synth_1
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/utils_1/imports/synth_1/bajie7020_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/bajie7020_wrapper.dcp
launch_runs synth_1 -jobs 2
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0'
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_acp/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_acp/m00_couplers/auto_pc/M_AXI(0)
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_interconnect_acp/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_interconnect_acp/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_interconnect_acp/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selectio_wiz_0/bitslip'(4) to pin '/xlconstant_4_0/dout'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_interconnect_acp/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_interconnect_acp/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_interconnect_acp/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selectio_wiz_0/bitslip'(4) to pin '/xlconstant_4_0/dout'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/sim/bajie7020.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hdl/bajie7020_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axis_subset_converter_0_2/bajie7020_axis_subset_converter_0_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_rfb_fclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_rfb_dclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_rfb_fclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_acp/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hw_handoff/bajie7020.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_0, cache-ID = 5d69b385679b439f; cache size = 267.252 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_1, cache-ID = ab867f42b49afac6; cache size = 267.252 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_2, cache-ID = b8ac2585e3167f4f; cache size = 267.252 MB.
[Mon May 22 18:35:36 2023] Launched bajie7020_xbar_4_synth_1, bajie7020_xbar_3_synth_1, bajie7020_axis_subset_converter_0_2_synth_1, bajie7020_util_ds_buf_0_1_synth_1, bajie7020_selectio_wiz_0_0_synth_1, bajie7020_axis_data_fifo_0_0_synth_1, bajie7020_proc_sys_reset_0_0_synth_1, bajie7020_util_ds_buf_0_0_synth_1...
Run output will be captured here:
bajie7020_xbar_4_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_4_synth_1/runme.log
bajie7020_xbar_3_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_3_synth_1/runme.log
bajie7020_axis_subset_converter_0_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axis_subset_converter_0_2_synth_1/runme.log
bajie7020_util_ds_buf_0_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_util_ds_buf_0_1_synth_1/runme.log
bajie7020_selectio_wiz_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_selectio_wiz_0_0_synth_1/runme.log
bajie7020_axis_data_fifo_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axis_data_fifo_0_0_synth_1/runme.log
bajie7020_proc_sys_reset_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_proc_sys_reset_0_0_synth_1/runme.log
bajie7020_util_ds_buf_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_util_ds_buf_0_0_synth_1/runme.log
[Mon May 22 18:35:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:37 ; elapsed = 00:01:29 . Memory (MB): peak = 1966.711 ; gain = 35.965
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4}] [get_bd_cells xlconstant_4_0]
endgroup
create_bd_port -dir I RFB_DVALID
delete_bd_objs [get_bd_nets axis_subset_converter_0_s_axis_tready]
connect_bd_net [get_bd_ports RFB_DVALID] [get_bd_pins axis_subset_converter_0/s_axis_tvalid]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axis_data_fifo_0_0/bajie7020_axis_data_fifo_0_0.dcp' for cell 'bajie7020_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axis_subset_converter_0_2/bajie7020_axis_subset_converter_0_2.dcp' for cell 'bajie7020_i/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.dcp' for cell 'bajie7020_i/hdmi_axi_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_proc_sys_reset_0_0/bajie7020_proc_sys_reset_0_0.dcp' for cell 'bajie7020_i/proc_sys_reset_rfb_fclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_processing_system7_0_0/bajie7020_processing_system7_0_0.dcp' for cell 'bajie7020_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_rst_ps7_0_200M_0/bajie7020_rst_ps7_0_200M_0.dcp' for cell 'bajie7020_i/rst_ps7_0_160M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_selectio_wiz_0_0/bajie7020_selectio_wiz_0_0.dcp' for cell 'bajie7020_i/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_1/bajie7020_util_ds_buf_0_1.dcp' for cell 'bajie7020_i/util_ds_buf_rfb_dclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_0/bajie7020_util_ds_buf_0_0.dcp' for cell 'bajie7020_i/util_ds_buf_rfb_fclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xfft_0_0/bajie7020_xfft_0_0.dcp' for cell 'bajie7020_i/xfft_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.dcp' for cell 'bajie7020_i/xfft_axi_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_4/bajie7020_xbar_4.dcp' for cell 'bajie7020_i/axi_interconnect_acp/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1.dcp' for cell 'bajie7020_i/axi_interconnect_acp/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_3/bajie7020_xbar_3.dcp' for cell 'bajie7020_i/axi_interconnect_gp0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0.dcp' for cell 'bajie7020_i/axi_interconnect_gp0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2.dcp' for cell 'bajie7020_i/axi_mem_intercon/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2077.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_rfb_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_rfb_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_rfb_fclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_rfb_fclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_processing_system7_0_0/bajie7020_processing_system7_0_0.xdc] for cell 'bajie7020_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.187500 which will be rounded to 0.188 to ensure it is an integer multiple of 1 picosecond [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_processing_system7_0_0/bajie7020_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_processing_system7_0_0/bajie7020_processing_system7_0_0.xdc] for cell 'bajie7020_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_rst_ps7_0_200M_0/bajie7020_rst_ps7_0_200M_0_board.xdc] for cell 'bajie7020_i/rst_ps7_0_160M/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_rst_ps7_0_200M_0/bajie7020_rst_ps7_0_200M_0_board.xdc] for cell 'bajie7020_i/rst_ps7_0_160M/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_rst_ps7_0_200M_0/bajie7020_rst_ps7_0_200M_0.xdc] for cell 'bajie7020_i/rst_ps7_0_160M/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_rst_ps7_0_200M_0/bajie7020_rst_ps7_0_200M_0.xdc] for cell 'bajie7020_i/rst_ps7_0_160M/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.xdc] for cell 'bajie7020_i/xfft_axi_dma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.xdc:61]
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.xdc] for cell 'bajie7020_i/xfft_axi_dma/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.xdc] for cell 'bajie7020_i/hdmi_axi_dma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.xdc] for cell 'bajie7020_i/hdmi_axi_dma/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_selectio_wiz_0_0/bajie7020_selectio_wiz_0_0.xdc] for cell 'bajie7020_i/selectio_wiz_0/inst'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_selectio_wiz_0_0/bajie7020_selectio_wiz_0_0.xdc] for cell 'bajie7020_i/selectio_wiz_0/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_0/bajie7020_util_ds_buf_0_0_board.xdc] for cell 'bajie7020_i/util_ds_buf_rfb_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_0/bajie7020_util_ds_buf_0_0_board.xdc] for cell 'bajie7020_i/util_ds_buf_rfb_fclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_1/bajie7020_util_ds_buf_0_1_board.xdc] for cell 'bajie7020_i/util_ds_buf_rfb_dclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_1/bajie7020_util_ds_buf_0_1_board.xdc] for cell 'bajie7020_i/util_ds_buf_rfb_dclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_proc_sys_reset_0_0/bajie7020_proc_sys_reset_0_0_board.xdc] for cell 'bajie7020_i/proc_sys_reset_rfb_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_proc_sys_reset_0_0/bajie7020_proc_sys_reset_0_0_board.xdc] for cell 'bajie7020_i/proc_sys_reset_rfb_fclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_proc_sys_reset_0_0/bajie7020_proc_sys_reset_0_0.xdc] for cell 'bajie7020_i/proc_sys_reset_rfb_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_proc_sys_reset_0_0/bajie7020_proc_sys_reset_0_0.xdc] for cell 'bajie7020_i/proc_sys_reset_rfb_fclk/U0'
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc]
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[0]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_n[0]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[0]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[1]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[2]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_clk_p'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[2]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_n[2]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[1]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_n[1]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_clk_p'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_clk_n'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc]
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/hdmi_in.xdc]
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/hdmi_in.xdc]
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/linux_base.xdc]
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/linux_base.xdc]
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/led.xdc]
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/key.xdc]
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/key.xdc]
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1_clocks.xdc] for cell 'bajie7020_i/xfft_axi_dma/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1_clocks.xdc] for cell 'bajie7020_i/xfft_axi_dma/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2_clocks.xdc] for cell 'bajie7020_i/hdmi_axi_dma/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2_clocks.xdc] for cell 'bajie7020_i/hdmi_axi_dma/U0'
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2791.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 2810.551 ; gain = 826.379
set_property IOSTANDARD LVCMOS25 [get_ports [list CAN0_rx CAN0_tx]]
set_property IOSTANDARD LVDS_25 [get_ports [list {RFB_FCLK_clk_p[0]}]]
set_property IOSTANDARD LVDS_25 [get_ports [list {RFB_DCLK_clk_p[0]}]]
place_ports {RFB_DCLK_clk_n[0]} P20 {RFB_DCLK_clk_p[0]} N20
place_ports {RFB_FCLK_clk_p[0]} N18 {RFB_FCLK_clk_n[0]} P19
set_property package_pin "" [get_ports [list  {RFB_FCLK_clk_n[0]} {RFB_FCLK_clk_p[0]}]]
set_property package_pin "" [get_ports [list  {RFB_DCLK_clk_p[0]} {RFB_DCLK_clk_n[0]}]]
place_ports {RFB_FCLK_clk_p[0]} N18 {RFB_FCLK_clk_n[0]} P19
place_ports {RFB_DCLK_clk_n[0]} W20 {RFB_DCLK_clk_p[0]} V20
save_constraints
set_property package_pin "" [get_ports [list  {RFB_DCLK_clk_n[0]} {RFB_DCLK_clk_p[0]}]]
place_ports {RFB_DCLK_clk_n[0]} R17 {RFB_DCLK_clk_p[0]} R16
place_ports {RFB_DATA_P[0]} T16 {RFB_DATA_N[0]} U17
place_ports {RFB_DATA_N[1]} R18 {RFB_DATA_P[1]} T17
place_ports {RFB_DATA_P[2]} V20 {RFB_DATA_N[2]} W20
place_ports {RFB_DATA_N[3]} U20 {RFB_DATA_P[3]} T20
save_constraints
close_design
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
startgroup
set_property -dict [list CONFIG.SELIO_BUS_IN_DELAY {NONE}] [get_bd_cells selectio_wiz_0]
endgroup
set_property name RFB_DATAVALID [get_bd_ports RFB_DVALID]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/utils_1/imports/synth_1/bajie7020_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/bajie7020_wrapper.dcp
launch_runs synth_1 -jobs 2
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0'
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_acp/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_acp/m00_couplers/auto_pc/M_AXI(0)
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_interconnect_acp/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_interconnect_acp/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_interconnect_acp/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_interconnect_acp/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_interconnect_acp/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_interconnect_acp/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/sim/bajie7020.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hdl/bajie7020_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_acp/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hw_handoff/bajie7020.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_0, cache-ID = 5d69b385679b439f; cache size = 268.192 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_1, cache-ID = ab867f42b49afac6; cache size = 268.192 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_2, cache-ID = b8ac2585e3167f4f; cache size = 268.192 MB.
[Mon May 22 19:02:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:36 ; elapsed = 00:01:30 . Memory (MB): peak = 2846.809 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axis_data_fifo_0_0/bajie7020_axis_data_fifo_0_0.dcp' for cell 'bajie7020_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axis_subset_converter_0_2/bajie7020_axis_subset_converter_0_2.dcp' for cell 'bajie7020_i/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.dcp' for cell 'bajie7020_i/hdmi_axi_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_proc_sys_reset_0_0/bajie7020_proc_sys_reset_0_0.dcp' for cell 'bajie7020_i/proc_sys_reset_rfb_fclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_processing_system7_0_0/bajie7020_processing_system7_0_0.dcp' for cell 'bajie7020_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_rst_ps7_0_200M_0/bajie7020_rst_ps7_0_200M_0.dcp' for cell 'bajie7020_i/rst_ps7_0_160M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_selectio_wiz_0_0/bajie7020_selectio_wiz_0_0.dcp' for cell 'bajie7020_i/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_1/bajie7020_util_ds_buf_0_1.dcp' for cell 'bajie7020_i/util_ds_buf_rfb_dclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_0/bajie7020_util_ds_buf_0_0.dcp' for cell 'bajie7020_i/util_ds_buf_rfb_fclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xfft_0_0/bajie7020_xfft_0_0.dcp' for cell 'bajie7020_i/xfft_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.dcp' for cell 'bajie7020_i/xfft_axi_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_4/bajie7020_xbar_4.dcp' for cell 'bajie7020_i/axi_interconnect_acp/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1.dcp' for cell 'bajie7020_i/axi_interconnect_acp/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_3/bajie7020_xbar_3.dcp' for cell 'bajie7020_i/axi_interconnect_gp0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0.dcp' for cell 'bajie7020_i/axi_interconnect_gp0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2.dcp' for cell 'bajie7020_i/axi_mem_intercon/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2846.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_rfb_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_rfb_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_rfb_fclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_rfb_fclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_processing_system7_0_0/bajie7020_processing_system7_0_0.xdc] for cell 'bajie7020_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.187500 which will be rounded to 0.188 to ensure it is an integer multiple of 1 picosecond [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_processing_system7_0_0/bajie7020_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_processing_system7_0_0/bajie7020_processing_system7_0_0.xdc] for cell 'bajie7020_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_rst_ps7_0_200M_0/bajie7020_rst_ps7_0_200M_0_board.xdc] for cell 'bajie7020_i/rst_ps7_0_160M/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_rst_ps7_0_200M_0/bajie7020_rst_ps7_0_200M_0_board.xdc] for cell 'bajie7020_i/rst_ps7_0_160M/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_rst_ps7_0_200M_0/bajie7020_rst_ps7_0_200M_0.xdc] for cell 'bajie7020_i/rst_ps7_0_160M/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_rst_ps7_0_200M_0/bajie7020_rst_ps7_0_200M_0.xdc] for cell 'bajie7020_i/rst_ps7_0_160M/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.xdc] for cell 'bajie7020_i/xfft_axi_dma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.xdc:61]
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1.xdc] for cell 'bajie7020_i/xfft_axi_dma/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.xdc] for cell 'bajie7020_i/hdmi_axi_dma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2.xdc] for cell 'bajie7020_i/hdmi_axi_dma/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_selectio_wiz_0_0/bajie7020_selectio_wiz_0_0.xdc] for cell 'bajie7020_i/selectio_wiz_0/inst'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_selectio_wiz_0_0/bajie7020_selectio_wiz_0_0.xdc] for cell 'bajie7020_i/selectio_wiz_0/inst'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_0/bajie7020_util_ds_buf_0_0_board.xdc] for cell 'bajie7020_i/util_ds_buf_rfb_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_0/bajie7020_util_ds_buf_0_0_board.xdc] for cell 'bajie7020_i/util_ds_buf_rfb_fclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_1/bajie7020_util_ds_buf_0_1_board.xdc] for cell 'bajie7020_i/util_ds_buf_rfb_dclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_util_ds_buf_0_1/bajie7020_util_ds_buf_0_1_board.xdc] for cell 'bajie7020_i/util_ds_buf_rfb_dclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_proc_sys_reset_0_0/bajie7020_proc_sys_reset_0_0_board.xdc] for cell 'bajie7020_i/proc_sys_reset_rfb_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_proc_sys_reset_0_0/bajie7020_proc_sys_reset_0_0_board.xdc] for cell 'bajie7020_i/proc_sys_reset_rfb_fclk/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_proc_sys_reset_0_0/bajie7020_proc_sys_reset_0_0.xdc] for cell 'bajie7020_i/proc_sys_reset_rfb_fclk/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_proc_sys_reset_0_0/bajie7020_proc_sys_reset_0_0.xdc] for cell 'bajie7020_i/proc_sys_reset_rfb_fclk/U0'
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc]
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[0]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_n[0]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[0]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[1]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[2]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_clk_p'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[2]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_n[2]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_p[1]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_data_n[1]'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_clk_p'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_0_clk_n'. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/bajie7020.xdc]
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/hdmi_in.xdc]
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/hdmi_in.xdc]
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/linux_base.xdc]
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/linux_base.xdc]
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/led.xdc]
Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/key.xdc]
Finished Parsing XDC File [C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/constrs_1/new/key.xdc]
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1_clocks.xdc] for cell 'bajie7020_i/xfft_axi_dma/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_1_1/bajie7020_axi_dma_1_1_clocks.xdc] for cell 'bajie7020_i/xfft_axi_dma/U0'
Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2_clocks.xdc] for cell 'bajie7020_i/hdmi_axi_dma/U0'
Finished Parsing XDC File [c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_axi_dma_0_2/bajie7020_axi_dma_0_2_clocks.xdc] for cell 'bajie7020_i/hdmi_axi_dma/U0'
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2911.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2911.215 ; gain = 64.406
set_property IOSTANDARD LVCMOS25 [get_ports [list RFB_DATAVALID]]
place_ports RFB_DATAVALID R19
save_constraints
launch_runs impl_1 -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.505 . Memory (MB): peak = 3006.988 ; gain = 28.777
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon May 22 19:08:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3006.988 ; gain = 28.777
close_design
close_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3010.098 ; gain = 3.109
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 532 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_rfb_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_rfb_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_rfb_fclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_rfb_fclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3087.273 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3087.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3087.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3108.883 ; gain = 98.785
open_report: Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 3139.105 ; gain = 30.223
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property IOSTANDARD LVCMOS33 [get_ports [list CAN0_rx CAN0_tx]]
save_constraints
set_property DRIVE 12 [get_ports [list CAN0_tx]]
set_property OFFCHIP_TERM NONE [get_ports [list CAN0_tx]]
save_constraints -force
close_design
close_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3307.539 ; gain = 15.191
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {50} CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {32} CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
set_property location {5 1763 824} [get_bd_cells xfft_0]
regenerate_bd_layout
reset_run bajie7020_processing_system7_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/utils_1/imports/synth_1/bajie7020_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/bajie7020_wrapper.dcp
launch_runs impl_1 -jobs 2
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0'
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_acp/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_acp/m00_couplers/auto_pc/M_AXI(0)
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_interconnect_acp/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_interconnect_acp/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_interconnect_acp/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_acp/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_acp/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_interconnect_acp/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_interconnect_acp/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_interconnect_acp/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/sim/bajie7020.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hdl/bajie7020_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_ACP'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_acp/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hw_handoff/bajie7020.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_0, cache-ID = 5d69b385679b439f; cache size = 268.192 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_1, cache-ID = ab867f42b49afac6; cache size = 268.192 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_2, cache-ID = b8ac2585e3167f4f; cache size = 268.192 MB.
[Tue May 23 12:16:12 2023] Launched bajie7020_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
bajie7020_processing_system7_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_processing_system7_0_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Tue May 23 12:16:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:05 ; elapsed = 00:02:21 . Memory (MB): peak = 3307.539 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3307.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 532 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_rfb_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_rfb_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_rfb_fclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_rfb_fclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3315.113 ; gain = 0.000
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3315.113 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3315.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 3354.387 ; gain = 46.848
open_report: Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 3389.641 ; gain = 33.348
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
create_clock -period 3.472 -name RFB_DCLK -waveform {0.000 1.736} [get_pins {bajie7020_i/RFB_DCLK_clk_p[0]}]
ERROR: [Vivado 12-672] Cannot specify -master_clock without specifying -add.
create_generated_clock -name RFB_FCLK -source [get_pins {bajie7020_i/RFB_DCLK_clk_p[0]}] -divide_by 6 -add -master_clock [get_clocks  "RFB_DCLK"] [get_pins {bajie7020_i/RFB_FCLK_clk_p[0]}]
save_constraints
close_design
close_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3532.547 ; gain = 20.777
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/utils_1/imports/synth_1/bajie7020_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/bajie7020_wrapper.dcp
launch_runs impl_1 -jobs 2
[Tue May 23 13:28:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Tue May 23 13:28:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3532.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 532 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_rfb_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_rfb_dclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_rfb_fclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_rfb_fclk/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3532.547 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3532.547 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3532.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3532.547 ; gain = 0.000
open_report: Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3550.004 ; gain = 17.457
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
close_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3625.652 ; gain = 16.559
