{
  "totalCount" : 5619,
  "totalCountFiltered" : 5619,
  "duration" : 661,
  "indexDuration" : 416,
  "requestDuration" : 563,
  "searchUid" : "962c1cde-2ec6-4c00-8ca1-03ce182732fe",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-via4wusdmd6a3gpj46cg6zsfme",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTQtdmlhNHd1c2RtZDZhM2dwajQ2Y2c2enNmbWU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Arm CortexX3 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101593/0102/en/pdf/arm_cortex_x3_core_trm_101593_0102_07_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101593/0102/en/pdf/arm_cortex_x3_core_trm_101593_0102_07_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/63a02bd53f28e5456434a8cc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en/pdf/arm_cortex_x3_core_trm_101593_0102_07_en.pdf",
    "excerpt" : "First release for r1p2 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "Arm® Cortex®‑X3 Core Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101593_0102_07_en Arm® Cortex®‑X3 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX3 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101593/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101593/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
        "document_number" : "101593",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408280",
        "sysurihash" : "5QF0Owum7plFZ6ñf",
        "urihash" : "5QF0Owum7plFZ6ñf",
        "sysuri" : "https://developer.arm.com/documentation/101593/0102/en",
        "systransactionid" : 1084158,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671148800000,
        "topparentid" : 5408280,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441337000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1671441474000,
        "permanentid" : "6c7322f6df3b2328a19dca29143f0b7cceeb901e1711d50b2f4c6c039981",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02bb93f28e5456434a410",
        "transactionid" : 1084158,
        "title" : "Arm CortexX3 Core Technical Reference Manual ",
        "products" : [ "Cortex-X3" ],
        "date" : 1671441474000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441474080744591,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4770,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441454168,
        "syssize" : 4770,
        "sysdate" : 1671441474000,
        "haslayout" : "1",
        "topparent" : "5408280",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408280,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0102-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441474000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0102/?lang=en",
        "modified" : 1671441337000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441474080744591,
        "uri" : "https://developer.arm.com/documentation/101593/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX3 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101593/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "Arm CortexX3 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101593/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101593/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
        "document_number" : "101593",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408280",
        "sysurihash" : "5QF0Owum7plFZ6ñf",
        "urihash" : "5QF0Owum7plFZ6ñf",
        "sysuri" : "https://developer.arm.com/documentation/101593/0102/en",
        "systransactionid" : 1084158,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671148800000,
        "topparentid" : 5408280,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441337000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1671441474000,
        "permanentid" : "6c7322f6df3b2328a19dca29143f0b7cceeb901e1711d50b2f4c6c039981",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02bb93f28e5456434a410",
        "transactionid" : 1084158,
        "title" : "Arm CortexX3 Core Technical Reference Manual ",
        "products" : [ "Cortex-X3" ],
        "date" : 1671441474000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441474080744591,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4770,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441454168,
        "syssize" : 4770,
        "sysdate" : 1671441474000,
        "haslayout" : "1",
        "topparent" : "5408280",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408280,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0102-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441474000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0102/?lang=en",
        "modified" : 1671441337000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441474080744591,
        "uri" : "https://developer.arm.com/documentation/101593/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX3 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101593/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
    }, {
      "title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/101593/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "MRS <Xt>, AMEVTYPER12_EL0 if 2 >= NUM_AMU_CG1_MONITORS then\\n UNDEFINED;\\nelsif PSTATE.EL == EL0 then\\n ... AArch64.SystemAccessTrap(EL3, 0x18);\\n else\\n X[t, 64] = AMEVTYPER1_EL0[2];\\nelsif ...",
      "firstSentences" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR12_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0102",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5408280",
          "sysurihash" : "5QF0Owum7plFZ6ñf",
          "urihash" : "5QF0Owum7plFZ6ñf",
          "sysuri" : "https://developer.arm.com/documentation/101593/0102/en",
          "systransactionid" : 1084158,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1671148800000,
          "topparentid" : 5408280,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1671441337000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1671441474000,
          "permanentid" : "6c7322f6df3b2328a19dca29143f0b7cceeb901e1711d50b2f4c6c039981",
          "syslanguage" : [ "English" ],
          "itemid" : "63a02bb93f28e5456434a410",
          "transactionid" : 1084158,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1671441474000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1671441474080744591,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4770,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671441454168,
          "syssize" : 4770,
          "sysdate" : 1671441474000,
          "haslayout" : "1",
          "topparent" : "5408280",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5408280,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0102-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671441474000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0102/?lang=en",
          "modified" : 1671441337000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1671441474080744591,
          "uri" : "https://developer.arm.com/documentation/101593/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 ",
        "document_number" : "101593",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408280",
        "sysurihash" : "xcM17CISBOHuKxUO",
        "urihash" : "xcM17CISBOHuKxUO",
        "sysuri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 1084158,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671148800000,
        "topparentid" : 5408280,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441337000,
        "sysconcepts" : "activity monitor ; el0 ; amevtyper12 ; AArch64 ; reads ; reset ; Accessibility ; registers ; configurations ; event counters ; period threshold ; AMEVCNTR1 ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5408280,
        "parentitem" : "63a02bb93f28e5456434a410",
        "concepts" : "activity monitor ; el0 ; amevtyper12 ; AArch64 ; reads ; reset ; Accessibility ; registers ; configurations ; event counters ; period threshold ; AMEVCNTR1 ; assignments",
        "documenttype" : "html",
        "isattachment" : "5408280",
        "sysindexeddate" : 1671441474000,
        "permanentid" : "5271b32c1ab0432221bbf1a64d0097ecc7385818af1a37e270b5b190978f",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02bc73f28e5456434a52f",
        "transactionid" : 1084158,
        "title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Cortex-X3" ],
        "date" : 1671441474000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441474080695461,
        "sysisattachment" : "5408280",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5408280,
        "size" : 2791,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441454138,
        "syssize" : 2791,
        "sysdate" : 1671441474000,
        "haslayout" : "1",
        "topparent" : "5408280",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408280,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0102-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441474000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1671441337000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441474080695461,
        "uri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "MRS <Xt>, AMEVTYPER12_EL0 if 2 >= NUM_AMU_CG1_MONITORS then\\n UNDEFINED;\\nelsif PSTATE.EL == EL0 then\\n ... AArch64.SystemAccessTrap(EL3, 0x18);\\n else\\n X[t, 64] = AMEVTYPER1_EL0[2];\\nelsif ...",
      "FirstSentences" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR12_EL0 counts. Configurations This ..."
    }, {
      "title" : "AArch64 Debug registers summary",
      "uri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Debug-registers-summary",
      "printableUri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Debug-registers-summary",
      "clickUri" : "https://developer.arm.com/documentation/101593/0102/AArch64-registers/AArch64-Debug-registers-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Debug-registers-summary",
      "excerpt" : "AArch64 Debug registers summary The summary table provides an overview of all Debug registers in ... For more information about a register, click the register name in the table. ... Table 1.",
      "firstSentences" : "AArch64 Debug registers summary The summary table provides an overview of all Debug registers in the core. For more information about a register, click the register name in the table. For ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0102",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5408280",
          "sysurihash" : "5QF0Owum7plFZ6ñf",
          "urihash" : "5QF0Owum7plFZ6ñf",
          "sysuri" : "https://developer.arm.com/documentation/101593/0102/en",
          "systransactionid" : 1084158,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1671148800000,
          "topparentid" : 5408280,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1671441337000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1671441474000,
          "permanentid" : "6c7322f6df3b2328a19dca29143f0b7cceeb901e1711d50b2f4c6c039981",
          "syslanguage" : [ "English" ],
          "itemid" : "63a02bb93f28e5456434a410",
          "transactionid" : 1084158,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1671441474000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1671441474080744591,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4770,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671441454168,
          "syssize" : 4770,
          "sysdate" : 1671441474000,
          "haslayout" : "1",
          "topparent" : "5408280",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5408280,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0102-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671441474000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0102/?lang=en",
          "modified" : 1671441337000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1671441474080744591,
          "uri" : "https://developer.arm.com/documentation/101593/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch64 Debug registers summary ",
        "document_number" : "101593",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408280",
        "sysurihash" : "xXC1MlY3aUw41EJ4",
        "urihash" : "xXC1MlY3aUw41EJ4",
        "sysuri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Debug-registers-summary",
        "systransactionid" : 1084158,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671148800000,
        "topparentid" : 5408280,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441337000,
        "sysconcepts" : "C0 C1 ; registers ; u2014 ; EL1 ; Arm ; reset ; Breakpoint Control ; Lock Data Transfer ; individual field",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5408280,
        "parentitem" : "63a02bb93f28e5456434a410",
        "concepts" : "C0 C1 ; registers ; u2014 ; EL1 ; Arm ; reset ; Breakpoint Control ; Lock Data Transfer ; individual field",
        "documenttype" : "html",
        "isattachment" : "5408280",
        "sysindexeddate" : 1671441474000,
        "permanentid" : "5c4f9c4160c21908ce27039eb39354ccedd0a8234cba1a04fcb679f7483b",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02bc43f28e5456434a4c7",
        "transactionid" : 1084158,
        "title" : "AArch64 Debug registers summary ",
        "products" : [ "Cortex-X3" ],
        "date" : 1671441474000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441474034434467,
        "sysisattachment" : "5408280",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5408280,
        "size" : 3701,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0102/AArch64-registers/AArch64-Debug-registers-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441454121,
        "syssize" : 3701,
        "sysdate" : 1671441474000,
        "haslayout" : "1",
        "topparent" : "5408280",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408280,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0102-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441474000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0102/AArch64-registers/AArch64-Debug-registers-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0102/AArch64-registers/AArch64-Debug-registers-summary?lang=en",
        "modified" : 1671441337000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441474034434467,
        "uri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Debug-registers-summary",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Debug registers summary",
      "Uri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Debug-registers-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Debug-registers-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0102/AArch64-registers/AArch64-Debug-registers-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en/AArch64-registers/AArch64-Debug-registers-summary",
      "Excerpt" : "AArch64 Debug registers summary The summary table provides an overview of all Debug registers in ... For more information about a register, click the register name in the table. ... Table 1.",
      "FirstSentences" : "AArch64 Debug registers summary The summary table provides an overview of all Debug registers in the core. For more information about a register, click the register name in the table. For ..."
    } ],
    "totalNumberOfChildResults" : 625,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
      "document_number" : "101593",
      "document_version" : "0102",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5408280",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ZOQft3Fðd9a6f0Qx",
      "urihash" : "ZOQft3Fðd9a6f0Qx",
      "sysuri" : "https://developer.arm.com/documentation/101593/0102/en/pdf/arm_cortex_x3_core_trm_101593_0102_07_en.pdf",
      "systransactionid" : 1084158,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1671148800000,
      "topparentid" : 5408280,
      "numberofpages" : 1498,
      "sysconcepts" : "configurations ; registers ; trace unit ; EL1 ; EL2 ; security state ; architectures ; EL0 ; undergone priority-drop ; implementer ; Idle state ; Arm Limited ; individual field ; listed reset ; breakpoints ; instructions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
      "attachmentparentid" : 5408280,
      "parentitem" : "63a02bb93f28e5456434a410",
      "concepts" : "configurations ; registers ; trace unit ; EL1 ; EL2 ; security state ; architectures ; EL0 ; undergone priority-drop ; implementer ; Idle state ; Arm Limited ; individual field ; listed reset ; breakpoints ; instructions",
      "documenttype" : "pdf",
      "isattachment" : "5408280",
      "sysindexeddate" : 1671441498000,
      "permanentid" : "65cfa11e2417312da5e6feb3c75ae8240e7fe7f34d7e5b576886dab2404c",
      "syslanguage" : [ "English" ],
      "itemid" : "63a02bd53f28e5456434a8cc",
      "transactionid" : 1084158,
      "title" : "Arm CortexX3 Core Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑X3 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "date" : 1671441497000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101593:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1671441497473137134,
      "sysisattachment" : "5408280",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5408280,
      "size" : 10385866,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/63a02bd53f28e5456434a8cc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1671441465020,
      "syssubject" : "This manual is for the Cortex‑X3 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "syssize" : 10385866,
      "sysdate" : 1671441497000,
      "topparent" : "5408280",
      "author" : "Arm Ltd.",
      "label_version" : "0102",
      "systopparentid" : 5408280,
      "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 6943,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1671441498000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/63a02bd53f28e5456434a8cc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1671441497473137134,
      "uri" : "https://developer.arm.com/documentation/101593/0102/en/pdf/arm_cortex_x3_core_trm_101593_0102_07_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexX3 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101593/0102/en/pdf/arm_cortex_x3_core_trm_101593_0102_07_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101593/0102/en/pdf/arm_cortex_x3_core_trm_101593_0102_07_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/63a02bd53f28e5456434a8cc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0102/en/pdf/arm_cortex_x3_core_trm_101593_0102_07_en.pdf",
    "Excerpt" : "First release for r1p2 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "Arm® Cortex®‑X3 Core Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101593_0102_07_en Arm® Cortex®‑X3 ..."
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/102394/0002/en/Document-revisions/Revisions",
    "printableUri" : "https://developer.arm.com/documentation/102394/0002/en/Document-revisions/Revisions",
    "clickUri" : "https://developer.arm.com/documentation/102394/0002/Document-revisions/Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en/Document-revisions/Revisions",
    "excerpt" : "Revisions Changes between released issues of this book are summarized in tables. The first table is for the first release. ... Table 1.",
    "firstSentences" : "Revisions Changes between released issues of this book are summarized in tables. The first table is for the first release. Then, each table compares the new issue of the book with the last ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102394/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/102394/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V2 Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 29 October 2021 Confidential First ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "102394",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408265",
        "sysurihash" : "9ñY4t8qXZWbH5Sm4",
        "urihash" : "9ñY4t8qXZWbH5Sm4",
        "sysuri" : "https://developer.arm.com/documentation/102394/0002/en",
        "systransactionid" : 1084156,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671148800000,
        "topparentid" : 5408265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441310000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1671441396000,
        "permanentid" : "86b72c90311eae17ae03da0cf65fc6b206bb7f6372e65fd4eb869ba346ff",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02b9e3f28e5456434a0ea",
        "transactionid" : 1084156,
        "title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Neoverse V2" ],
        "date" : 1671441344000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102394:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441344233998865,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4619,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441318872,
        "syssize" : 4619,
        "sysdate" : 1671441344000,
        "haslayout" : "1",
        "topparent" : "5408265",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408265,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse V2 core. It describes the optional cryptographic features of the Neoverse V2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 310,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse V2", "Neoverse|Neoverse V2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V2" ],
        "document_revision" : "0002-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102394/0002/?lang=en",
        "modified" : 1671441310000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441344233998865,
        "uri" : "https://developer.arm.com/documentation/102394/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102394/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102394/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V2 Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 29 October 2021 Confidential First ..."
    },
    "childResults" : [ {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/102394/0002/en/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/102394/0002/en/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/102394/0002/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en/Introduction",
      "excerpt" : "Introduction Introduction",
      "firstSentences" : "Introduction Introduction",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102394/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102394/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V2 Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 29 October 2021 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102394",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5408265",
          "sysurihash" : "9ñY4t8qXZWbH5Sm4",
          "urihash" : "9ñY4t8qXZWbH5Sm4",
          "sysuri" : "https://developer.arm.com/documentation/102394/0002/en",
          "systransactionid" : 1084156,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1671148800000,
          "topparentid" : 5408265,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1671441310000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1671441396000,
          "permanentid" : "86b72c90311eae17ae03da0cf65fc6b206bb7f6372e65fd4eb869ba346ff",
          "syslanguage" : [ "English" ],
          "itemid" : "63a02b9e3f28e5456434a0ea",
          "transactionid" : 1084156,
          "title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse V2" ],
          "date" : 1671441344000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102394:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1671441344233998865,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671441318872,
          "syssize" : 4619,
          "sysdate" : 1671441344000,
          "haslayout" : "1",
          "topparent" : "5408265",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5408265,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse V2 core. It describes the optional cryptographic features of the Neoverse V2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse V2", "Neoverse|Neoverse V2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V2" ],
          "document_revision" : "0002-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671441396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102394/0002/?lang=en",
          "modified" : 1671441310000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1671441344233998865,
          "uri" : "https://developer.arm.com/documentation/102394/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102394/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102394/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V2 Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 29 October 2021 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "102394",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408265",
        "sysurihash" : "KZN6HxtNðA5ftwFj",
        "urihash" : "KZN6HxtNðA5ftwFj",
        "sysuri" : "https://developer.arm.com/documentation/102394/0002/en/Introduction",
        "systransactionid" : 1084156,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1671148800000,
        "topparentid" : 5408265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441310000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff" ],
        "attachmentparentid" : 5408265,
        "parentitem" : "63a02b9e3f28e5456434a0ea",
        "documenttype" : "html",
        "isattachment" : "5408265",
        "sysindexeddate" : 1671441397000,
        "permanentid" : "037c5ae3c5a47fa90e1c1d5b778c3160673c613dd1a5b166e8637aaf81b7",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02b9e3f28e5456434a0f1",
        "transactionid" : 1084156,
        "title" : "Introduction ",
        "products" : [ "Neoverse V2" ],
        "date" : 1671441345000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102394:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441345232599178,
        "sysisattachment" : "5408265",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5408265,
        "size" : 26,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102394/0002/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441318872,
        "syssize" : 26,
        "sysdate" : 1671441345000,
        "haslayout" : "1",
        "topparent" : "5408265",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408265,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse V2 core. It describes the optional cryptographic features of the Neoverse V2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 1,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse V2", "Neoverse|Neoverse V2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V2" ],
        "document_revision" : "0002-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441397000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102394/0002/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102394/0002/Introduction?lang=en",
        "modified" : 1671441310000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441345232599178,
        "uri" : "https://developer.arm.com/documentation/102394/0002/en/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/102394/0002/en/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/102394/0002/en/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/102394/0002/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en/Introduction",
      "Excerpt" : "Introduction Introduction",
      "FirstSentences" : "Introduction Introduction"
    }, {
      "title" : "Disable the SM3/SM4 Cryptographic instructions",
      "uri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions",
      "printableUri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions",
      "clickUri" : "https://developer.arm.com/documentation/102394/0002/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions",
      "excerpt" : "Disable the SM3\\/SM4 Cryptographic instructions Disabling the SM3\\/SM4 Cryptographic instructions applies to all ... To disable the SM3\\/SM4 Cryptographic instructions, assert SMCRYPTODISABLE.",
      "firstSentences" : "Disable the SM3\\/SM4 Cryptographic instructions Disabling the SM3\\/SM4 Cryptographic instructions applies to all Neoverse\\u2122 V2 cores in a cluster. To disable the SM3\\/SM4 Cryptographic ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102394/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102394/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V2 Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 29 October 2021 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102394",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5408265",
          "sysurihash" : "9ñY4t8qXZWbH5Sm4",
          "urihash" : "9ñY4t8qXZWbH5Sm4",
          "sysuri" : "https://developer.arm.com/documentation/102394/0002/en",
          "systransactionid" : 1084156,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1671148800000,
          "topparentid" : 5408265,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1671441310000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1671441396000,
          "permanentid" : "86b72c90311eae17ae03da0cf65fc6b206bb7f6372e65fd4eb869ba346ff",
          "syslanguage" : [ "English" ],
          "itemid" : "63a02b9e3f28e5456434a0ea",
          "transactionid" : 1084156,
          "title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse V2" ],
          "date" : 1671441344000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102394:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1671441344233998865,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671441318872,
          "syssize" : 4619,
          "sysdate" : 1671441344000,
          "haslayout" : "1",
          "topparent" : "5408265",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5408265,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse V2 core. It describes the optional cryptographic features of the Neoverse V2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse V2", "Neoverse|Neoverse V2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V2" ],
          "document_revision" : "0002-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671441396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102394/0002/?lang=en",
          "modified" : 1671441310000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1671441344233998865,
          "uri" : "https://developer.arm.com/documentation/102394/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102394/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102394/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V2 Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 29 October 2021 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Disable the SM3/SM4 Cryptographic instructions ",
        "document_number" : "102394",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408265",
        "sysurihash" : "TrcYa3ð5JPJMUZ4H",
        "urihash" : "TrcYa3ð5JPJMUZ4H",
        "sysuri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions",
        "systransactionid" : 1084156,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671148800000,
        "topparentid" : 5408265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441310000,
        "sysconcepts" : "cryptographic instructions ; SM3 ; undefined exception ; regardless ; EL1 ; AA64ISAR0 ; ID",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff" ],
        "attachmentparentid" : 5408265,
        "parentitem" : "63a02b9e3f28e5456434a0ea",
        "concepts" : "cryptographic instructions ; SM3 ; undefined exception ; regardless ; EL1 ; AA64ISAR0 ; ID",
        "documenttype" : "html",
        "isattachment" : "5408265",
        "sysindexeddate" : 1671441397000,
        "permanentid" : "686a40e313c0e3d79e2003dd7832118e09fccdc49461cba066641049dd99",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02b9e3f28e5456434a0fe",
        "transactionid" : 1084156,
        "title" : "Disable the SM3/SM4 Cryptographic instructions ",
        "products" : [ "Neoverse V2" ],
        "date" : 1671441345000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102394:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441345033844703,
        "sysisattachment" : "5408265",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5408265,
        "size" : 803,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102394/0002/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441318872,
        "syssize" : 803,
        "sysdate" : 1671441345000,
        "haslayout" : "1",
        "topparent" : "5408265",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408265,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse V2 core. It describes the optional cryptographic features of the Neoverse V2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse V2", "Neoverse|Neoverse V2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V2" ],
        "document_revision" : "0002-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441397000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102394/0002/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102394/0002/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions?lang=en",
        "modified" : 1671441310000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441345033844703,
        "uri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions",
        "syscollection" : "default"
      },
      "Title" : "Disable the SM3/SM4 Cryptographic instructions",
      "Uri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/102394/0002/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/Disable-the-SM3-SM4-Cryptographic-instructions",
      "Excerpt" : "Disable the SM3\\/SM4 Cryptographic instructions Disabling the SM3\\/SM4 Cryptographic instructions applies to all ... To disable the SM3\\/SM4 Cryptographic instructions, assert SMCRYPTODISABLE.",
      "FirstSentences" : "Disable the SM3\\/SM4 Cryptographic instructions Disabling the SM3\\/SM4 Cryptographic instructions applies to all Neoverse\\u2122 V2 cores in a cluster. To disable the SM3\\/SM4 Cryptographic ..."
    }, {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0",
      "uri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/102394/0002/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "excerpt" : "Defined values are: 0b0000 When the Cryptographic Extension is not implemented or ... [31:28] ... [27:24] ... 0b0010 When the Cryptographic Extension is implemented and enabled, then SHA256H, ...",
      "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 Provides information about the instructions implemented in AArch64 state. For general information about the interpretation of the ID ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102394/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102394/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V2 Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 29 October 2021 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102394",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5408265",
          "sysurihash" : "9ñY4t8qXZWbH5Sm4",
          "urihash" : "9ñY4t8qXZWbH5Sm4",
          "sysuri" : "https://developer.arm.com/documentation/102394/0002/en",
          "systransactionid" : 1084156,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1671148800000,
          "topparentid" : 5408265,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1671441310000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1671441396000,
          "permanentid" : "86b72c90311eae17ae03da0cf65fc6b206bb7f6372e65fd4eb869ba346ff",
          "syslanguage" : [ "English" ],
          "itemid" : "63a02b9e3f28e5456434a0ea",
          "transactionid" : 1084156,
          "title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse V2" ],
          "date" : 1671441344000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102394:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1671441344233998865,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671441318872,
          "syssize" : 4619,
          "sysdate" : 1671441344000,
          "haslayout" : "1",
          "topparent" : "5408265",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5408265,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse V2 core. It describes the optional cryptographic features of the Neoverse V2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse V2", "Neoverse|Neoverse V2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V2" ],
          "document_revision" : "0002-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671441396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102394/0002/?lang=en",
          "modified" : 1671441310000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1671441344233998865,
          "uri" : "https://developer.arm.com/documentation/102394/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V2 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102394/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102394/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102394/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V2 Core Cryptographic Extension Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 29 October 2021 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 ",
        "document_number" : "102394",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408265",
        "sysurihash" : "t6PUHcXcxpRy9Tkx",
        "urihash" : "t6PUHcXcxpRy9Tkx",
        "sysuri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
        "systransactionid" : 1084156,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671148800000,
        "topparentid" : 5408265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441310000,
        "sysconcepts" : "ID registers ; configurations ; Cryptographic Extensions ; CRYPTODISABLE input ; SM3 ; SVE2 PMULLB ; AArch64 state ; flag manipulation ; general information",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff" ],
        "attachmentparentid" : 5408265,
        "parentitem" : "63a02b9e3f28e5456434a0ea",
        "concepts" : "ID registers ; configurations ; Cryptographic Extensions ; CRYPTODISABLE input ; SM3 ; SVE2 PMULLB ; AArch64 state ; flag manipulation ; general information",
        "documenttype" : "html",
        "isattachment" : "5408265",
        "sysindexeddate" : 1671441397000,
        "permanentid" : "fe6ea6ae81b0347abad7c1a46fd38b697f7aa30a4ac6e231434d51a15567",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02b9e3f28e5456434a102",
        "transactionid" : 1084156,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 ",
        "products" : [ "Neoverse V2" ],
        "date" : 1671441344000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102394:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441344994454250,
        "sysisattachment" : "5408265",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5408265,
        "size" : 5582,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102394/0002/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441318872,
        "syssize" : 5582,
        "sysdate" : 1671441344000,
        "haslayout" : "1",
        "topparent" : "5408265",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408265,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse V2 core. It describes the optional cryptographic features of the Neoverse V2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 237,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse V2", "Neoverse|Neoverse V2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V2" ],
        "document_revision" : "0002-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441397000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102394/0002/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102394/0002/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "modified" : 1671441310000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441344994454250,
        "uri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0",
      "Uri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/102394/0002/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en/Cryptographic-extension-support-in-the-Neoverse--V2--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "Excerpt" : "Defined values are: 0b0000 When the Cryptographic Extension is not implemented or ... [31:28] ... [27:24] ... 0b0010 When the Cryptographic Extension is implemented and enabled, then SHA256H, ...",
      "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 Provides information about the instructions implemented in AArch64 state. For general information about the interpretation of the ID ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "102394",
      "document_version" : "0002",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5408265",
      "sysurihash" : "FPEñCsTiLRw3fQ4A",
      "urihash" : "FPEñCsTiLRw3fQ4A",
      "sysuri" : "https://developer.arm.com/documentation/102394/0002/en/Document-revisions/Revisions",
      "systransactionid" : 1084156,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1671148800000,
      "topparentid" : 5408265,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1671441310000,
      "sysconcepts" : "Location First ; r0p1 ; r0p0",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff" ],
      "attachmentparentid" : 5408265,
      "parentitem" : "63a02b9e3f28e5456434a0ea",
      "concepts" : "Location First ; r0p1 ; r0p0",
      "documenttype" : "html",
      "isattachment" : "5408265",
      "sysindexeddate" : 1671441397000,
      "permanentid" : "134b5e542999d88cc01d3f1699339556698cf02eadfc6f748cc32d3abedb",
      "syslanguage" : [ "English" ],
      "itemid" : "63a02b9e3f28e5456434a105",
      "transactionid" : 1084156,
      "title" : "Revisions ",
      "products" : [ "Neoverse V2" ],
      "date" : 1671441345000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "102394:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1671441345263922291,
      "sysisattachment" : "5408265",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5408265,
      "size" : 653,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102394/0002/Document-revisions/Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1671441318872,
      "syssize" : 653,
      "sysdate" : 1671441345000,
      "haslayout" : "1",
      "topparent" : "5408265",
      "label_version" : "0002",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5408265,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Neoverse V2 core. It describes the optional cryptographic features of the Neoverse V2 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 52,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse V2", "Neoverse|Neoverse V2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V2" ],
      "document_revision" : "0002-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1671441397000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102394/0002/Document-revisions/Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102394/0002/Document-revisions/Revisions?lang=en",
      "modified" : 1671441310000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1671441345263922291,
      "uri" : "https://developer.arm.com/documentation/102394/0002/en/Document-revisions/Revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/102394/0002/en/Document-revisions/Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/102394/0002/en/Document-revisions/Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/102394/0002/Document-revisions/Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102394/0002/en/Document-revisions/Revisions",
    "Excerpt" : "Revisions Changes between released issues of this book are summarized in tables. The first table is for the first release. ... Table 1.",
    "FirstSentences" : "Revisions Changes between released issues of this book are summarized in tables. The first table is for the first release. Then, each table compares the new issue of the book with the last ..."
  }, {
    "title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101602/0102/en/pdf/arm_cortex_x3_core_crypto_trm_101602_0102_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101602/0102/en/pdf/arm_cortex_x3_core_crypto_trm_101602_0102_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/63a02ac21d698c4dc521ca64",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en/pdf/arm_cortex_x3_core_crypto_trm_101602_0102_05_en.pdf",
    "excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 15",
    "firstSentences" : "Arm® Cortex®‑X3 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101602_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101602/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101602/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 11 November 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101602",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408248",
        "sysurihash" : "38ntJs7fVxVFLuFð",
        "urihash" : "38ntJs7fVxVFLuFð",
        "sysuri" : "https://developer.arm.com/documentation/101602/0102/en",
        "systransactionid" : 1084149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671148800000,
        "topparentid" : 5408248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441090000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1671441101000,
        "permanentid" : "c6af8d64b5a6c6bd9e6817967d73ea2a349f13950a9972c9a4cfd08335d3",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02ac21d698c4dc521ca53",
        "transactionid" : 1084149,
        "title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X3" ],
        "date" : 1671441101000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101602:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441101761758557,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4753,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441098536,
        "syssize" : 4753,
        "sysdate" : 1671441101000,
        "haslayout" : "1",
        "topparent" : "5408248",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408248,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core. It describes the optional cryptographic features of the Cortex X3 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 321,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0102-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441101000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101602/0102/?lang=en",
        "modified" : 1671441090000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441101761758557,
        "uri" : "https://developer.arm.com/documentation/101602/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101602/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101602/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 11 November 2020 Confidential ..."
    },
    "childResults" : [ {
      "title" : "Product revision status",
      "uri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Product-revision-status",
      "printableUri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Product-revision-status",
      "clickUri" : "https://developer.arm.com/documentation/101602/0102/Introduction/Product-revision-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en/Introduction/Product-revision-status",
      "excerpt" : "Product revision status The rxpy identifier indicates the revision status of the product described in this manual, for example, r1p2, where: r x Identifies the major revision of the product, ...",
      "firstSentences" : "Product revision status The rxpy identifier indicates the revision status of the product described in this manual, for example, r1p2, where: r x Identifies the major revision of the product, for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101602/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101602/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 11 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101602",
          "document_version" : "0102",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5408248",
          "sysurihash" : "38ntJs7fVxVFLuFð",
          "urihash" : "38ntJs7fVxVFLuFð",
          "sysuri" : "https://developer.arm.com/documentation/101602/0102/en",
          "systransactionid" : 1084149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1671148800000,
          "topparentid" : 5408248,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1671441090000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1671441101000,
          "permanentid" : "c6af8d64b5a6c6bd9e6817967d73ea2a349f13950a9972c9a4cfd08335d3",
          "syslanguage" : [ "English" ],
          "itemid" : "63a02ac21d698c4dc521ca53",
          "transactionid" : 1084149,
          "title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1671441101000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101602:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1671441101761758557,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4753,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671441098536,
          "syssize" : 4753,
          "sysdate" : 1671441101000,
          "haslayout" : "1",
          "topparent" : "5408248",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5408248,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core. It describes the optional cryptographic features of the Cortex X3 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0102-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671441101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101602/0102/?lang=en",
          "modified" : 1671441090000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1671441101761758557,
          "uri" : "https://developer.arm.com/documentation/101602/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101602/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101602/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 11 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Product revision status ",
        "document_number" : "101602",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408248",
        "sysurihash" : "Axf9uzJYMkfFy4bp",
        "urihash" : "Axf9uzJYMkfFy4bp",
        "sysuri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Product-revision-status",
        "systransactionid" : 1084149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671148800000,
        "topparentid" : 5408248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441090000,
        "sysconcepts" : "rxpy identifier ; p2 ; r1 ; r1p2",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5408248,
        "parentitem" : "63a02ac21d698c4dc521ca53",
        "concepts" : "rxpy identifier ; p2 ; r1 ; r1p2",
        "documenttype" : "html",
        "isattachment" : "5408248",
        "sysindexeddate" : 1671441103000,
        "permanentid" : "dc7898d76f891f3bebe28ce22e5b7f846a502db2a88b8a5c14c7df640f49",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02ac21d698c4dc521ca56",
        "transactionid" : 1084149,
        "title" : "Product revision status ",
        "products" : [ "Cortex-X3" ],
        "date" : 1671441103000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101602:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441103467088646,
        "sysisattachment" : "5408248",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5408248,
        "size" : 322,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101602/0102/Introduction/Product-revision-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441098536,
        "syssize" : 322,
        "sysdate" : 1671441103000,
        "haslayout" : "1",
        "topparent" : "5408248",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408248,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core. It describes the optional cryptographic features of the Cortex X3 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0102-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441103000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101602/0102/Introduction/Product-revision-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101602/0102/Introduction/Product-revision-status?lang=en",
        "modified" : 1671441090000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441103467088646,
        "uri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Product-revision-status",
        "syscollection" : "default"
      },
      "Title" : "Product revision status",
      "Uri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Product-revision-status",
      "PrintableUri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Product-revision-status",
      "ClickUri" : "https://developer.arm.com/documentation/101602/0102/Introduction/Product-revision-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en/Introduction/Product-revision-status",
      "Excerpt" : "Product revision status The rxpy identifier indicates the revision status of the product described in this manual, for example, r1p2, where: r x Identifies the major revision of the product, ...",
      "FirstSentences" : "Product revision status The rxpy identifier indicates the revision status of the product described in this manual, for example, r1p2, where: r x Identifies the major revision of the product, for ..."
    }, {
      "title" : "Useful resources",
      "uri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Useful-resources",
      "printableUri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Useful-resources",
      "clickUri" : "https://developer.arm.com/documentation/101602/0102/Introduction/Useful-resources?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en/Introduction/Useful-resources",
      "excerpt" : "Useful resources This document contains information that is specific to this product. See the following resources for other useful information.",
      "firstSentences" : "Useful resources This document contains information that is specific to this product. See the following resources for other useful information. Access to Arm documents depends on their ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101602/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101602/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 11 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101602",
          "document_version" : "0102",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5408248",
          "sysurihash" : "38ntJs7fVxVFLuFð",
          "urihash" : "38ntJs7fVxVFLuFð",
          "sysuri" : "https://developer.arm.com/documentation/101602/0102/en",
          "systransactionid" : 1084149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1671148800000,
          "topparentid" : 5408248,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1671441090000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1671441101000,
          "permanentid" : "c6af8d64b5a6c6bd9e6817967d73ea2a349f13950a9972c9a4cfd08335d3",
          "syslanguage" : [ "English" ],
          "itemid" : "63a02ac21d698c4dc521ca53",
          "transactionid" : 1084149,
          "title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1671441101000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101602:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1671441101761758557,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4753,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671441098536,
          "syssize" : 4753,
          "sysdate" : 1671441101000,
          "haslayout" : "1",
          "topparent" : "5408248",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5408248,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core. It describes the optional cryptographic features of the Cortex X3 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0102-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671441101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101602/0102/?lang=en",
          "modified" : 1671441090000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1671441101761758557,
          "uri" : "https://developer.arm.com/documentation/101602/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101602/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101602/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 11 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Useful resources ",
        "document_number" : "101602",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408248",
        "sysurihash" : "lðBQtAtBofKQaI9G",
        "urihash" : "lðBQtAtBofKQaI9G",
        "sysuri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Useful-resources",
        "systransactionid" : 1084149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671148800000,
        "topparentid" : 5408248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441090000,
        "sysconcepts" : "Document ID ; Confidentiality Arm ; u2011X3 Core Configuration ; u00AE Cortex ; Integration Manual ; Non-Confidential ; Secure Hash ; Encryption Standard ; Adobe Acrobat",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5408248,
        "parentitem" : "63a02ac21d698c4dc521ca53",
        "concepts" : "Document ID ; Confidentiality Arm ; u2011X3 Core Configuration ; u00AE Cortex ; Integration Manual ; Non-Confidential ; Secure Hash ; Encryption Standard ; Adobe Acrobat",
        "documenttype" : "html",
        "isattachment" : "5408248",
        "sysindexeddate" : 1671441103000,
        "permanentid" : "4d66978908587a4f7a040c9f8669728092576c08d94d397263a616bb4f77",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02ac21d698c4dc521ca59",
        "transactionid" : 1084149,
        "title" : "Useful resources ",
        "products" : [ "Cortex-X3" ],
        "date" : 1671441103000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101602:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441103430428157,
        "sysisattachment" : "5408248",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5408248,
        "size" : 1280,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101602/0102/Introduction/Useful-resources?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441098536,
        "syssize" : 1280,
        "sysdate" : 1671441103000,
        "haslayout" : "1",
        "topparent" : "5408248",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408248,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core. It describes the optional cryptographic features of the Cortex X3 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 99,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0102-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441103000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101602/0102/Introduction/Useful-resources?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101602/0102/Introduction/Useful-resources?lang=en",
        "modified" : 1671441090000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441103430428157,
        "uri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Useful-resources",
        "syscollection" : "default"
      },
      "Title" : "Useful resources",
      "Uri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Useful-resources",
      "PrintableUri" : "https://developer.arm.com/documentation/101602/0102/en/Introduction/Useful-resources",
      "ClickUri" : "https://developer.arm.com/documentation/101602/0102/Introduction/Useful-resources?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en/Introduction/Useful-resources",
      "Excerpt" : "Useful resources This document contains information that is specific to this product. See the following resources for other useful information.",
      "FirstSentences" : "Useful resources This document contains information that is specific to this product. See the following resources for other useful information. Access to Arm documents depends on their ..."
    }, {
      "title" : "Cryptographic Extensions register summary",
      "uri" : "https://developer.arm.com/documentation/101602/0102/en/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101602/0102/en/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101602/0102/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary",
      "excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification register for the Cortex\\u00AE\\ ... Table 1.",
      "firstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Cortex\\u00AE\\u2011X3 core by reading the ID_AA64ISAR0_EL1 identification ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101602/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101602/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 11 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101602",
          "document_version" : "0102",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5408248",
          "sysurihash" : "38ntJs7fVxVFLuFð",
          "urihash" : "38ntJs7fVxVFLuFð",
          "sysuri" : "https://developer.arm.com/documentation/101602/0102/en",
          "systransactionid" : 1084149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1671148800000,
          "topparentid" : 5408248,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1671441090000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1671441101000,
          "permanentid" : "c6af8d64b5a6c6bd9e6817967d73ea2a349f13950a9972c9a4cfd08335d3",
          "syslanguage" : [ "English" ],
          "itemid" : "63a02ac21d698c4dc521ca53",
          "transactionid" : 1084149,
          "title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1671441101000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101602:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1671441101761758557,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4753,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671441098536,
          "syssize" : 4753,
          "sysdate" : 1671441101000,
          "haslayout" : "1",
          "topparent" : "5408248",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5408248,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core. It describes the optional cryptographic features of the Cortex X3 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0102-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671441101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101602/0102/?lang=en",
          "modified" : 1671441090000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1671441101761758557,
          "uri" : "https://developer.arm.com/documentation/101602/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101602/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101602/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101602/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 11 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cryptographic Extensions register summary ",
        "document_number" : "101602",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5408248",
        "sysurihash" : "6YiZ9AJ2V4CMHI7G",
        "urihash" : "6YiZ9AJ2V4CMHI7G",
        "sysuri" : "https://developer.arm.com/documentation/101602/0102/en/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary",
        "systransactionid" : 1084149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671148800000,
        "topparentid" : 5408248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671441090000,
        "sysconcepts" : "u2011X3 core ; Cryptographic Extensions ; u00AE ; Cortex ; register ; instructions ; summary Software ; AA64ISAR0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5408248,
        "parentitem" : "63a02ac21d698c4dc521ca53",
        "concepts" : "u2011X3 core ; Cryptographic Extensions ; u00AE ; Cortex ; register ; instructions ; summary Software ; AA64ISAR0",
        "documenttype" : "html",
        "isattachment" : "5408248",
        "sysindexeddate" : 1671441102000,
        "permanentid" : "63aa7e8e8197ffefe70859c204799cb5ae599216ec265fbb5223dbd022ba",
        "syslanguage" : [ "English" ],
        "itemid" : "63a02ac21d698c4dc521ca5e",
        "transactionid" : 1084149,
        "title" : "Cryptographic Extensions register summary ",
        "products" : [ "Cortex-X3" ],
        "date" : 1671441102000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101602:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671441102864200554,
        "sysisattachment" : "5408248",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5408248,
        "size" : 548,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101602/0102/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441098536,
        "syssize" : 548,
        "sysdate" : 1671441102000,
        "haslayout" : "1",
        "topparent" : "5408248",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5408248,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core. It describes the optional cryptographic features of the Cortex X3 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0102-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441102000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101602/0102/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101602/0102/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary?lang=en",
        "modified" : 1671441090000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671441102864200554,
        "uri" : "https://developer.arm.com/documentation/101602/0102/en/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Cryptographic Extensions register summary",
      "Uri" : "https://developer.arm.com/documentation/101602/0102/en/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101602/0102/en/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101602/0102/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en/Cryptographic-extension-support-in-the-Cortex-X3--core--/Cryptographic-Extensions-register-summary",
      "Excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification register for the Cortex\\u00AE\\ ... Table 1.",
      "FirstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Cortex\\u00AE\\u2011X3 core by reading the ID_AA64ISAR0_EL1 identification ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101602",
      "document_version" : "0102",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5408248",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "tpWdNS0F1w7LksWX",
      "urihash" : "tpWdNS0F1w7LksWX",
      "sysuri" : "https://developer.arm.com/documentation/101602/0102/en/pdf/arm_cortex_x3_core_crypto_trm_101602_0102_05_en.pdf",
      "systransactionid" : 1084149,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1671148800000,
      "topparentid" : 5408248,
      "numberofpages" : 15,
      "sysconcepts" : "documentation ; arm ; cryptographic instructions ; system failure ; UNDEFINED exception ; timing diagrams ; export laws ; functionality ; active-LOW ; conventions ; Non-Confidential ; acceptance ; Cryptographic Extensions ; instructions ; SM3 ; revision history",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
      "attachmentparentid" : 5408248,
      "parentitem" : "63a02ac21d698c4dc521ca53",
      "concepts" : "documentation ; arm ; cryptographic instructions ; system failure ; UNDEFINED exception ; timing diagrams ; export laws ; functionality ; active-LOW ; conventions ; Non-Confidential ; acceptance ; Cryptographic Extensions ; instructions ; SM3 ; revision history",
      "documenttype" : "pdf",
      "isattachment" : "5408248",
      "sysindexeddate" : 1671441103000,
      "permanentid" : "cff3c88fedfb792674e8c5d125e056fe5d29e567fcab4c9abd6ec0b66a0c",
      "syslanguage" : [ "English" ],
      "itemid" : "63a02ac21d698c4dc521ca64",
      "transactionid" : 1084149,
      "title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑X3 core. It describes the optional cryptographic features of the Cortex‑X3 core and the registers used by the Cryptographic Extension.",
      "date" : 1671441103000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101602:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1671441103891067018,
      "sysisattachment" : "5408248",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5408248,
      "size" : 297915,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/63a02ac21d698c4dc521ca64",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1671441101023,
      "syssubject" : "This manual is for the Cortex‑X3 core. It describes the optional cryptographic features of the Cortex‑X3 core and the registers used by the Cryptographic Extension.",
      "syssize" : 297915,
      "sysdate" : 1671441103000,
      "topparent" : "5408248",
      "author" : "Arm Ltd.",
      "label_version" : "0102",
      "systopparentid" : 5408248,
      "content_description" : "This manual is for the Cortex X3 core. It describes the optional cryptographic features of the Cortex X3 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 768,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1671441103000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/63a02ac21d698c4dc521ca64",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1671441103891067018,
      "uri" : "https://developer.arm.com/documentation/101602/0102/en/pdf/arm_cortex_x3_core_crypto_trm_101602_0102_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexX3 Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101602/0102/en/pdf/arm_cortex_x3_core_crypto_trm_101602_0102_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101602/0102/en/pdf/arm_cortex_x3_core_crypto_trm_101602_0102_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/63a02ac21d698c4dc521ca64",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101602/0102/en/pdf/arm_cortex_x3_core_crypto_trm_101602_0102_05_en.pdf",
    "Excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 15",
    "FirstSentences" : "Arm® Cortex®‑X3 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101602_ ..."
  }, {
    "title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101370/0000/en/pdf/corstone_sse123_example_subsystem_technical_reference_manual_101370_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101370/0000/en/pdf/corstone_sse123_example_subsystem_technical_reference_manual_101370_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/63356cf74c59b30b51770ddd",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en/pdf/corstone_sse123_example_subsystem_technical_reference_manual_101370_0000_02_en.pdf",
    "excerpt" : "TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Issue: 02 ... REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... (LES-PRE-20349)",
    "firstSentences" : "Arm® Corstone™ SSE-123 Example Subsystem Revision: r0p0 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 101370_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101370/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101370/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-123 Example Subsystem Technical Reference Manual Revision: r0p0 Inclusive language commitment Release Information Issue Date Confidentiality Change 0000-00 22 March ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual ",
        "document_number" : "101370",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3467032",
        "sysurihash" : "fNGyqw8btakwRJ0Y",
        "urihash" : "fNGyqw8btakwRJ0Y",
        "sysuri" : "https://developer.arm.com/documentation/101370/0000/en",
        "systransactionid" : 987039,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664409600000,
        "topparentid" : 3467032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664445683000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; IEEE ; industry ; responsibility ; described manner ; usage guidelines ; corporate logo ; Non-Confidential ; Confidentiality ; subsidiaries ; translation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b269c", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b269c", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|60b9f98d237e4e09d0d3cd29", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5f1ae09aaca7a833c4904b38", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5f1ae09aaca7a833c4904b38" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; IEEE ; industry ; responsibility ; described manner ; usage guidelines ; corporate logo ; Non-Confidential ; Confidentiality ; subsidiaries ; translation",
        "documenttype" : "html",
        "sysindexeddate" : 1665494180000,
        "permanentid" : "34469aaa46f0433abcb9a289c0eac7c6cb509e38b10451e5e196cad84804",
        "syslanguage" : [ "English" ],
        "itemid" : "63356cf34c59b30b51770cfc",
        "transactionid" : 987039,
        "title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual ",
        "products" : [ "Cortex-M23", "CoreLink SIE-200", "CoreLink PCK-600 Power Control Kit", "Corstone-201", "Corstone-102", "Corstone SSE-123 Subsystem" ],
        "date" : 1665494180000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Subsystem Products",
        "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
        "document_id" : "101370:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665494180221842460,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4878,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665494158507,
        "syssize" : 4878,
        "sysdate" : 1665494180000,
        "haslayout" : "1",
        "topparent" : "3467032",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467032,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is for the Corstone SSE-123 Example Subsystem.",
        "wordcount" : 327,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem|Corstone|Corstone-201", "Subsystem|Corstone Foundation IP|Corstone-201", "IP Products|Subsystem|Corstone|Corstone-102", "Subsystem|CoreLink Subsystem|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-201", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone-102" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665494180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101370/0000/?lang=en",
        "modified" : 1665494141000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665494180221842460,
        "uri" : "https://developer.arm.com/documentation/101370/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101370/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101370/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-123 Example Subsystem Technical Reference Manual Revision: r0p0 Inclusive language commitment Release Information Issue Date Confidentiality Change 0000-00 22 March ..."
    },
    "childResults" : [ {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Clocks",
      "printableUri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Clocks",
      "clickUri" : "https://developer.arm.com/documentation/101370/0000/Functional-description/Clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en/Functional-description/Clocks",
      "excerpt" : "Clocks This section describes the clocks in the SSE\\u2011123 Example Subsystem. Top\\u2011level overview The following figure shows the SSE\\u2011123 Example Subsystem clock ... Figure 1.",
      "firstSentences" : "Clocks This section describes the clocks in the SSE\\u2011123 Example Subsystem. Top\\u2011level overview The following figure shows the SSE\\u2011123 Example Subsystem clock structure, including ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101370/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101370/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-123 Example Subsystem Technical Reference Manual Revision: r0p0 Inclusive language commitment Release Information Issue Date Confidentiality Change 0000-00 22 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual ",
          "document_number" : "101370",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3467032",
          "sysurihash" : "fNGyqw8btakwRJ0Y",
          "urihash" : "fNGyqw8btakwRJ0Y",
          "sysuri" : "https://developer.arm.com/documentation/101370/0000/en",
          "systransactionid" : 987039,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1664409600000,
          "topparentid" : 3467032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664445683000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; IEEE ; industry ; responsibility ; described manner ; usage guidelines ; corporate logo ; Non-Confidential ; Confidentiality ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b269c", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b269c", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|60b9f98d237e4e09d0d3cd29", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5f1ae09aaca7a833c4904b38", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5f1ae09aaca7a833c4904b38" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; IEEE ; industry ; responsibility ; described manner ; usage guidelines ; corporate logo ; Non-Confidential ; Confidentiality ; subsidiaries ; translation",
          "documenttype" : "html",
          "sysindexeddate" : 1665494180000,
          "permanentid" : "34469aaa46f0433abcb9a289c0eac7c6cb509e38b10451e5e196cad84804",
          "syslanguage" : [ "English" ],
          "itemid" : "63356cf34c59b30b51770cfc",
          "transactionid" : 987039,
          "title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual ",
          "products" : [ "Cortex-M23", "CoreLink SIE-200", "CoreLink PCK-600 Power Control Kit", "Corstone-201", "Corstone-102", "Corstone SSE-123 Subsystem" ],
          "date" : 1665494180000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Subsystem Products",
          "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
          "document_id" : "101370:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
          "audience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665494180221842460,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665494158507,
          "syssize" : 4878,
          "sysdate" : 1665494180000,
          "haslayout" : "1",
          "topparent" : "3467032",
          "label_version" : "0000-02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467032,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is for the Corstone SSE-123 Example Subsystem.",
          "wordcount" : 327,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem|Corstone|Corstone-201", "Subsystem|Corstone Foundation IP|Corstone-201", "IP Products|Subsystem|Corstone|Corstone-102", "Subsystem|CoreLink Subsystem|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-201", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone-102" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665494180000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101370/0000/?lang=en",
          "modified" : 1665494141000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665494180221842460,
          "uri" : "https://developer.arm.com/documentation/101370/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101370/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101370/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-123 Example Subsystem Technical Reference Manual Revision: r0p0 Inclusive language commitment Release Information Issue Date Confidentiality Change 0000-00 22 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "101370",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3467032",
        "sysurihash" : "ð1HTKhtoRtc9oVz7",
        "urihash" : "ð1HTKhtoRtc9oVz7",
        "sysuri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Clocks",
        "systransactionid" : 987039,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664409600000,
        "topparentid" : 3467032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664445683000,
        "sysconcepts" : "subsystem ; clocks ; control logic ; u2011123 ; SSE ; power states ; u2011M23 Nested Vector ; u00AE ; support dynamic ; free running ; single input ; u2011level overview",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b269c", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b269c", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|60b9f98d237e4e09d0d3cd29", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5f1ae09aaca7a833c4904b38", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5f1ae09aaca7a833c4904b38" ],
        "attachmentparentid" : 3467032,
        "parentitem" : "63356cf34c59b30b51770cfc",
        "concepts" : "subsystem ; clocks ; control logic ; u2011123 ; SSE ; power states ; u2011M23 Nested Vector ; u00AE ; support dynamic ; free running ; single input ; u2011level overview",
        "documenttype" : "html",
        "isattachment" : "3467032",
        "sysindexeddate" : 1665494180000,
        "permanentid" : "f21cfb3fff119f677f0011d53ff4edc1105be4cb3729bf30a840137a6596",
        "syslanguage" : [ "English" ],
        "itemid" : "63356cf44c59b30b51770d15",
        "transactionid" : 987039,
        "title" : "Clocks ",
        "products" : [ "Cortex-M23", "CoreLink SIE-200", "CoreLink PCK-600 Power Control Kit", "Corstone-201", "Corstone-102", "Corstone SSE-123 Subsystem" ],
        "date" : 1665494180000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Subsystem Products",
        "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
        "document_id" : "101370:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665494180463977455,
        "sysisattachment" : "3467032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467032,
        "size" : 1213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101370/0000/Functional-description/Clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665494158507,
        "syssize" : 1213,
        "sysdate" : 1665494180000,
        "haslayout" : "1",
        "topparent" : "3467032",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467032,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is for the Corstone SSE-123 Example Subsystem.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem|Corstone|Corstone-201", "Subsystem|Corstone Foundation IP|Corstone-201", "IP Products|Subsystem|Corstone|Corstone-102", "Subsystem|CoreLink Subsystem|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-201", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone-102" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665494180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101370/0000/Functional-description/Clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101370/0000/Functional-description/Clocks?lang=en",
        "modified" : 1665494141000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665494180463977455,
        "uri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Clocks",
      "ClickUri" : "https://developer.arm.com/documentation/101370/0000/Functional-description/Clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en/Functional-description/Clocks",
      "Excerpt" : "Clocks This section describes the clocks in the SSE\\u2011123 Example Subsystem. Top\\u2011level overview The following figure shows the SSE\\u2011123 Example Subsystem clock ... Figure 1.",
      "FirstSentences" : "Clocks This section describes the clocks in the SSE\\u2011123 Example Subsystem. Top\\u2011level overview The following figure shows the SSE\\u2011123 Example Subsystem clock structure, including ..."
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/101370/0000/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en/Functional-description",
      "excerpt" : "Functional description The following sections describe the functionality of the SSE\\u2011123 Example Subsystem. Functional description subsystem",
      "firstSentences" : "Functional description The following sections describe the functionality of the SSE\\u2011123 Example Subsystem. Functional description subsystem",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101370/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101370/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-123 Example Subsystem Technical Reference Manual Revision: r0p0 Inclusive language commitment Release Information Issue Date Confidentiality Change 0000-00 22 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual ",
          "document_number" : "101370",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3467032",
          "sysurihash" : "fNGyqw8btakwRJ0Y",
          "urihash" : "fNGyqw8btakwRJ0Y",
          "sysuri" : "https://developer.arm.com/documentation/101370/0000/en",
          "systransactionid" : 987039,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1664409600000,
          "topparentid" : 3467032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664445683000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; IEEE ; industry ; responsibility ; described manner ; usage guidelines ; corporate logo ; Non-Confidential ; Confidentiality ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b269c", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b269c", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|60b9f98d237e4e09d0d3cd29", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5f1ae09aaca7a833c4904b38", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5f1ae09aaca7a833c4904b38" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; IEEE ; industry ; responsibility ; described manner ; usage guidelines ; corporate logo ; Non-Confidential ; Confidentiality ; subsidiaries ; translation",
          "documenttype" : "html",
          "sysindexeddate" : 1665494180000,
          "permanentid" : "34469aaa46f0433abcb9a289c0eac7c6cb509e38b10451e5e196cad84804",
          "syslanguage" : [ "English" ],
          "itemid" : "63356cf34c59b30b51770cfc",
          "transactionid" : 987039,
          "title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual ",
          "products" : [ "Cortex-M23", "CoreLink SIE-200", "CoreLink PCK-600 Power Control Kit", "Corstone-201", "Corstone-102", "Corstone SSE-123 Subsystem" ],
          "date" : 1665494180000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Subsystem Products",
          "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
          "document_id" : "101370:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
          "audience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665494180221842460,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665494158507,
          "syssize" : 4878,
          "sysdate" : 1665494180000,
          "haslayout" : "1",
          "topparent" : "3467032",
          "label_version" : "0000-02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467032,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is for the Corstone SSE-123 Example Subsystem.",
          "wordcount" : 327,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem|Corstone|Corstone-201", "Subsystem|Corstone Foundation IP|Corstone-201", "IP Products|Subsystem|Corstone|Corstone-102", "Subsystem|CoreLink Subsystem|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-201", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone-102" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665494180000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101370/0000/?lang=en",
          "modified" : 1665494141000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665494180221842460,
          "uri" : "https://developer.arm.com/documentation/101370/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101370/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101370/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-123 Example Subsystem Technical Reference Manual Revision: r0p0 Inclusive language commitment Release Information Issue Date Confidentiality Change 0000-00 22 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "101370",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3467032",
        "sysurihash" : "GBZZYahs7eRN3P1y",
        "urihash" : "GBZZYahs7eRN3P1y",
        "sysuri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description",
        "systransactionid" : 987039,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1664409600000,
        "topparentid" : 3467032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664445683000,
        "sysconcepts" : "functionality ; Subsystem ; u2011123",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b269c", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b269c", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|60b9f98d237e4e09d0d3cd29", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5f1ae09aaca7a833c4904b38", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5f1ae09aaca7a833c4904b38" ],
        "attachmentparentid" : 3467032,
        "parentitem" : "63356cf34c59b30b51770cfc",
        "concepts" : "functionality ; Subsystem ; u2011123",
        "documenttype" : "html",
        "isattachment" : "3467032",
        "sysindexeddate" : 1665494180000,
        "permanentid" : "a8c0c2a1e2937e2d01f1c275df68125be40cda4ffe2ef079cb13e74cb0e9",
        "syslanguage" : [ "English" ],
        "itemid" : "63356cf44c59b30b51770d14",
        "transactionid" : 987039,
        "title" : "Functional description ",
        "products" : [ "Cortex-M23", "CoreLink SIE-200", "CoreLink PCK-600 Power Control Kit", "Corstone-201", "Corstone-102", "Corstone SSE-123 Subsystem" ],
        "date" : 1665494180000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Subsystem Products",
        "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
        "document_id" : "101370:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665494180277408457,
        "sysisattachment" : "3467032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467032,
        "size" : 144,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101370/0000/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665494158507,
        "syssize" : 144,
        "sysdate" : 1665494180000,
        "haslayout" : "1",
        "topparent" : "3467032",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467032,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is for the Corstone SSE-123 Example Subsystem.",
        "wordcount" : 12,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem|Corstone|Corstone-201", "Subsystem|Corstone Foundation IP|Corstone-201", "IP Products|Subsystem|Corstone|Corstone-102", "Subsystem|CoreLink Subsystem|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-201", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone-102" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665494180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101370/0000/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101370/0000/Functional-description?lang=en",
        "modified" : 1665494141000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665494180277408457,
        "uri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/101370/0000/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en/Functional-description",
      "Excerpt" : "Functional description The following sections describe the functionality of the SSE\\u2011123 Example Subsystem. Functional description subsystem",
      "FirstSentences" : "Functional description The following sections describe the functionality of the SSE\\u2011123 Example Subsystem. Functional description subsystem"
    }, {
      "title" : "Central processor",
      "uri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Central-processor",
      "printableUri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Central-processor",
      "clickUri" : "https://developer.arm.com/documentation/101370/0000/Functional-description/Central-processor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en/Functional-description/Central-processor",
      "excerpt" : "No alternative reference clock is provided, and the frequency of the clock arriving at the processor ... Default Non\\u2011secure vector table offset at reset. ... Central processor subsystem",
      "firstSentences" : "Central processor This section describes the central processor in the SSE\\u2011123 Example Subsystem. The central processor is located in the following domains: Power domain PD_SYS Reset domains ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101370/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101370/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-123 Example Subsystem Technical Reference Manual Revision: r0p0 Inclusive language commitment Release Information Issue Date Confidentiality Change 0000-00 22 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual ",
          "document_number" : "101370",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3467032",
          "sysurihash" : "fNGyqw8btakwRJ0Y",
          "urihash" : "fNGyqw8btakwRJ0Y",
          "sysuri" : "https://developer.arm.com/documentation/101370/0000/en",
          "systransactionid" : 987039,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1664409600000,
          "topparentid" : 3467032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664445683000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; IEEE ; industry ; responsibility ; described manner ; usage guidelines ; corporate logo ; Non-Confidential ; Confidentiality ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b269c", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b269c", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|60b9f98d237e4e09d0d3cd29", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5f1ae09aaca7a833c4904b38", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5f1ae09aaca7a833c4904b38" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; IEEE ; industry ; responsibility ; described manner ; usage guidelines ; corporate logo ; Non-Confidential ; Confidentiality ; subsidiaries ; translation",
          "documenttype" : "html",
          "sysindexeddate" : 1665494180000,
          "permanentid" : "34469aaa46f0433abcb9a289c0eac7c6cb509e38b10451e5e196cad84804",
          "syslanguage" : [ "English" ],
          "itemid" : "63356cf34c59b30b51770cfc",
          "transactionid" : 987039,
          "title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual ",
          "products" : [ "Cortex-M23", "CoreLink SIE-200", "CoreLink PCK-600 Power Control Kit", "Corstone-201", "Corstone-102", "Corstone SSE-123 Subsystem" ],
          "date" : 1665494180000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Subsystem Products",
          "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
          "document_id" : "101370:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
          "audience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665494180221842460,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665494158507,
          "syssize" : 4878,
          "sysdate" : 1665494180000,
          "haslayout" : "1",
          "topparent" : "3467032",
          "label_version" : "0000-02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467032,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is for the Corstone SSE-123 Example Subsystem.",
          "wordcount" : 327,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem|Corstone|Corstone-201", "Subsystem|Corstone Foundation IP|Corstone-201", "IP Products|Subsystem|Corstone|Corstone-102", "Subsystem|CoreLink Subsystem|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-201", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone-102" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665494180000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101370/0000/?lang=en",
          "modified" : 1665494141000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665494180221842460,
          "uri" : "https://developer.arm.com/documentation/101370/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101370/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101370/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101370/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-123 Example Subsystem Technical Reference Manual Revision: r0p0 Inclusive language commitment Release Information Issue Date Confidentiality Change 0000-00 22 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Central processor ",
        "document_number" : "101370",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3467032",
        "sysurihash" : "9WVJoYAe08X5nðKC",
        "urihash" : "9WVJoYAe08X5nðKC",
        "sysuri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Central-processor",
        "systransactionid" : 987039,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664409600000,
        "topparentid" : 3467032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664445683000,
        "sysconcepts" : "central processor ; configuration ; u00AE ; subsystem ; Cortex ; reference clock ; NOREF ; hardware ; u2011Lite interface ; u2011state memory ; asset protection ; u2011M Security Extension ; Controller ; nCOREHRESET",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b269c", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b269c", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|60b9f98d237e4e09d0d3cd29", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5f1ae09aaca7a833c4904b38", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5f1ae09aaca7a833c4904b38" ],
        "attachmentparentid" : 3467032,
        "parentitem" : "63356cf34c59b30b51770cfc",
        "concepts" : "central processor ; configuration ; u00AE ; subsystem ; Cortex ; reference clock ; NOREF ; hardware ; u2011Lite interface ; u2011state memory ; asset protection ; u2011M Security Extension ; Controller ; nCOREHRESET",
        "documenttype" : "html",
        "isattachment" : "3467032",
        "sysindexeddate" : 1665494180000,
        "permanentid" : "8d15d3fa82ca72be74f631a4c5bf214793b544a5d1342c6708f314b92067",
        "syslanguage" : [ "English" ],
        "itemid" : "63356cf44c59b30b51770d26",
        "transactionid" : 987039,
        "title" : "Central processor ",
        "products" : [ "Cortex-M23", "CoreLink SIE-200", "CoreLink PCK-600 Power Control Kit", "Corstone-201", "Corstone-102", "Corstone SSE-123 Subsystem" ],
        "date" : 1665494180000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Subsystem Products",
        "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
        "document_id" : "101370:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665494180258106292,
        "sysisattachment" : "3467032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467032,
        "size" : 2124,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101370/0000/Functional-description/Central-processor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665494158507,
        "syssize" : 2124,
        "sysdate" : 1665494180000,
        "haslayout" : "1",
        "topparent" : "3467032",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467032,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is for the Corstone SSE-123 Example Subsystem.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem|Corstone|Corstone-201", "Subsystem|Corstone Foundation IP|Corstone-201", "IP Products|Subsystem|Corstone|Corstone-102", "Subsystem|CoreLink Subsystem|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-201", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone-102" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665494180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101370/0000/Functional-description/Central-processor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101370/0000/Functional-description/Central-processor?lang=en",
        "modified" : 1665494141000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665494180258106292,
        "uri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Central-processor",
        "syscollection" : "default"
      },
      "Title" : "Central processor",
      "Uri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Central-processor",
      "PrintableUri" : "https://developer.arm.com/documentation/101370/0000/en/Functional-description/Central-processor",
      "ClickUri" : "https://developer.arm.com/documentation/101370/0000/Functional-description/Central-processor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en/Functional-description/Central-processor",
      "Excerpt" : "No alternative reference clock is provided, and the frequency of the clock arriving at the processor ... Default Non\\u2011secure vector table offset at reset. ... Central processor subsystem",
      "FirstSentences" : "Central processor This section describes the central processor in the SSE\\u2011123 Example Subsystem. The central processor is located in the following domains: Power domain PD_SYS Reset domains ..."
    } ],
    "totalNumberOfChildResults" : 212,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual ",
      "document_number" : "101370",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3467032",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "Ov4Hz0b2cfjYIE3M",
      "urihash" : "Ov4Hz0b2cfjYIE3M",
      "sysuri" : "https://developer.arm.com/documentation/101370/0000/en/pdf/corstone_sse123_example_subsystem_technical_reference_manual_101370_0000_02_en.pdf",
      "systransactionid" : 987039,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1664409600000,
      "topparentid" : 3467032,
      "numberofpages" : 138,
      "sysconcepts" : "assignments ; configurations ; subsystem ; memory map ; registers block ; registers ; SSE ; Nested Vector ; power domains ; Write-Access ; gating units ; secure privilege ; standard information ; active-LOW ; power states ; integration",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f69e24a5e02d07b2651", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b269c", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b269c", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|60b9f98d237e4e09d0d3cd29", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5f1ae09aaca7a833c4904b38", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5f1ae09aaca7a833c4904b38" ],
      "attachmentparentid" : 3467032,
      "parentitem" : "63356cf34c59b30b51770cfc",
      "concepts" : "assignments ; configurations ; subsystem ; memory map ; registers block ; registers ; SSE ; Nested Vector ; power domains ; Write-Access ; gating units ; secure privilege ; standard information ; active-LOW ; power states ; integration",
      "documenttype" : "pdf",
      "isattachment" : "3467032",
      "sysindexeddate" : 1665494186000,
      "permanentid" : "5c0c6fc2405d04592ed800dc74b34305efb64363b5f475c15343958e6457",
      "syslanguage" : [ "English" ],
      "itemid" : "63356cf74c59b30b51770ddd",
      "transactionid" : 987039,
      "title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual ",
      "subject" : "This book is for the .",
      "date" : 1665494186000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101370:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
      "audience" : [ "Hardware Engineers", "Architects", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665494186308663325,
      "sysisattachment" : "3467032",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3467032,
      "size" : 1332663,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/63356cf74c59b30b51770ddd",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665494162600,
      "syssubject" : "This book is for the .",
      "syssize" : 1332663,
      "sysdate" : 1665494186000,
      "topparent" : "3467032",
      "author" : "Arm Ltd.",
      "label_version" : "0000-02",
      "systopparentid" : 3467032,
      "content_description" : "This book is for the Corstone SSE-123 Example Subsystem.",
      "wordcount" : 2298,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem|Corstone|Corstone-201", "Subsystem|Corstone Foundation IP|Corstone-201", "IP Products|Subsystem|Corstone|Corstone-102", "Subsystem|CoreLink Subsystem|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|CoreLink PCK-600 Power Control Kit", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-201", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone-102" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665494186000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/63356cf74c59b30b51770ddd",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665494186308663325,
      "uri" : "https://developer.arm.com/documentation/101370/0000/en/pdf/corstone_sse123_example_subsystem_technical_reference_manual_101370_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Corstone SSE-123 Example Subsystem Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101370/0000/en/pdf/corstone_sse123_example_subsystem_technical_reference_manual_101370_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101370/0000/en/pdf/corstone_sse123_example_subsystem_technical_reference_manual_101370_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/63356cf74c59b30b51770ddd",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101370/0000/en/pdf/corstone_sse123_example_subsystem_technical_reference_manual_101370_0000_02_en.pdf",
    "Excerpt" : "TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Issue: 02 ... REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... (LES-PRE-20349)",
    "FirstSentences" : "Arm® Corstone™ SSE-123 Example Subsystem Revision: r0p0 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 101370_ ..."
  }, {
    "title" : "Arm Cortex-M85 Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101924/0100/en/pdf/arm_cortex_m85_trm_101924_0100_06_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101924/0100/en/pdf/arm_cortex_m85_trm_101924_0100_06_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/63972dfa3f28e545643482b6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en/pdf/arm_cortex_m85_trm_101924_0100_06_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 415 ... Arm® Cortex®-M85 Processor Technical Reference Manual ... Document ID: 101924_0100_06_en",
    "firstSentences" : "Arm® Cortex®-M85 Processor Revision: r1p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101924_0100_06_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-M85 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101924/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101924/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-M85 Processor Technical Reference Manual ",
        "document_number" : "101924",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5393462",
        "sysurihash" : "WBHhLO2SbdQñreW2",
        "urihash" : "WBHhLO2SbdQñreW2",
        "sysuri" : "https://developer.arm.com/documentation/101924/0100/en",
        "systransactionid" : 1074293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669161600000,
        "topparentid" : 5393462,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670852080000,
        "sysconcepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "concepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1670852137000,
        "permanentid" : "269e835a846776cf8b8f4ecd918dc0d63434782ed02918cca55d04e47678",
        "syslanguage" : [ "English" ],
        "itemid" : "63972df03f28e5456434809c",
        "transactionid" : 1074293,
        "title" : "Arm Cortex-M85 Processor Technical Reference Manual ",
        "products" : [ "Cortex-M85" ],
        "date" : 1670852137000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101924:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670852137180987478,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4743,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670852127340,
        "syssize" : 4743,
        "sysdate" : 1670852137000,
        "haslayout" : "1",
        "topparent" : "5393462",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5393462,
        "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 319,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0100-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670852137000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101924/0100/?lang=en",
        "modified" : 1670852080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670852137180987478,
        "uri" : "https://developer.arm.com/documentation/101924/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M85 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101924/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101924/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ..."
    },
    "childResults" : [ {
      "title" : "Usage restrictions",
      "uri" : "https://developer.arm.com/documentation/101924/0100/en/Arm-Custom-Instructions/Usage-restrictions",
      "printableUri" : "https://developer.arm.com/documentation/101924/0100/en/Arm-Custom-Instructions/Usage-restrictions",
      "clickUri" : "https://developer.arm.com/documentation/101924/0100/Arm-Custom-Instructions/Usage-restrictions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en/Arm-Custom-Instructions/Usage-restrictions",
      "excerpt" : "Usage restrictions Some restrictions apply when the Cortex\\u00AE-M85 processor uses Custom Datapath ... Depending on your processor implementation at hardware and software level and on your ...",
      "firstSentences" : "Usage restrictions Some restrictions apply when the Cortex\\u00AE-M85 processor uses Custom Datapath Extension (CDE) instructions. Depending on your processor implementation at hardware and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101924/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101924/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "document_number" : "101924",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5393462",
          "sysurihash" : "WBHhLO2SbdQñreW2",
          "urihash" : "WBHhLO2SbdQñreW2",
          "sysuri" : "https://developer.arm.com/documentation/101924/0100/en",
          "systransactionid" : 1074293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1669161600000,
          "topparentid" : 5393462,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1670852080000,
          "sysconcepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
          "concepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670852137000,
          "permanentid" : "269e835a846776cf8b8f4ecd918dc0d63434782ed02918cca55d04e47678",
          "syslanguage" : [ "English" ],
          "itemid" : "63972df03f28e5456434809c",
          "transactionid" : 1074293,
          "title" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "products" : [ "Cortex-M85" ],
          "date" : 1670852137000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101924:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670852137180987478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4743,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670852127340,
          "syssize" : 4743,
          "sysdate" : 1670852137000,
          "haslayout" : "1",
          "topparent" : "5393462",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5393462,
          "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
          "document_revision" : "0100-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670852137000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101924/0100/?lang=en",
          "modified" : 1670852080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670852137180987478,
          "uri" : "https://developer.arm.com/documentation/101924/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101924/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101924/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Usage restrictions ",
        "document_number" : "101924",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5393462",
        "sysurihash" : "X1bOpK4DAeq48ðRñ",
        "urihash" : "X1bOpK4DAeq48ðRñ",
        "sysuri" : "https://developer.arm.com/documentation/101924/0100/en/Arm-Custom-Instructions/Usage-restrictions",
        "systransactionid" : 1074293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669161600000,
        "topparentid" : 5393462,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670852080000,
        "sysconcepts" : "Implementation Manual ; M85 Processor Integration ; u00AE Cortex ; EPCDE modules ; Arm Custom Instructions ; exceptions ; CDE ; NDA agreement ; confidential document ; usage restrictions ; software level",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "attachmentparentid" : 5393462,
        "parentitem" : "63972df03f28e5456434809c",
        "concepts" : "Implementation Manual ; M85 Processor Integration ; u00AE Cortex ; EPCDE modules ; Arm Custom Instructions ; exceptions ; CDE ; NDA agreement ; confidential document ; usage restrictions ; software level",
        "documenttype" : "html",
        "isattachment" : "5393462",
        "sysindexeddate" : 1670852137000,
        "permanentid" : "c930bfcbab9866277817fcf2205bcb0d5c9834fbfdf96e45be7af61cc6b6",
        "syslanguage" : [ "English" ],
        "itemid" : "63972df53f28e5456434818b",
        "transactionid" : 1074293,
        "title" : "Usage restrictions ",
        "products" : [ "Cortex-M85" ],
        "date" : 1670852137000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101924:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670852137736792417,
        "sysisattachment" : "5393462",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5393462,
        "size" : 792,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101924/0100/Arm-Custom-Instructions/Usage-restrictions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670852127340,
        "syssize" : 792,
        "sysdate" : 1670852137000,
        "haslayout" : "1",
        "topparent" : "5393462",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5393462,
        "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0100-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670852137000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101924/0100/Arm-Custom-Instructions/Usage-restrictions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101924/0100/Arm-Custom-Instructions/Usage-restrictions?lang=en",
        "modified" : 1670852080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670852137736792417,
        "uri" : "https://developer.arm.com/documentation/101924/0100/en/Arm-Custom-Instructions/Usage-restrictions",
        "syscollection" : "default"
      },
      "Title" : "Usage restrictions",
      "Uri" : "https://developer.arm.com/documentation/101924/0100/en/Arm-Custom-Instructions/Usage-restrictions",
      "PrintableUri" : "https://developer.arm.com/documentation/101924/0100/en/Arm-Custom-Instructions/Usage-restrictions",
      "ClickUri" : "https://developer.arm.com/documentation/101924/0100/Arm-Custom-Instructions/Usage-restrictions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en/Arm-Custom-Instructions/Usage-restrictions",
      "Excerpt" : "Usage restrictions Some restrictions apply when the Cortex\\u00AE-M85 processor uses Custom Datapath ... Depending on your processor implementation at hardware and software level and on your ...",
      "FirstSentences" : "Usage restrictions Some restrictions apply when the Cortex\\u00AE-M85 processor uses Custom Datapath Extension (CDE) instructions. Depending on your processor implementation at hardware and ..."
    }, {
      "title" : "CTI_ CIDR0, Component Identification Register 0",
      "uri" : "https://developer.arm.com/documentation/101924/0100/en/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101924/0100/en/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101924/0100/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0",
      "excerpt" : "CTI_ CIDR0, Component Identification Register 0 The CTI_CIDR0 register indicates the preamble. Usage constraints Access is only allowed from privileged code. ... Figure 1. ... [7:0]",
      "firstSentences" : "CTI_ CIDR0, Component Identification Register 0 The CTI_CIDR0 register indicates the preamble. Usage constraints Access is only allowed from privileged code. Unprivileged access results in a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101924/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101924/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "document_number" : "101924",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5393462",
          "sysurihash" : "WBHhLO2SbdQñreW2",
          "urihash" : "WBHhLO2SbdQñreW2",
          "sysuri" : "https://developer.arm.com/documentation/101924/0100/en",
          "systransactionid" : 1074293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1669161600000,
          "topparentid" : 5393462,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1670852080000,
          "sysconcepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
          "concepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670852137000,
          "permanentid" : "269e835a846776cf8b8f4ecd918dc0d63434782ed02918cca55d04e47678",
          "syslanguage" : [ "English" ],
          "itemid" : "63972df03f28e5456434809c",
          "transactionid" : 1074293,
          "title" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "products" : [ "Cortex-M85" ],
          "date" : 1670852137000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101924:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670852137180987478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4743,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670852127340,
          "syssize" : 4743,
          "sysdate" : 1670852137000,
          "haslayout" : "1",
          "topparent" : "5393462",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5393462,
          "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
          "document_revision" : "0100-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670852137000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101924/0100/?lang=en",
          "modified" : 1670852080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670852137180987478,
          "uri" : "https://developer.arm.com/documentation/101924/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101924/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101924/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CTI_ CIDR0, Component Identification Register 0 ",
        "document_number" : "101924",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5393462",
        "sysurihash" : "cwRDMjWPtH8Grnht",
        "urihash" : "cwRDMjWPtH8Grnht",
        "sysuri" : "https://developer.arm.com/documentation/101924/0100/en/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0",
        "systransactionid" : 1074293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669161600000,
        "topparentid" : 5393462,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670852080000,
        "sysconcepts" : "CTI ; assignments ; CIDR0 ; register ; RO Preamble ; privileged code ; Usage constraints ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "attachmentparentid" : 5393462,
        "parentitem" : "63972df03f28e5456434809c",
        "concepts" : "CTI ; assignments ; CIDR0 ; register ; RO Preamble ; privileged code ; Usage constraints ; Configurations",
        "documenttype" : "html",
        "isattachment" : "5393462",
        "sysindexeddate" : 1670852137000,
        "permanentid" : "000cbf66728b799e2986c6c54fac9ff7c9dda8fd400eb25d9fdf9a5a8be4",
        "syslanguage" : [ "English" ],
        "itemid" : "63972df63f28e545643481d2",
        "transactionid" : 1074293,
        "title" : "CTI_ CIDR0, Component Identification Register 0 ",
        "products" : [ "Cortex-M85" ],
        "date" : 1670852137000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101924:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670852137700293164,
        "sysisattachment" : "5393462",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5393462,
        "size" : 736,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101924/0100/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670852127340,
        "syssize" : 736,
        "sysdate" : 1670852137000,
        "haslayout" : "1",
        "topparent" : "5393462",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5393462,
        "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0100-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670852137000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101924/0100/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101924/0100/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0?lang=en",
        "modified" : 1670852080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670852137700293164,
        "uri" : "https://developer.arm.com/documentation/101924/0100/en/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0",
        "syscollection" : "default"
      },
      "Title" : "CTI_ CIDR0, Component Identification Register 0",
      "Uri" : "https://developer.arm.com/documentation/101924/0100/en/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101924/0100/en/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101924/0100/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en/Cross-Trigger-Interface/CTI--CIDR0--Component-Identification-Register-0",
      "Excerpt" : "CTI_ CIDR0, Component Identification Register 0 The CTI_CIDR0 register indicates the preamble. Usage constraints Access is only allowed from privileged code. ... Figure 1. ... [7:0]",
      "FirstSentences" : "CTI_ CIDR0, Component Identification Register 0 The CTI_CIDR0 register indicates the preamble. Usage constraints Access is only allowed from privileged code. Unprivileged access results in a ..."
    }, {
      "title" : "BreakPoint Unit",
      "uri" : "https://developer.arm.com/documentation/101924/0100/en/BreakPoint-Unit",
      "printableUri" : "https://developer.arm.com/documentation/101924/0100/en/BreakPoint-Unit",
      "clickUri" : "https://developer.arm.com/documentation/101924/0100/BreakPoint-Unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en/BreakPoint-Unit",
      "excerpt" : "BreakPoint Unit This chapter describes the BreakPoint Unit (BPU). BreakPoint Unit ProcessorsMicrocontrollerCortex-MCortex-M85",
      "firstSentences" : "BreakPoint Unit This chapter describes the BreakPoint Unit (BPU). BreakPoint Unit ProcessorsMicrocontrollerCortex-MCortex-M85",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101924/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101924/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "document_number" : "101924",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5393462",
          "sysurihash" : "WBHhLO2SbdQñreW2",
          "urihash" : "WBHhLO2SbdQñreW2",
          "sysuri" : "https://developer.arm.com/documentation/101924/0100/en",
          "systransactionid" : 1074293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1669161600000,
          "topparentid" : 5393462,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1670852080000,
          "sysconcepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
          "concepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670852137000,
          "permanentid" : "269e835a846776cf8b8f4ecd918dc0d63434782ed02918cca55d04e47678",
          "syslanguage" : [ "English" ],
          "itemid" : "63972df03f28e5456434809c",
          "transactionid" : 1074293,
          "title" : "Arm Cortex-M85 Processor Technical Reference Manual ",
          "products" : [ "Cortex-M85" ],
          "date" : 1670852137000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101924:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670852137180987478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4743,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670852127340,
          "syssize" : 4743,
          "sysdate" : 1670852137000,
          "haslayout" : "1",
          "topparent" : "5393462",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5393462,
          "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
          "document_revision" : "0100-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670852137000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101924/0100/?lang=en",
          "modified" : 1670852080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670852137180987478,
          "uri" : "https://developer.arm.com/documentation/101924/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M85 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101924/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101924/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101924/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M85 Processor Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "BreakPoint Unit ",
        "document_number" : "101924",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5393462",
        "sysurihash" : "MqMyXM6mqozHqL8l",
        "urihash" : "MqMyXM6mqozHqL8l",
        "sysuri" : "https://developer.arm.com/documentation/101924/0100/en/BreakPoint-Unit",
        "systransactionid" : 1074293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1669161600000,
        "topparentid" : 5393462,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670852080000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "attachmentparentid" : 5393462,
        "parentitem" : "63972df03f28e5456434809c",
        "documenttype" : "html",
        "isattachment" : "5393462",
        "sysindexeddate" : 1670852137000,
        "permanentid" : "e23cb59186ce5153de02b5f9c36216f5c75e873df3a298500df8543d50a8",
        "syslanguage" : [ "English" ],
        "itemid" : "63972df63f28e545643481d6",
        "transactionid" : 1074293,
        "title" : "BreakPoint Unit ",
        "products" : [ "Cortex-M85" ],
        "date" : 1670852137000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101924:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670852137577936402,
        "sysisattachment" : "5393462",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5393462,
        "size" : 125,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101924/0100/BreakPoint-Unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670852127340,
        "syssize" : 125,
        "sysdate" : 1670852137000,
        "haslayout" : "1",
        "topparent" : "5393462",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5393462,
        "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 10,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0100-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670852137000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101924/0100/BreakPoint-Unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101924/0100/BreakPoint-Unit?lang=en",
        "modified" : 1670852080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670852137577936402,
        "uri" : "https://developer.arm.com/documentation/101924/0100/en/BreakPoint-Unit",
        "syscollection" : "default"
      },
      "Title" : "BreakPoint Unit",
      "Uri" : "https://developer.arm.com/documentation/101924/0100/en/BreakPoint-Unit",
      "PrintableUri" : "https://developer.arm.com/documentation/101924/0100/en/BreakPoint-Unit",
      "ClickUri" : "https://developer.arm.com/documentation/101924/0100/BreakPoint-Unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en/BreakPoint-Unit",
      "Excerpt" : "BreakPoint Unit This chapter describes the BreakPoint Unit (BPU). BreakPoint Unit ProcessorsMicrocontrollerCortex-MCortex-M85",
      "FirstSentences" : "BreakPoint Unit This chapter describes the BreakPoint Unit (BPU). BreakPoint Unit ProcessorsMicrocontrollerCortex-MCortex-M85"
    } ],
    "totalNumberOfChildResults" : 383,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-M85 Processor Technical Reference Manual ",
      "document_number" : "101924",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5393462",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ñ1k5cnz5eq44DGZK",
      "urihash" : "ñ1k5cnz5eq44DGZK",
      "sysuri" : "https://developer.arm.com/documentation/101924/0100/en/pdf/arm_cortex_m85_trm_101924_0100_06_en.pdf",
      "systransactionid" : 1074293,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1669161600000,
      "topparentid" : 5393462,
      "numberofpages" : 415,
      "sysconcepts" : "assignments ; instructions ; interfaces ; registers summary ; M85 processors ; configurations ; Arm Limited ; registers ; exceptions ; reset ; memory ; Unprivileged access ; transactions ; data caches ; signals ; security states",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
      "attachmentparentid" : 5393462,
      "parentitem" : "63972df03f28e5456434809c",
      "concepts" : "assignments ; instructions ; interfaces ; registers summary ; M85 processors ; configurations ; Arm Limited ; registers ; exceptions ; reset ; memory ; Unprivileged access ; transactions ; data caches ; signals ; security states",
      "documenttype" : "pdf",
      "isattachment" : "5393462",
      "sysindexeddate" : 1670852147000,
      "permanentid" : "a412dbc50a532fc31c3ea7bc762969593bd65e1574dd489294b04058bb18",
      "syslanguage" : [ "English" ],
      "itemid" : "63972dfa3f28e545643482b6",
      "transactionid" : 1074293,
      "title" : "Arm Cortex-M85 Processor Technical Reference Manual ",
      "subject" : "This manual is for the Cortex-M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "date" : 1670852146000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101924:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670852146691848304,
      "sysisattachment" : "5393462",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5393462,
      "size" : 3824920,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/63972dfa3f28e545643482b6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670852133092,
      "syssubject" : "This manual is for the Cortex-M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "syssize" : 3824920,
      "sysdate" : 1670852146000,
      "topparent" : "5393462",
      "author" : "Arm Ltd.",
      "label_version" : "0100",
      "systopparentid" : 5393462,
      "content_description" : "This manual is for the Cortex -M85 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 5473,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670852147000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/63972dfa3f28e545643482b6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670852146691848304,
      "uri" : "https://developer.arm.com/documentation/101924/0100/en/pdf/arm_cortex_m85_trm_101924_0100_06_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-M85 Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101924/0100/en/pdf/arm_cortex_m85_trm_101924_0100_06_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101924/0100/en/pdf/arm_cortex_m85_trm_101924_0100_06_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/63972dfa3f28e545643482b6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101924/0100/en/pdf/arm_cortex_m85_trm_101924_0100_06_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 415 ... Arm® Cortex®-M85 Processor Technical Reference Manual ... Document ID: 101924_0100_06_en",
    "FirstSentences" : "Arm® Cortex®-M85 Processor Revision: r1p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101924_0100_06_en Arm® ..."
  }, {
    "title" : "TRCITCTRL, Integration Mode Control Register",
    "uri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register",
    "printableUri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register",
    "clickUri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register",
    "excerpt" : "TRCITCTRL, Integration Mode Control Register The TRCITCTRL enables topology detection or ... Usage constraints Arm recommends that you perform a debug reset after using ... Figure 1.",
    "firstSentences" : "TRCITCTRL, Integration Mode Control Register The TRCITCTRL enables topology detection or integration testing, by putting ETM-M85 into integration mode. Usage constraints Arm recommends that you ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101926/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101926/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
        "document_number" : "101926",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5393898",
        "sysurihash" : "kXgxGX3xAmg3R46F",
        "urihash" : "kXgxGX3xAmg3R46F",
        "sysuri" : "https://developer.arm.com/documentation/101926/0100/en",
        "systransactionid" : 1065919,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669161600000,
        "topparentid" : 5393898,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670344064000,
        "sysconcepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "concepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1670344113000,
        "permanentid" : "df72199e7e44618754b1fdff149ea4184b0cbe1e3d9573ed48a76d3d53a7",
        "syslanguage" : [ "English" ],
        "itemid" : "638f6d80826c281d4c73cef6",
        "transactionid" : 1065919,
        "title" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
        "products" : [ "Cortex-M85" ],
        "date" : 1670344113000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101926:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670344113868546188,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4744,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670344090408,
        "syssize" : 4744,
        "sysdate" : 1670344113000,
        "haslayout" : "1",
        "topparent" : "5393898",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5393898,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
        "wordcount" : 320,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0100-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670344113000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101926/0100/?lang=en",
        "modified" : 1670344064000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670344113868546188,
        "uri" : "https://developer.arm.com/documentation/101926/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101926/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101926/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101926/0100/en/pdf/arm_coresight_m85_processor_etm_olympus_trm_101926_0100_06_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101926/0100/en/pdf/arm_coresight_m85_processor_etm_olympus_trm_101926_0100_06_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/638f6d82826c281d4c73cf7d",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en/pdf/arm_coresight_m85_processor_etm_olympus_trm_101926_0100_06_en.pdf",
      "excerpt" : "Date ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 81 ... Arm® CoreSight™ ETM-M85 Technical Reference Manual ... Document ID: 101926_0100_06_en",
      "firstSentences" : "Arm® CoreSight™ ETM-M85 Revision: r1p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101926_0100_06_en Arm® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101926/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101926/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
          "document_number" : "101926",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5393898",
          "sysurihash" : "kXgxGX3xAmg3R46F",
          "urihash" : "kXgxGX3xAmg3R46F",
          "sysuri" : "https://developer.arm.com/documentation/101926/0100/en",
          "systransactionid" : 1065919,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1669161600000,
          "topparentid" : 5393898,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1670344064000,
          "sysconcepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
          "concepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670344113000,
          "permanentid" : "df72199e7e44618754b1fdff149ea4184b0cbe1e3d9573ed48a76d3d53a7",
          "syslanguage" : [ "English" ],
          "itemid" : "638f6d80826c281d4c73cef6",
          "transactionid" : 1065919,
          "title" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
          "products" : [ "Cortex-M85" ],
          "date" : 1670344113000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101926:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670344113868546188,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4744,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670344090408,
          "syssize" : 4744,
          "sysdate" : 1670344113000,
          "haslayout" : "1",
          "topparent" : "5393898",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5393898,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
          "wordcount" : 320,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
          "document_revision" : "0100-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670344113000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101926/0100/?lang=en",
          "modified" : 1670344064000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670344113868546188,
          "uri" : "https://developer.arm.com/documentation/101926/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101926/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101926/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
        "document_number" : "101926",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5393898",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "prq3kAgmgifQF99l",
        "urihash" : "prq3kAgmgifQF99l",
        "sysuri" : "https://developer.arm.com/documentation/101926/0100/en/pdf/arm_coresight_m85_processor_etm_olympus_trm_101926_0100_06_en.pdf",
        "systransactionid" : 1065920,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1669161600000,
        "topparentid" : 5393898,
        "numberofpages" : 81,
        "sysconcepts" : "ETM ; usage constraints ; assignments ; M85 ; registers ; configurations ; documentation ; interfaces ; instruction trace ; integration ; resource selector ; processor comparator ; Arm Limited ; instruction tracing ; register summary ; arm",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "attachmentparentid" : 5393898,
        "parentitem" : "638f6d80826c281d4c73cef6",
        "concepts" : "ETM ; usage constraints ; assignments ; M85 ; registers ; configurations ; documentation ; interfaces ; instruction trace ; integration ; resource selector ; processor comparator ; Arm Limited ; instruction tracing ; register summary ; arm",
        "documenttype" : "pdf",
        "isattachment" : "5393898",
        "sysindexeddate" : 1670344115000,
        "permanentid" : "5a41d60e2343f38a6db28a5aabb7c7f4c81054c6cb2b207611b9642edb5e",
        "syslanguage" : [ "English" ],
        "itemid" : "638f6d82826c281d4c73cf7d",
        "transactionid" : 1065920,
        "title" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
        "subject" : "This book is for the CoreSight\n\t\t\t\tEmbedded Trace Macrocell for the Cortex-M85 processor. You\n\t\t\timplement ETM-M85 with the Cortex-M85\n\t\t\tprocessor. In this manual, in general, any reference to the processor applies to the Cortex-M85 processor, as\n\t\t\tappropriate.",
        "date" : 1670344115000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101926:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670344115713018235,
        "sysisattachment" : "5393898",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5393898,
        "size" : 830604,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/638f6d82826c281d4c73cf7d",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670344093003,
        "syssubject" : "This book is for the CoreSight\n\t\t\t\tEmbedded Trace Macrocell for the Cortex-M85 processor. You\n\t\t\timplement ETM-M85 with the Cortex-M85\n\t\t\tprocessor. In this manual, in general, any reference to the processor applies to the Cortex-M85 processor, as\n\t\t\tappropriate.",
        "syssize" : 830604,
        "sysdate" : 1670344115000,
        "topparent" : "5393898",
        "author" : "Arm Ltd.",
        "label_version" : "0100",
        "systopparentid" : 5393898,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
        "wordcount" : 2072,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670344115000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/638f6d82826c281d4c73cf7d",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670344115713018235,
        "uri" : "https://developer.arm.com/documentation/101926/0100/en/pdf/arm_coresight_m85_processor_etm_olympus_trm_101926_0100_06_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101926/0100/en/pdf/arm_coresight_m85_processor_etm_olympus_trm_101926_0100_06_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101926/0100/en/pdf/arm_coresight_m85_processor_etm_olympus_trm_101926_0100_06_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/638f6d82826c281d4c73cf7d",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en/pdf/arm_coresight_m85_processor_etm_olympus_trm_101926_0100_06_en.pdf",
      "Excerpt" : "Date ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 81 ... Arm® CoreSight™ ETM-M85 Technical Reference Manual ... Document ID: 101926_0100_06_en",
      "FirstSentences" : "Arm® CoreSight™ ETM-M85 Revision: r1p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101926_0100_06_en Arm® ..."
    }, {
      "title" : "Integration test registers",
      "uri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers",
      "printableUri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers",
      "clickUri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions/Integration-test-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers",
      "excerpt" : "Integration test registers The ETM-M85 integration test registers can be used to ... Because the integration mode overrides the normal bus protocols, the ETM and ATB ... Table 1. ... Table 2.",
      "firstSentences" : "Integration test registers The ETM-M85 integration test registers can be used to access some of the ports that are useful in determining the system level trace topology, by identifying the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101926/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101926/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
          "document_number" : "101926",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5393898",
          "sysurihash" : "kXgxGX3xAmg3R46F",
          "urihash" : "kXgxGX3xAmg3R46F",
          "sysuri" : "https://developer.arm.com/documentation/101926/0100/en",
          "systransactionid" : 1065919,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1669161600000,
          "topparentid" : 5393898,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1670344064000,
          "sysconcepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
          "concepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670344113000,
          "permanentid" : "df72199e7e44618754b1fdff149ea4184b0cbe1e3d9573ed48a76d3d53a7",
          "syslanguage" : [ "English" ],
          "itemid" : "638f6d80826c281d4c73cef6",
          "transactionid" : 1065919,
          "title" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
          "products" : [ "Cortex-M85" ],
          "date" : 1670344113000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101926:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670344113868546188,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4744,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670344090408,
          "syssize" : 4744,
          "sysdate" : 1670344113000,
          "haslayout" : "1",
          "topparent" : "5393898",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5393898,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
          "wordcount" : 320,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
          "document_revision" : "0100-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670344113000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101926/0100/?lang=en",
          "modified" : 1670344064000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670344113868546188,
          "uri" : "https://developer.arm.com/documentation/101926/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101926/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101926/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Integration test registers ",
        "document_number" : "101926",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5393898",
        "sysurihash" : "sHY5TS4P73pSSLB8",
        "urihash" : "sHY5TS4P73pSSLB8",
        "sysuri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers",
        "systransactionid" : 1065920,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669161600000,
        "topparentid" : 5393898,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670344064000,
        "sysconcepts" : "integration test ; signals ; ATB ; ETM ; topology ; M85 ; first set ; bus protocols ; level trace",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "attachmentparentid" : 5393898,
        "parentitem" : "638f6d80826c281d4c73cef6",
        "concepts" : "integration test ; signals ; ATB ; ETM ; topology ; M85 ; first set ; bus protocols ; level trace",
        "documenttype" : "html",
        "isattachment" : "5393898",
        "sysindexeddate" : 1670344115000,
        "permanentid" : "7e16ecf1edd91818a04f895e6385125e75acac5527b372990c46a7e594cd",
        "syslanguage" : [ "English" ],
        "itemid" : "638f6d82826c281d4c73cf3c",
        "transactionid" : 1065920,
        "title" : "Integration test registers ",
        "products" : [ "Cortex-M85" ],
        "date" : 1670344115000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101926:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670344115762730902,
        "sysisattachment" : "5393898",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5393898,
        "size" : 1859,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions/Integration-test-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670344090408,
        "syssize" : 1859,
        "sysdate" : 1670344115000,
        "haslayout" : "1",
        "topparent" : "5393898",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5393898,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
        "wordcount" : 103,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0100-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670344115000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions/Integration-test-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101926/0100/ETM-M85-register-descriptions/Integration-test-registers?lang=en",
        "modified" : 1670344064000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670344115762730902,
        "uri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers",
        "syscollection" : "default"
      },
      "Title" : "Integration test registers",
      "Uri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions/Integration-test-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers",
      "Excerpt" : "Integration test registers The ETM-M85 integration test registers can be used to ... Because the integration mode overrides the normal bus protocols, the ETM and ATB ... Table 1. ... Table 2.",
      "FirstSentences" : "Integration test registers The ETM-M85 integration test registers can be used to access some of the ports that are useful in determining the system level trace topology, by identifying the ..."
    }, {
      "title" : "ETM-M85 register descriptions",
      "uri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions",
      "excerpt" : "ETM-M85 register descriptions This chapter describes the ETM-M85 registers. ETM-M85 register descriptions ProcessorsMicrocontrollerCortex-MCortex-M85ETM-M85",
      "firstSentences" : "ETM-M85 register descriptions This chapter describes the ETM-M85 registers. ETM-M85 register descriptions ProcessorsMicrocontrollerCortex-MCortex-M85ETM-M85",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101926/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101926/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
          "document_number" : "101926",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5393898",
          "sysurihash" : "kXgxGX3xAmg3R46F",
          "urihash" : "kXgxGX3xAmg3R46F",
          "sysuri" : "https://developer.arm.com/documentation/101926/0100/en",
          "systransactionid" : 1065919,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1669161600000,
          "topparentid" : 5393898,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1670344064000,
          "sysconcepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
          "concepts" : "implementations ; documentation ; arm ; export laws ; languages ; industry ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670344113000,
          "permanentid" : "df72199e7e44618754b1fdff149ea4184b0cbe1e3d9573ed48a76d3d53a7",
          "syslanguage" : [ "English" ],
          "itemid" : "638f6d80826c281d4c73cef6",
          "transactionid" : 1065919,
          "title" : "Arm CoreSight ETM-M85 Technical Reference Manual ",
          "products" : [ "Cortex-M85" ],
          "date" : 1670344113000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101926:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670344113868546188,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4744,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670344090408,
          "syssize" : 4744,
          "sysdate" : 1670344113000,
          "haslayout" : "1",
          "topparent" : "5393898",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5393898,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
          "wordcount" : 320,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
          "document_revision" : "0100-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670344113000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101926/0100/?lang=en",
          "modified" : 1670344064000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670344113868546188,
          "uri" : "https://developer.arm.com/documentation/101926/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ETM-M85 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101926/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101926/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101926/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M85 Technical Reference Manual Revision: r1p0 Release Information Issue Date Confidentiality Change 0000-02 8 December 2020 Confidential First beta release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM-M85 register descriptions ",
        "document_number" : "101926",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5393898",
        "sysurihash" : "cx5Ptk5f4ANVk4Ca",
        "urihash" : "cx5Ptk5f4ANVk4Ca",
        "sysuri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions",
        "systransactionid" : 1065920,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669161600000,
        "topparentid" : 5393898,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670344064000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "attachmentparentid" : 5393898,
        "parentitem" : "638f6d80826c281d4c73cef6",
        "documenttype" : "html",
        "isattachment" : "5393898",
        "sysindexeddate" : 1670344115000,
        "permanentid" : "2ac270ab019361e71418203f527d39d905933f64d950d90aaaf73aefc2aa",
        "syslanguage" : [ "English" ],
        "itemid" : "638f6d81826c281d4c73cf17",
        "transactionid" : 1065920,
        "title" : "ETM-M85 register descriptions ",
        "products" : [ "Cortex-M85" ],
        "date" : 1670344115000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101926:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670344115589103190,
        "sysisattachment" : "5393898",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5393898,
        "size" : 156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670344090408,
        "syssize" : 156,
        "sysdate" : 1670344115000,
        "haslayout" : "1",
        "topparent" : "5393898",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5393898,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
        "wordcount" : 12,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "0100-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670344115000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101926/0100/ETM-M85-register-descriptions?lang=en",
        "modified" : 1670344064000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670344115589103190,
        "uri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "ETM-M85 register descriptions",
      "Uri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions",
      "Excerpt" : "ETM-M85 register descriptions This chapter describes the ETM-M85 registers. ETM-M85 register descriptions ProcessorsMicrocontrollerCortex-MCortex-M85ETM-M85",
      "FirstSentences" : "ETM-M85 register descriptions This chapter describes the ETM-M85 registers. ETM-M85 register descriptions ProcessorsMicrocontrollerCortex-MCortex-M85ETM-M85"
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "TRCITCTRL, Integration Mode Control Register ",
      "document_number" : "101926",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5393898",
      "sysurihash" : "jooñSzYQNotmBbL2",
      "urihash" : "jooñSzYQNotmBbL2",
      "sysuri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register",
      "systransactionid" : 1065920,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1669161600000,
      "topparentid" : 5393898,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670344064000,
      "sysconcepts" : "integration mode ; register summary ; assignments ; M85 ; ETM ; configurations ; reset ; constraints Arm ; topology detection",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
      "attachmentparentid" : 5393898,
      "parentitem" : "638f6d80826c281d4c73cef6",
      "concepts" : "integration mode ; register summary ; assignments ; M85 ; ETM ; configurations ; reset ; constraints Arm ; topology detection",
      "documenttype" : "html",
      "isattachment" : "5393898",
      "sysindexeddate" : 1670344115000,
      "permanentid" : "9487ee8db54e6d66fc5d096afe26d0c9a1283d5f1d1ac0b9be5aecd09d1f",
      "syslanguage" : [ "English" ],
      "itemid" : "638f6d82826c281d4c73cf41",
      "transactionid" : 1065920,
      "title" : "TRCITCTRL, Integration Mode Control Register ",
      "products" : [ "Cortex-M85" ],
      "date" : 1670344115000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Microcontrollers" ],
      "document_id" : "101926:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670344115869496990,
      "sysisattachment" : "5393898",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5393898,
      "size" : 805,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670344090408,
      "syssize" : 805,
      "sysdate" : 1670344115000,
      "haslayout" : "1",
      "topparent" : "5393898",
      "label_version" : "0100",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5393898,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M85 processor. You implement ETM- M85 with the Cortex -M85 processor. In this manual, in general, any reference to the processor applies to the Cortex -M85 processor, as appropriate.",
      "wordcount" : 57,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
      "document_revision" : "0100-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670344115000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101926/0100/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register?lang=en",
      "modified" : 1670344064000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670344115869496990,
      "uri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register",
      "syscollection" : "default"
    },
    "Title" : "TRCITCTRL, Integration Mode Control Register",
    "Uri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register",
    "ClickUri" : "https://developer.arm.com/documentation/101926/0100/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101926/0100/en/ETM-M85-register-descriptions/Integration-test-registers/TRCITCTRL--Integration-Mode-Control-Register",
    "Excerpt" : "TRCITCTRL, Integration Mode Control Register The TRCITCTRL enables topology detection or ... Usage constraints Arm recommends that you perform a debug reset after using ... Figure 1.",
    "FirstSentences" : "TRCITCTRL, Integration Mode Control Register The TRCITCTRL enables topology detection or integration testing, by putting ETM-M85 into integration mode. Usage constraints Arm recommends that you ..."
  }, {
    "title" : "Arm Neoverse N2 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/102099/0003/en/pdf/arm_neoverse_n2_core_trm_102099_0003_06_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102099/0003/en/pdf/arm_neoverse_n2_core_trm_102099_0003_06_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/639073d12b0dd145f8030841",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en/pdf/arm_neoverse_n2_core_trm_102099_0003_06_en.pdf",
    "excerpt" : "Date ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 1668 ... Arm® Neoverse™ N2 Core Technical Reference Manual ... Document ID: 102099_0003_06_en",
    "firstSentences" : "Arm® Neoverse™ N2 Core Revision: r0p3 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 102099_0003_06_en Arm® Neoverse™ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102099/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/102099/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N2 Core Technical Reference Manual ",
        "document_number" : "102099",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5394076",
        "sysurihash" : "b1XpwXybbNeYukLX",
        "urihash" : "b1XpwXybbNeYukLX",
        "sysuri" : "https://developer.arm.com/documentation/102099/0003/en",
        "systransactionid" : 1066718,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5394076,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670411182000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1670411367000,
        "permanentid" : "b777eb15c6423f30cd0986f8e2d0648aa033cf967886361dc37d902bc270",
        "syslanguage" : [ "English" ],
        "itemid" : "639073ae2b0dd145f8030306",
        "transactionid" : 1066718,
        "title" : "Arm Neoverse N2 Core Technical Reference Manual ",
        "products" : [ "Neoverse N2" ],
        "date" : 1670411367000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9", "AArch64", "64-bit", "Application Processors" ],
        "document_id" : "102099:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670411367797330132,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4759,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670411355370,
        "syssize" : 4759,
        "sysdate" : 1670411367000,
        "haslayout" : "1",
        "topparent" : "5394076",
        "label_version" : "0003",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5394076,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0003-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670411367000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0003/?lang=en",
        "modified" : 1670411182000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670411367797330132,
        "uri" : "https://developer.arm.com/documentation/102099/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102099/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
    },
    "childResults" : [ {
      "title" : "AArch32 registers",
      "uri" : "https://developer.arm.com/documentation/102099/0003/en/AArch32-registers",
      "printableUri" : "https://developer.arm.com/documentation/102099/0003/en/AArch32-registers",
      "clickUri" : "https://developer.arm.com/documentation/102099/0003/AArch32-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en/AArch32-registers",
      "excerpt" : "AArch32 registers This appendix contains the descriptions for the Neoverse\\u2122 N2 AArch32 registers. This manual does not provide a complete list of registers.",
      "firstSentences" : "AArch32 registers This appendix contains the descriptions for the Neoverse\\u2122 N2 AArch32 registers. This manual does not provide a complete list of registers. Read this manual together with the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102099/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N2 Core Technical Reference Manual ",
          "document_number" : "102099",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5394076",
          "sysurihash" : "b1XpwXybbNeYukLX",
          "urihash" : "b1XpwXybbNeYukLX",
          "sysuri" : "https://developer.arm.com/documentation/102099/0003/en",
          "systransactionid" : 1066718,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5394076,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1670411182000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670411367000,
          "permanentid" : "b777eb15c6423f30cd0986f8e2d0648aa033cf967886361dc37d902bc270",
          "syslanguage" : [ "English" ],
          "itemid" : "639073ae2b0dd145f8030306",
          "transactionid" : 1066718,
          "title" : "Arm Neoverse N2 Core Technical Reference Manual ",
          "products" : [ "Neoverse N2" ],
          "date" : 1670411367000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9", "AArch64", "64-bit", "Application Processors" ],
          "document_id" : "102099:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670411367797330132,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4759,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670411355370,
          "syssize" : 4759,
          "sysdate" : 1670411367000,
          "haslayout" : "1",
          "topparent" : "5394076",
          "label_version" : "0003",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5394076,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0003-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670411367000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0003/?lang=en",
          "modified" : 1670411182000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670411367797330132,
          "uri" : "https://developer.arm.com/documentation/102099/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102099/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch32 registers ",
        "document_number" : "102099",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5394076",
        "sysurihash" : "uFxOod4UKlhTPgZk",
        "urihash" : "uFxOod4UKlhTPgZk",
        "sysuri" : "https://developer.arm.com/documentation/102099/0003/en/AArch32-registers",
        "systransactionid" : 1066718,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5394076,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670411182000,
        "sysconcepts" : "architecture ; registers ; AArch32 ; complete list ; Arm ; Neoverse",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5394076,
        "parentitem" : "639073ae2b0dd145f8030306",
        "concepts" : "architecture ; registers ; AArch32 ; complete list ; Arm ; Neoverse",
        "documenttype" : "html",
        "isattachment" : "5394076",
        "sysindexeddate" : 1670411368000,
        "permanentid" : "d236315556cd35781d1eada8d12452dc5c86e87e8a46f59fb06462eba21f",
        "syslanguage" : [ "English" ],
        "itemid" : "639073b82b0dd145f8030390",
        "transactionid" : 1066718,
        "title" : "AArch32 registers ",
        "products" : [ "Neoverse N2" ],
        "date" : 1670411368000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9", "AArch64", "64-bit", "Application Processors" ],
        "document_id" : "102099:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670411368528098935,
        "sysisattachment" : "5394076",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5394076,
        "size" : 334,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0003/AArch32-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670411355370,
        "syssize" : 334,
        "sysdate" : 1670411368000,
        "haslayout" : "1",
        "topparent" : "5394076",
        "label_version" : "0003",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5394076,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0003-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670411368000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0003/AArch32-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0003/AArch32-registers?lang=en",
        "modified" : 1670411182000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670411368528098935,
        "uri" : "https://developer.arm.com/documentation/102099/0003/en/AArch32-registers",
        "syscollection" : "default"
      },
      "Title" : "AArch32 registers",
      "Uri" : "https://developer.arm.com/documentation/102099/0003/en/AArch32-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0003/en/AArch32-registers",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0003/AArch32-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en/AArch32-registers",
      "Excerpt" : "AArch32 registers This appendix contains the descriptions for the Neoverse\\u2122 N2 AArch32 registers. This manual does not provide a complete list of registers.",
      "FirstSentences" : "AArch32 registers This appendix contains the descriptions for the Neoverse\\u2122 N2 AArch32 registers. This manual does not provide a complete list of registers. Read this manual together with the ..."
    }, {
      "title" : "Arm Neoverse N2 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102099/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/102099/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N2 Core Technical Reference Manual ",
        "document_number" : "102099",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5394076",
        "sysurihash" : "b1XpwXybbNeYukLX",
        "urihash" : "b1XpwXybbNeYukLX",
        "sysuri" : "https://developer.arm.com/documentation/102099/0003/en",
        "systransactionid" : 1066718,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5394076,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670411182000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1670411367000,
        "permanentid" : "b777eb15c6423f30cd0986f8e2d0648aa033cf967886361dc37d902bc270",
        "syslanguage" : [ "English" ],
        "itemid" : "639073ae2b0dd145f8030306",
        "transactionid" : 1066718,
        "title" : "Arm Neoverse N2 Core Technical Reference Manual ",
        "products" : [ "Neoverse N2" ],
        "date" : 1670411367000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9", "AArch64", "64-bit", "Application Processors" ],
        "document_id" : "102099:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670411367797330132,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4759,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670411355370,
        "syssize" : 4759,
        "sysdate" : 1670411367000,
        "haslayout" : "1",
        "topparent" : "5394076",
        "label_version" : "0003",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5394076,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0003-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670411367000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0003/?lang=en",
        "modified" : 1670411182000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670411367797330132,
        "uri" : "https://developer.arm.com/documentation/102099/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102099/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
    }, {
      "title" : "CTIAPPPULSE, CTI Application Pulse register",
      "uri" : "https://developer.arm.com/documentation/102099/0003/en/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register",
      "printableUri" : "https://developer.arm.com/documentation/102099/0003/en/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register",
      "clickUri" : "https://developer.arm.com/documentation/102099/0003/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register",
      "excerpt" : "CTIAPPPULSE, CTI Application Pulse register Causes event pulses to be generated on ECT ... Configurations This register is available in all configurations. ... Bits [31:N] are RAZ\\/WI.",
      "firstSentences" : "CTIAPPPULSE, CTI Application Pulse register Causes event pulses to be generated on ECT channels. Configurations This register is available in all configurations. Attributes Width 32 Component CTI ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102099/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N2 Core Technical Reference Manual ",
          "document_number" : "102099",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5394076",
          "sysurihash" : "b1XpwXybbNeYukLX",
          "urihash" : "b1XpwXybbNeYukLX",
          "sysuri" : "https://developer.arm.com/documentation/102099/0003/en",
          "systransactionid" : 1066718,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5394076,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1670411182000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670411367000,
          "permanentid" : "b777eb15c6423f30cd0986f8e2d0648aa033cf967886361dc37d902bc270",
          "syslanguage" : [ "English" ],
          "itemid" : "639073ae2b0dd145f8030306",
          "transactionid" : 1066718,
          "title" : "Arm Neoverse N2 Core Technical Reference Manual ",
          "products" : [ "Neoverse N2" ],
          "date" : 1670411367000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9", "AArch64", "64-bit", "Application Processors" ],
          "document_id" : "102099:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670411367797330132,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4759,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670411355370,
          "syssize" : 4759,
          "sysdate" : 1670411367000,
          "haslayout" : "1",
          "topparent" : "5394076",
          "label_version" : "0003",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5394076,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0003-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670411367000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0003/?lang=en",
          "modified" : 1670411182000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670411367797330132,
          "uri" : "https://developer.arm.com/documentation/102099/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102099/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CTIAPPPULSE, CTI Application Pulse register ",
        "document_number" : "102099",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5394076",
        "sysurihash" : "aIigl8zoCK1GpH8j",
        "urihash" : "aIigl8zoCK1GpH8j",
        "sysuri" : "https://developer.arm.com/documentation/102099/0003/en/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register",
        "systransactionid" : 1066718,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5394076,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1670411182000,
        "sysconcepts" : "ECT channels ; ctiapppulse ; register ; reset ; Accessibility ; configurations ; CTI ; pulse ; NUMCHAN field ; ext-CTIDEVID ; assignments",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5394076,
        "parentitem" : "639073ae2b0dd145f8030306",
        "concepts" : "ECT channels ; ctiapppulse ; register ; reset ; Accessibility ; configurations ; CTI ; pulse ; NUMCHAN field ; ext-CTIDEVID ; assignments",
        "documenttype" : "html",
        "isattachment" : "5394076",
        "sysindexeddate" : 1670411367000,
        "permanentid" : "843ccfd841fe864d8f5429a0046cbaec5680646ca593cc19cfa6e83cf8ec",
        "syslanguage" : [ "English" ],
        "itemid" : "639073c32b0dd145f8030517",
        "transactionid" : 1066718,
        "title" : "CTIAPPPULSE, CTI Application Pulse register ",
        "products" : [ "Neoverse N2" ],
        "date" : 1670411367000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9", "AArch64", "64-bit", "Application Processors" ],
        "document_id" : "102099:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670411367795799178,
        "sysisattachment" : "5394076",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5394076,
        "size" : 1508,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0003/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670411354026,
        "syssize" : 1508,
        "sysdate" : 1670411367000,
        "haslayout" : "1",
        "topparent" : "5394076",
        "label_version" : "0003",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5394076,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 123,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0003-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670411367000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0003/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0003/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register?lang=en",
        "modified" : 1670411182000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670411367795799178,
        "uri" : "https://developer.arm.com/documentation/102099/0003/en/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register",
        "syscollection" : "default"
      },
      "Title" : "CTIAPPPULSE, CTI Application Pulse register",
      "Uri" : "https://developer.arm.com/documentation/102099/0003/en/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0003/en/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0003/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en/External-registers/External-CTI-registers-summary/CTIAPPPULSE--CTI-Application-Pulse-register",
      "Excerpt" : "CTIAPPPULSE, CTI Application Pulse register Causes event pulses to be generated on ECT ... Configurations This register is available in all configurations. ... Bits [31:N] are RAZ\\/WI.",
      "FirstSentences" : "CTIAPPPULSE, CTI Application Pulse register Causes event pulses to be generated on ECT channels. Configurations This register is available in all configurations. Attributes Width 32 Component CTI ..."
    } ],
    "totalNumberOfChildResults" : 584,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Neoverse N2 Core Technical Reference Manual ",
      "document_number" : "102099",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5394076",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "Bso67kp9k9dm86Lñ",
      "urihash" : "Bso67kp9k9dm86Lñ",
      "sysuri" : "https://developer.arm.com/documentation/102099/0003/en/pdf/arm_neoverse_n2_core_trm_102099_0003_06_en.pdf",
      "keywords" : "Processors, Application Processors, Cortex-A, Neoverse N2",
      "systransactionid" : 1066720,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1666828800000,
      "topparentid" : 5394076,
      "numberofpages" : 1668,
      "sysconcepts" : "registers ; configurations ; EL2 ; trace unit ; security state ; instructions ; architectures ; EL0 ; listed reset ; EL1 ; implementations ; Idle state ; event counters ; undergone priority-drop ; Reference Manual ; individual field",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 5394076,
      "parentitem" : "639073ae2b0dd145f8030306",
      "concepts" : "registers ; configurations ; EL2 ; trace unit ; security state ; instructions ; architectures ; EL0 ; listed reset ; EL1 ; implementations ; Idle state ; event counters ; undergone priority-drop ; Reference Manual ; individual field",
      "documenttype" : "pdf",
      "isattachment" : "5394076",
      "sysindexeddate" : 1670411412000,
      "permanentid" : "bedb2cff7167fb38ebb7eaae576436863e41351ec60ca6987f25895bfd4a",
      "syslanguage" : [ "English" ],
      "itemid" : "639073d12b0dd145f8030841",
      "transactionid" : 1066720,
      "title" : "Arm Neoverse N2 Core Technical Reference Manual ",
      "subject" : "This manual is for the Neoverse\n\t\t\t\t\t\t\tN2 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "date" : 1670411410000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102099:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
      "audience" : [ "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670411410703163459,
      "sysisattachment" : "5394076",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5394076,
      "size" : 11576080,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/639073d12b0dd145f8030841",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670411365584,
      "syssubject" : "This manual is for the Neoverse\n\t\t\t\t\t\t\tN2 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "syssize" : 11576080,
      "sysdate" : 1670411410000,
      "topparent" : "5394076",
      "author" : "Arm Ltd.",
      "label_version" : "0003",
      "systopparentid" : 5394076,
      "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 7597,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670411412000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/639073d12b0dd145f8030841",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670411410703163459,
      "uri" : "https://developer.arm.com/documentation/102099/0003/en/pdf/arm_neoverse_n2_core_trm_102099_0003_06_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse N2 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/102099/0003/en/pdf/arm_neoverse_n2_core_trm_102099_0003_06_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102099/0003/en/pdf/arm_neoverse_n2_core_trm_102099_0003_06_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/639073d12b0dd145f8030841",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0003/en/pdf/arm_neoverse_n2_core_trm_102099_0003_06_en.pdf",
    "Excerpt" : "Date ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 1668 ... Arm® Neoverse™ N2 Core Technical Reference Manual ... Document ID: 102099_0003_06_en",
    "FirstSentences" : "Arm® Neoverse™ N2 Core Revision: r0p3 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 102099_0003_06_en Arm® Neoverse™ ..."
  }, {
    "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101412/0100/en/pdf/corelink_mmu600ae_trm_101412_0100_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101412/0100/en/pdf/corelink_mmu600ae_trm_101412_0100_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/63a1b19c3f28e5456434c720",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/pdf/corelink_mmu600ae_trm_101412_0100_02_en.pdf",
    "excerpt" : "Change ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 183",
    "firstSentences" : "Arm® CoreLink™ MMU-600AE System Memory Management Unit Revision: r1p0 Technical Reference Manual Non-Conﬁdential Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101412/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
      "excerpt" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual CoreLink MMU-600AE TRM This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual CoreLink MMU-600AE TRM This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
        "document_number" : "101412",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3848946",
        "sysurihash" : "9Wt7MfuxU6Tfgxbs",
        "urihash" : "9Wt7MfuxU6Tfgxbs",
        "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
        "systransactionid" : 1085945,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669334400000,
        "topparentid" : 3848946,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671541148000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1671541173000,
        "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
        "syslanguage" : [ "English" ],
        "itemid" : "63a1b19c3f28e5456434c71e",
        "transactionid" : 1085945,
        "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600AE" ],
        "date" : 1671541173000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Application Processors", "Functional Safety" ],
        "document_id" : "101412:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671541173150688997,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 293,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671541156072,
        "syssize" : 293,
        "sysdate" : 1671541173000,
        "haslayout" : "1",
        "topparent" : "3848946",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3848946,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This TRM describes the functionality and the effects of functional options on the behavior of the MMU-600AE. The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 that translates an input address to an output address. ",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671541173000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101412/0100/?lang=en",
        "modified" : 1671541148000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671541173150688997,
        "uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
      "Excerpt" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual CoreLink MMU-600AE TRM This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual CoreLink MMU-600AE TRM This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU- ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101412/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
      "excerpt" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual CoreLink MMU-600AE TRM This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual CoreLink MMU-600AE TRM This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
        "document_number" : "101412",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3848946",
        "sysurihash" : "9Wt7MfuxU6Tfgxbs",
        "urihash" : "9Wt7MfuxU6Tfgxbs",
        "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
        "systransactionid" : 1085945,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1669334400000,
        "topparentid" : 3848946,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671541148000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1671541173000,
        "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
        "syslanguage" : [ "English" ],
        "itemid" : "63a1b19c3f28e5456434c71e",
        "transactionid" : 1085945,
        "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600AE" ],
        "date" : 1671541173000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Application Processors", "Functional Safety" ],
        "document_id" : "101412:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671541173150688997,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 293,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671541156072,
        "syssize" : 293,
        "sysdate" : 1671541173000,
        "haslayout" : "1",
        "topparent" : "3848946",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3848946,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This TRM describes the functionality and the effects of functional options on the behavior of the MMU-600AE. The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 that translates an input address to an output address. ",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671541173000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101412/0100/?lang=en",
        "modified" : 1671541148000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671541173150688997,
        "uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
      "Excerpt" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual CoreLink MMU-600AE TRM This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual CoreLink MMU-600AE TRM This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU- ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
      "document_number" : "101412",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3848946",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "B1pr8kEmgl0LrBVd",
      "urihash" : "B1pr8kEmgl0LrBVd",
      "sysuri" : "https://developer.arm.com/documentation/101412/0100/en/pdf/corelink_mmu600ae_trm_101412_0100_02_en.pdf",
      "systransactionid" : 1085946,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1669334400000,
      "topparentid" : 3848946,
      "numberofpages" : 183,
      "sysconcepts" : "transactions ; MMU ; TCU ; tbu ; registers ; translations ; walk caches ; signals ; safety mechanisms ; fmu ; functionality ; interfaces ; faults ; memory ; connections ; input signal",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
      "attachmentparentid" : 3848946,
      "parentitem" : "63a1b19c3f28e5456434c71e",
      "concepts" : "transactions ; MMU ; TCU ; tbu ; registers ; translations ; walk caches ; signals ; safety mechanisms ; fmu ; functionality ; interfaces ; faults ; memory ; connections ; input signal",
      "documenttype" : "pdf",
      "isattachment" : "3848946",
      "sysindexeddate" : 1671541179000,
      "permanentid" : "34762e2b0574242efc46919c420fe3db5eb170a73e19076e71f7b316685e",
      "syslanguage" : [ "English" ],
      "itemid" : "63a1b19c3f28e5456434c720",
      "transactionid" : 1085946,
      "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
      "subject" : "This book is for the Arm\n\t\t\tCoreLink\n\t\t\tMMU-600AE System Memory\n\t\t\tManagement Unit.",
      "date" : 1671541179000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101412:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1671541179335588537,
      "sysisattachment" : "3848946",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3848946,
      "size" : 1752287,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/63a1b19c3f28e5456434c720",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1671541157811,
      "syssubject" : "This book is for the Arm\n\t\t\tCoreLink\n\t\t\tMMU-600AE System Memory\n\t\t\tManagement Unit.",
      "syssize" : 1752287,
      "sysdate" : 1671541179000,
      "topparent" : "3848946",
      "author" : "Arm Ltd.",
      "label_version" : "r1p0",
      "systopparentid" : 3848946,
      "content_description" : "This TRM describes the functionality and the effects of functional options on the behavior of the MMU-600AE. The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 that translates an input address to an output address. ",
      "wordcount" : 3076,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1671541179000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/63a1b19c3f28e5456434c720",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1671541179335588537,
      "uri" : "https://developer.arm.com/documentation/101412/0100/en/pdf/corelink_mmu600ae_trm_101412_0100_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101412/0100/en/pdf/corelink_mmu600ae_trm_101412_0100_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en/pdf/corelink_mmu600ae_trm_101412_0100_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/63a1b19c3f28e5456434c720",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/pdf/corelink_mmu600ae_trm_101412_0100_02_en.pdf",
    "Excerpt" : "Change ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 183",
    "FirstSentences" : "Arm® CoreLink™ MMU-600AE System Memory Management Unit Revision: r1p0 Technical Reference Manual Non-Conﬁdential Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved."
  }, {
    "title" : "Arm CortexA715 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101590/0102/en/pdf/arm_cortex_a715_core_trm_101590_0102_08_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101590/0102/en/pdf/arm_cortex_a715_core_trm_101590_0102_08_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/633a9b40da191e7fe057dcdd",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en/pdf/arm_cortex_a715_core_trm_101590_0102_08_en.pdf",
    "excerpt" : "First early access release for r1p0 ... First release for r1p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
    "firstSentences" : "Arm® Cortex®‑A715 Core Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 08 101590_0102_08_en Arm® Cortex®‑ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA715 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101590/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101590/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
        "document_number" : "101590",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5352296",
        "sysurihash" : "JStnsW9vQ82meXUA",
        "urihash" : "JStnsW9vQ82meXUA",
        "sysuri" : "https://developer.arm.com/documentation/101590/0102/en",
        "systransactionid" : 1074060,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664496000000,
        "topparentid" : 5352296,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664785202000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; Non-Confidential ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; Non-Confidential ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670842600000,
        "permanentid" : "ecc54078fb429f2f03b6f045961bd8ad5e8a8bbb92e1200495f04b0d737a",
        "syslanguage" : [ "English" ],
        "itemid" : "633a9b32da191e7fe057d9fe",
        "transactionid" : 1074060,
        "title" : "Arm CortexA715 Core Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1670842600000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670842600834118008,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4842,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670842588524,
        "syssize" : 4842,
        "sysdate" : 1670842600000,
        "haslayout" : "1",
        "topparent" : "5352296",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5352296,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0102-08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670842600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0102/?lang=en",
        "modified" : 1668676490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670842600834118008,
        "uri" : "https://developer.arm.com/documentation/101590/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101590/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "AArch64 Activity Monitors registers summary",
      "uri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary",
      "printableUri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary",
      "clickUri" : "https://developer.arm.com/documentation/101590/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary",
      "excerpt" : "AArch64 Activity Monitors registers summary The summary table provides an overview of ... For more information about a register, click the register name in the table. ... Table 1.",
      "firstSentences" : "AArch64 Activity Monitors registers summary The summary table provides an overview of IMPLEMENTATION DEFINED Activity Monitors registers in the core. For more information about a register, click ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0102",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5352296",
          "sysurihash" : "JStnsW9vQ82meXUA",
          "urihash" : "JStnsW9vQ82meXUA",
          "sysuri" : "https://developer.arm.com/documentation/101590/0102/en",
          "systransactionid" : 1074060,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1664496000000,
          "topparentid" : 5352296,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664785202000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; Non-Confidential ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; Non-Confidential ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670842600000,
          "permanentid" : "ecc54078fb429f2f03b6f045961bd8ad5e8a8bbb92e1200495f04b0d737a",
          "syslanguage" : [ "English" ],
          "itemid" : "633a9b32da191e7fe057d9fe",
          "transactionid" : 1074060,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1670842600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670842600834118008,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4842,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670842588524,
          "syssize" : 4842,
          "sysdate" : 1670842600000,
          "haslayout" : "1",
          "topparent" : "5352296",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5352296,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0102-08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670842600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0102/?lang=en",
          "modified" : 1668676490000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670842600834118008,
          "uri" : "https://developer.arm.com/documentation/101590/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch64 Activity Monitors registers summary ",
        "document_number" : "101590",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5352296",
        "sysurihash" : "LNQrUEpIyðLfdhmJ",
        "urihash" : "LNQrUEpIyðLfdhmJ",
        "sysuri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary",
        "systransactionid" : 1074060,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664496000000,
        "topparentid" : 5352296,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664785202000,
        "sysconcepts" : "AArch64 Activity Monitors registers ; Arm ; individual field ; listed reset ; overview of IMPLEMENTATION ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5352296,
        "parentitem" : "633a9b32da191e7fe057d9fe",
        "concepts" : "AArch64 Activity Monitors registers ; Arm ; individual field ; listed reset ; overview of IMPLEMENTATION ; core",
        "documenttype" : "html",
        "isattachment" : "5352296",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670842606000,
        "permanentid" : "70afae51f5bbdb72e28b732bcc2c0f0cb1c6e8f119b1504ab147822089fb",
        "syslanguage" : [ "English" ],
        "itemid" : "633a9b3ada191e7fe057daef",
        "transactionid" : 1074060,
        "title" : "AArch64 Activity Monitors registers summary ",
        "products" : [ "Cortex-A715" ],
        "date" : 1670842606000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670842606018446493,
        "sysisattachment" : "5352296",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5352296,
        "size" : 1272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670842588524,
        "syssize" : 1272,
        "sysdate" : 1670842606000,
        "haslayout" : "1",
        "topparent" : "5352296",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5352296,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 70,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0102-08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670842606000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary?lang=en",
        "modified" : 1668676490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670842606018446493,
        "uri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Activity Monitors registers summary",
      "Uri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary",
      "Excerpt" : "AArch64 Activity Monitors registers summary The summary table provides an overview of ... For more information about a register, click the register name in the table. ... Table 1.",
      "FirstSentences" : "AArch64 Activity Monitors registers summary The summary table provides an overview of IMPLEMENTATION DEFINED Activity Monitors registers in the core. For more information about a register, click ..."
    }, {
      "title" : "AMCFGR_EL0, Activity Monitors Configuration Register",
      "uri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "printableUri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "clickUri" : "https://developer.arm.com/documentation/101590/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "excerpt" : "From Armv8, this feature must be supported, and so this bit is 0b1. 0b1 AArch64-AMCR_EL0.HDBG is read\\ ... 0b00000110 Seven activity monitor event counters 0x06 Access MRS <Xt>, AMCFGR_EL0 op0 ...",
      "firstSentences" : "AMCFGR_EL0, Activity Monitors Configuration Register Global configuration register for the activity monitors. Provides information on supported features, the number of counter groups implemented, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0102",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5352296",
          "sysurihash" : "JStnsW9vQ82meXUA",
          "urihash" : "JStnsW9vQ82meXUA",
          "sysuri" : "https://developer.arm.com/documentation/101590/0102/en",
          "systransactionid" : 1074060,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1664496000000,
          "topparentid" : 5352296,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664785202000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; Non-Confidential ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; Non-Confidential ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670842600000,
          "permanentid" : "ecc54078fb429f2f03b6f045961bd8ad5e8a8bbb92e1200495f04b0d737a",
          "syslanguage" : [ "English" ],
          "itemid" : "633a9b32da191e7fe057d9fe",
          "transactionid" : 1074060,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1670842600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670842600834118008,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4842,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670842588524,
          "syssize" : 4842,
          "sysdate" : 1670842600000,
          "haslayout" : "1",
          "topparent" : "5352296",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5352296,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0102-08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670842600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0102/?lang=en",
          "modified" : 1668676490000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670842600834118008,
          "uri" : "https://developer.arm.com/documentation/101590/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMCFGR_EL0, Activity Monitors Configuration Register ",
        "document_number" : "101590",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5352296",
        "sysurihash" : "u7xFt8BJZ3kðkKPV",
        "urihash" : "u7xFt8BJZ3kðkKPV",
        "sysuri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
        "systransactionid" : 1074060,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664496000000,
        "topparentid" : 5352296,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664785202000,
        "sysconcepts" : "activity monitors ; event counters ; register AMCFGR ; EL0 ; Armv8 ; Note Software ; reset ; External System ; supported features",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5352296,
        "parentitem" : "633a9b32da191e7fe057d9fe",
        "concepts" : "activity monitors ; event counters ; register AMCFGR ; EL0 ; Armv8 ; Note Software ; reset ; External System ; supported features",
        "documenttype" : "html",
        "isattachment" : "5352296",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670842605000,
        "permanentid" : "6dd2b9e9bcb6160637420829ab2dd0f7824edefe544e026d57180124d446",
        "syslanguage" : [ "English" ],
        "itemid" : "633a9b3ada191e7fe057daf3",
        "transactionid" : 1074060,
        "title" : "AMCFGR_EL0, Activity Monitors Configuration Register ",
        "products" : [ "Cortex-A715" ],
        "date" : 1670842605000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670842605981681021,
        "sysisattachment" : "5352296",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5352296,
        "size" : 2099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670842588524,
        "syssize" : 2099,
        "sysdate" : 1670842605000,
        "haslayout" : "1",
        "topparent" : "5352296",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5352296,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0102-08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670842605000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "modified" : 1668676490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670842605981681021,
        "uri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
        "syscollection" : "default"
      },
      "Title" : "AMCFGR_EL0, Activity Monitors Configuration Register",
      "Uri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0102/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "Excerpt" : "From Armv8, this feature must be supported, and so this bit is 0b1. 0b1 AArch64-AMCR_EL0.HDBG is read\\ ... 0b00000110 Seven activity monitor event counters 0x06 Access MRS <Xt>, AMCFGR_EL0 op0 ...",
      "FirstSentences" : "AMCFGR_EL0, Activity Monitors Configuration Register Global configuration register for the activity monitors. Provides information on supported features, the number of counter groups implemented, ..."
    }, {
      "title" : "Arm CortexA715 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101590/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101590/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
        "document_number" : "101590",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5352296",
        "sysurihash" : "JStnsW9vQ82meXUA",
        "urihash" : "JStnsW9vQ82meXUA",
        "sysuri" : "https://developer.arm.com/documentation/101590/0102/en",
        "systransactionid" : 1074060,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664496000000,
        "topparentid" : 5352296,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664785202000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; Non-Confidential ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; Non-Confidential ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670842600000,
        "permanentid" : "ecc54078fb429f2f03b6f045961bd8ad5e8a8bbb92e1200495f04b0d737a",
        "syslanguage" : [ "English" ],
        "itemid" : "633a9b32da191e7fe057d9fe",
        "transactionid" : 1074060,
        "title" : "Arm CortexA715 Core Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1670842600000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670842600834118008,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4842,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670842588524,
        "syssize" : 4842,
        "sysdate" : 1670842600000,
        "haslayout" : "1",
        "topparent" : "5352296",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5352296,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0102-08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670842600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0102/?lang=en",
        "modified" : 1668676490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670842600834118008,
        "uri" : "https://developer.arm.com/documentation/101590/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101590/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
    } ],
    "totalNumberOfChildResults" : 237,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
      "document_number" : "101590",
      "document_version" : "0102",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5352296",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "Nk5Uvg9OqA4s7rN5",
      "urihash" : "Nk5Uvg9OqA4s7rN5",
      "sysuri" : "https://developer.arm.com/documentation/101590/0102/en/pdf/arm_cortex_a715_core_trm_101590_0102_08_en.pdf",
      "systransactionid" : 1074060,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1664496000000,
      "topparentid" : 5352296,
      "numberofpages" : 684,
      "sysconcepts" : "registers ; configurations ; instructions ; listed reset ; translations ; architectures ; interfaces ; power domains ; cores ; trace unit ; individual field ; Security states ; Arm Limited ; CPU interface ; arm ; caches",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
      "attachmentparentid" : 5352296,
      "parentitem" : "633a9b32da191e7fe057d9fe",
      "concepts" : "registers ; configurations ; instructions ; listed reset ; translations ; architectures ; interfaces ; power domains ; cores ; trace unit ; individual field ; Security states ; Arm Limited ; CPU interface ; arm ; caches",
      "documenttype" : "pdf",
      "isattachment" : "5352296",
      "sysindexeddate" : 1670842626000,
      "permanentid" : "4f03845bda50e856078a894dfec66a262922272d21002155bd8ff2aba45d",
      "syslanguage" : [ "English" ],
      "itemid" : "633a9b40da191e7fe057dcdd",
      "transactionid" : 1074060,
      "title" : "Arm CortexA715 Core Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑A715 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "date" : 1670842626000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101590:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670842626039264322,
      "sysisattachment" : "5352296",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5352296,
      "size" : 5490302,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/633a9b40da191e7fe057dcdd",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670842597422,
      "syssubject" : "This manual is for the Cortex‑A715 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "syssize" : 5490302,
      "sysdate" : 1670842626000,
      "topparent" : "5352296",
      "author" : "Arm Ltd.",
      "label_version" : "0102",
      "systopparentid" : 5352296,
      "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 5097,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670842626000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/633a9b40da191e7fe057dcdd",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670842626039264322,
      "uri" : "https://developer.arm.com/documentation/101590/0102/en/pdf/arm_cortex_a715_core_trm_101590_0102_08_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA715 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101590/0102/en/pdf/arm_cortex_a715_core_trm_101590_0102_08_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101590/0102/en/pdf/arm_cortex_a715_core_trm_101590_0102_08_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/633a9b40da191e7fe057dcdd",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0102/en/pdf/arm_cortex_a715_core_trm_101590_0102_08_en.pdf",
    "Excerpt" : "First early access release for r1p0 ... First release for r1p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
    "FirstSentences" : "Arm® Cortex®‑A715 Core Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 08 101590_0102_08_en Arm® Cortex®‑ ..."
  }, {
    "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101592/0102/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0102_06_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101592/0102/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0102_06_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/633a999a4c59b30b51770e1e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0102_06_en.pdf",
    "excerpt" : "First beta release for r0p0 ... First release for r1p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "firstSentences" : "Arm® Cortex®‑A715 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101592_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101592/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101592/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101592",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5352279",
        "sysurihash" : "2mtZaY5btwcGwdpW",
        "urihash" : "2mtZaY5btwcGwdpW",
        "sysuri" : "https://developer.arm.com/documentation/101592/0102/en",
        "systransactionid" : 1074060,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664496000000,
        "topparentid" : 5352279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664784793000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670842580000,
        "permanentid" : "b3d0e3f75ba60738b832e6b7e510784a388def3f2b4e000f1909d96eef67",
        "syslanguage" : [ "English" ],
        "itemid" : "633a99994c59b30b51770e0e",
        "transactionid" : 1074060,
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1670842580000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670842580063876058,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4827,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670842577734,
        "syssize" : 4827,
        "sysdate" : 1670842580000,
        "haslayout" : "1",
        "topparent" : "5352279",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5352279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 320,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0102-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670842580000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0102/?lang=en",
        "modified" : 1668679764000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670842580063876058,
        "uri" : "https://developer.arm.com/documentation/101592/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101592/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101592/0102/en/Document-revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/101592/0102/en/Document-revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/101592/0102/Document-revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en/Document-revisions/Revisions",
      "excerpt" : "Revisions Changes between released issues of this book are summarized in tables. The first table is for the first release. ... Table 1.",
      "firstSentences" : "Revisions Changes between released issues of this book are summarized in tables. The first table is for the first release. Then, each table compares the new issue of the book with the last ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101592/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101592/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101592",
          "document_version" : "0102",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5352279",
          "sysurihash" : "2mtZaY5btwcGwdpW",
          "urihash" : "2mtZaY5btwcGwdpW",
          "sysuri" : "https://developer.arm.com/documentation/101592/0102/en",
          "systransactionid" : 1074060,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1664496000000,
          "topparentid" : 5352279,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664784793000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670842580000,
          "permanentid" : "b3d0e3f75ba60738b832e6b7e510784a388def3f2b4e000f1909d96eef67",
          "syslanguage" : [ "English" ],
          "itemid" : "633a99994c59b30b51770e0e",
          "transactionid" : 1074060,
          "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1670842580000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101592:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670842580063876058,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4827,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670842577734,
          "syssize" : 4827,
          "sysdate" : 1670842580000,
          "haslayout" : "1",
          "topparent" : "5352279",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5352279,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 320,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0102-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670842580000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101592/0102/?lang=en",
          "modified" : 1668679764000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670842580063876058,
          "uri" : "https://developer.arm.com/documentation/101592/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101592/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101592/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101592",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5352279",
        "sysurihash" : "XZcnbagoZRTpoAdp",
        "urihash" : "XZcnbagoZRTpoAdp",
        "sysuri" : "https://developer.arm.com/documentation/101592/0102/en/Document-revisions/Revisions",
        "systransactionid" : 1074060,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664496000000,
        "topparentid" : 5352279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664784793000,
        "sysconcepts" : "Change Location Second ; First Confidential ; r0p0 ; Instruction Set ; EL1 ; AA64ISAR0 ; ID ; r1p1 ; Supplement Armv9 ; architecture profile ; notes presentation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5352279,
        "parentitem" : "633a99994c59b30b51770e0e",
        "concepts" : "Change Location Second ; First Confidential ; r0p0 ; Instruction Set ; EL1 ; AA64ISAR0 ; ID ; r1p1 ; Supplement Armv9 ; architecture profile ; notes presentation",
        "documenttype" : "html",
        "isattachment" : "5352279",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670842580000,
        "permanentid" : "9509aeb60ea3e091aa802d068ebad6d448c019cb0bf2dcf4a82eca26493d",
        "syslanguage" : [ "English" ],
        "itemid" : "633a999a4c59b30b51770e1b",
        "transactionid" : 1074060,
        "title" : "Revisions ",
        "products" : [ "Cortex-A715" ],
        "date" : 1670842580000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670842580149090775,
        "sysisattachment" : "5352279",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5352279,
        "size" : 1754,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0102/Document-revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670842577734,
        "syssize" : 1754,
        "sysdate" : 1670842580000,
        "haslayout" : "1",
        "topparent" : "5352279",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5352279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 109,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0102-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670842580000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0102/Document-revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0102/Document-revisions/Revisions?lang=en",
        "modified" : 1668679764000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670842580149090775,
        "uri" : "https://developer.arm.com/documentation/101592/0102/en/Document-revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101592/0102/en/Document-revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0102/en/Document-revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0102/Document-revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en/Document-revisions/Revisions",
      "Excerpt" : "Revisions Changes between released issues of this book are summarized in tables. The first table is for the first release. ... Table 1.",
      "FirstSentences" : "Revisions Changes between released issues of this book are summarized in tables. The first table is for the first release. Then, each table compares the new issue of the book with the last ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/101592/0102/en/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/101592/0102/en/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/101592/0102/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en/Introduction",
      "excerpt" : "Introduction Introduction",
      "firstSentences" : "Introduction Introduction",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101592/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101592/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101592",
          "document_version" : "0102",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5352279",
          "sysurihash" : "2mtZaY5btwcGwdpW",
          "urihash" : "2mtZaY5btwcGwdpW",
          "sysuri" : "https://developer.arm.com/documentation/101592/0102/en",
          "systransactionid" : 1074060,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1664496000000,
          "topparentid" : 5352279,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664784793000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670842580000,
          "permanentid" : "b3d0e3f75ba60738b832e6b7e510784a388def3f2b4e000f1909d96eef67",
          "syslanguage" : [ "English" ],
          "itemid" : "633a99994c59b30b51770e0e",
          "transactionid" : 1074060,
          "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1670842580000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101592:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670842580063876058,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4827,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670842577734,
          "syssize" : 4827,
          "sysdate" : 1670842580000,
          "haslayout" : "1",
          "topparent" : "5352279",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5352279,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 320,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0102-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670842580000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101592/0102/?lang=en",
          "modified" : 1668679764000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670842580063876058,
          "uri" : "https://developer.arm.com/documentation/101592/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101592/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101592/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "101592",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5352279",
        "sysurihash" : "fTTnuC1dbcjASh3p",
        "urihash" : "fTTnuC1dbcjASh3p",
        "sysuri" : "https://developer.arm.com/documentation/101592/0102/en/Introduction",
        "systransactionid" : 1074060,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1664496000000,
        "topparentid" : 5352279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664784793000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5352279,
        "parentitem" : "633a99994c59b30b51770e0e",
        "documenttype" : "html",
        "isattachment" : "5352279",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670842580000,
        "permanentid" : "f8ef954af164c54a64fdc4f4870678bd0afa19fc0f1f706878bd619d70a3",
        "syslanguage" : [ "English" ],
        "itemid" : "633a999a4c59b30b51770e10",
        "transactionid" : 1074060,
        "title" : "Introduction ",
        "products" : [ "Cortex-A715" ],
        "date" : 1670842580000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670842580117621776,
        "sysisattachment" : "5352279",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5352279,
        "size" : 26,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0102/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670842577734,
        "syssize" : 26,
        "sysdate" : 1670842580000,
        "haslayout" : "1",
        "topparent" : "5352279",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5352279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 1,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0102-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670842580000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0102/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0102/Introduction?lang=en",
        "modified" : 1668679764000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670842580117621776,
        "uri" : "https://developer.arm.com/documentation/101592/0102/en/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/101592/0102/en/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0102/en/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0102/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en/Introduction",
      "Excerpt" : "Introduction Introduction",
      "FirstSentences" : "Introduction Introduction"
    }, {
      "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101592/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101592/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101592",
        "document_version" : "0102",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5352279",
        "sysurihash" : "2mtZaY5btwcGwdpW",
        "urihash" : "2mtZaY5btwcGwdpW",
        "sysuri" : "https://developer.arm.com/documentation/101592/0102/en",
        "systransactionid" : 1074060,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664496000000,
        "topparentid" : 5352279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664784793000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670842580000,
        "permanentid" : "b3d0e3f75ba60738b832e6b7e510784a388def3f2b4e000f1909d96eef67",
        "syslanguage" : [ "English" ],
        "itemid" : "633a99994c59b30b51770e0e",
        "transactionid" : 1074060,
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1670842580000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670842580063876058,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4827,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670842577734,
        "syssize" : 4827,
        "sysdate" : 1670842580000,
        "haslayout" : "1",
        "topparent" : "5352279",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5352279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 320,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0102-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670842580000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0102/?lang=en",
        "modified" : 1668679764000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670842580063876058,
        "uri" : "https://developer.arm.com/documentation/101592/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101592/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p2 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101592",
      "document_version" : "0102",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5352279",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "bIyhXUSO1HULrbIG",
      "urihash" : "bIyhXUSO1HULrbIG",
      "sysuri" : "https://developer.arm.com/documentation/101592/0102/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0102_06_en.pdf",
      "systransactionid" : 1074060,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1664496000000,
      "topparentid" : 5352279,
      "numberofpages" : 17,
      "sysconcepts" : "instructions ; documentation ; arm ; system failure ; timing diagrams ; export laws ; languages ; meanings ; patents ; architecture ; functionality ; active-LOW ; conventions ; Non-Confidential ; Cryptographic Extension ; reset",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f", "5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
      "attachmentparentid" : 5352279,
      "parentitem" : "633a99994c59b30b51770e0e",
      "concepts" : "instructions ; documentation ; arm ; system failure ; timing diagrams ; export laws ; languages ; meanings ; patents ; architecture ; functionality ; active-LOW ; conventions ; Non-Confidential ; Cryptographic Extension ; reset",
      "documenttype" : "pdf",
      "isattachment" : "5352279",
      "sysindexeddate" : 1670842580000,
      "permanentid" : "7caa22cd7a3386cd42671f001d9bc972e9feb343860ef75dda62f00078a3",
      "syslanguage" : [ "English" ],
      "itemid" : "633a999a4c59b30b51770e1e",
      "transactionid" : 1074060,
      "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑A715 core. It describes the optional cryptographic features of the Cortex‑A715 core and the registers used by the Cryptographic Extension.",
      "date" : 1670842580000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101592:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670842580441707716,
      "sysisattachment" : "5352279",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5352279,
      "size" : 305534,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/633a999a4c59b30b51770e1e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670842579498,
      "syssubject" : "This manual is for the Cortex‑A715 core. It describes the optional cryptographic features of the Cortex‑A715 core and the registers used by the Cryptographic Extension.",
      "syssize" : 305534,
      "sysdate" : 1670842580000,
      "topparent" : "5352279",
      "author" : "Arm Ltd.",
      "label_version" : "0102",
      "systopparentid" : 5352279,
      "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 819,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715", "Cortex-A|Cortex-A715" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670842580000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/633a999a4c59b30b51770e1e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670842580441707716,
      "uri" : "https://developer.arm.com/documentation/101592/0102/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0102_06_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101592/0102/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0102_06_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101592/0102/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0102_06_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/633a999a4c59b30b51770e1e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0102/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0102_06_en.pdf",
    "Excerpt" : "First beta release for r0p0 ... First release for r1p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "FirstSentences" : "Arm® Cortex®‑A715 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101592_ ..."
  }, {
    "title" : "Learn the architecture - A64 Instruction Set Architecture",
    "uri" : "https://developer.arm.com/documentation/102374/0101/en",
    "printableUri" : "https://developer.arm.com/documentation/102374/0101/en",
    "clickUri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en",
    "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Learn the architecture - A64 Instruction Set Architecture 1.1 Release information Issue Date Confidentiality Change 0100-01 25 April 2022 Non-Confidential Initial release 0100-02 30 June 2022 Non- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 890,
    "percentScore" : 67.129196,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Check your knowledge",
      "uri" : "https://developer.arm.com/documentation/102374/0101/en/Check-your-knowledge",
      "printableUri" : "https://developer.arm.com/documentation/102374/0101/en/Check-your-knowledge",
      "clickUri" : "https://developer.arm.com/documentation/102374/0101/Check-your-knowledge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en/Check-your-knowledge",
      "excerpt" : "Check your knowledge Answer the following questions to check your knowledge. According to the PCS, for the function uint32_t foo(uint64_t a, uint64_t b), which registers will used to pass ...",
      "firstSentences" : "Check your knowledge Answer the following questions to check your knowledge. According to the PCS, for the function uint32_t foo(uint64_t a, uint64_t b), which registers will used to pass in a and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 890,
      "percentScore" : 67.129196,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/102374/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102374/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - A64 Instruction Set Architecture 1.1 Release information Issue Date Confidentiality Change 0100-01 25 April 2022 Non-Confidential Initial release 0100-02 30 June 2022 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - A64 Instruction Set Architecture ",
          "document_number" : "102374",
          "document_version" : "0101",
          "content_type" : "Architecture Document",
          "systopparent" : "5376430",
          "sysurihash" : "hbO0ugDHG9N68ltc",
          "urihash" : "hbO0ugDHG9N68ltc",
          "sysuri" : "https://developer.arm.com/documentation/102374/0101/en",
          "systransactionid" : 1019523,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1667433600000,
          "topparentid" : 5376430,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1667558087000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1667558134000,
          "permanentid" : "d75a8736b1197e6194a6f8b86f34a495b8a7865dd065999565669278804e",
          "syslanguage" : [ "English" ],
          "itemid" : "6364eac7c5a70d2cdb15fede",
          "transactionid" : 1019523,
          "title" : "Learn the architecture - A64 Instruction Set Architecture ",
          "products" : [ "AArch64" ],
          "date" : 1667558134000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102374:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "Hardware Engineers", "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1667558134090148704,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 4700,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1667558129705,
          "syssize" : 4700,
          "sysdate" : 1667558134000,
          "haslayout" : "1",
          "topparent" : "5376430",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5376430,
          "content_description" : "This guide introduces the A64 instruction set, used in the 64-bit Armv8-A architecture, also known as AArch64.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1667558134000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102374/0101/?lang=en",
          "modified" : 1667558087000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1667558134090148704,
          "uri" : "https://developer.arm.com/documentation/102374/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/102374/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102374/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - A64 Instruction Set Architecture 1.1 Release information Issue Date Confidentiality Change 0100-01 25 April 2022 Non-Confidential Initial release 0100-02 30 June 2022 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Check your knowledge ",
        "document_number" : "102374",
        "document_version" : "0101",
        "content_type" : "Architecture Document",
        "systopparent" : "5376430",
        "sysurihash" : "N6USjKCGMQS8rñ80",
        "urihash" : "N6USjKCGMQS8rñ80",
        "sysuri" : "https://developer.arm.com/documentation/102374/0101/en/Check-your-knowledge",
        "systransactionid" : 1019523,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1667433600000,
        "topparentid" : 5376430,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1667558087000,
        "sysconcepts" : "instruction ; W0 ; X1 ; D5 ; D1 ; D0 ; uint64 ; register ; SUB W5 ; zeroes ; exception ; floating-point",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5376430,
        "parentitem" : "6364eac7c5a70d2cdb15fede",
        "concepts" : "instruction ; W0 ; X1 ; D5 ; D1 ; D0 ; uint64 ; register ; SUB W5 ; zeroes ; exception ; floating-point",
        "documenttype" : "html",
        "isattachment" : "5376430",
        "sysindexeddate" : 1667558134000,
        "permanentid" : "792a882212b5ad7c724eae77ebc3e97d5bb53d8c9c4baea20caa8ab2e408",
        "syslanguage" : [ "English" ],
        "itemid" : "6364eac8c5a70d2cdb15ff08",
        "transactionid" : 1019523,
        "title" : "Check your knowledge ",
        "products" : [ "AArch64" ],
        "date" : 1667558134000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102374:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "Hardware Engineers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1667558134052050480,
        "sysisattachment" : "5376430",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5376430,
        "size" : 1088,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102374/0101/Check-your-knowledge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1667558129705,
        "syssize" : 1088,
        "sysdate" : 1667558134000,
        "haslayout" : "1",
        "topparent" : "5376430",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5376430,
        "content_description" : "This guide introduces the A64 instruction set, used in the 64-bit Armv8-A architecture, also known as AArch64.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1667558134000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102374/0101/Check-your-knowledge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102374/0101/Check-your-knowledge?lang=en",
        "modified" : 1667558087000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1667558134052050480,
        "uri" : "https://developer.arm.com/documentation/102374/0101/en/Check-your-knowledge",
        "syscollection" : "default"
      },
      "Title" : "Check your knowledge",
      "Uri" : "https://developer.arm.com/documentation/102374/0101/en/Check-your-knowledge",
      "PrintableUri" : "https://developer.arm.com/documentation/102374/0101/en/Check-your-knowledge",
      "ClickUri" : "https://developer.arm.com/documentation/102374/0101/Check-your-knowledge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en/Check-your-knowledge",
      "Excerpt" : "Check your knowledge Answer the following questions to check your knowledge. According to the PCS, for the function uint32_t foo(uint64_t a, uint64_t b), which registers will used to pass ...",
      "FirstSentences" : "Check your knowledge Answer the following questions to check your knowledge. According to the PCS, for the function uint32_t foo(uint64_t a, uint64_t b), which registers will used to pass in a and ..."
    }, {
      "title" : "Loads and stores - addressing",
      "uri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---addressing",
      "printableUri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---addressing",
      "clickUri" : "https://developer.arm.com/documentation/102374/0101/Loads-and-stores---addressing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---addressing",
      "excerpt" : "Loads and stores - addressing The addresses for load and store instructions appear within the square brackets, as ... Base register - The simplest form of addressing is a single register.",
      "firstSentences" : "Loads and stores - addressing The addresses for load and store instructions appear within the square brackets, as shown in this example: LDR W0, [X1] There are several addressing modes that define ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 890,
      "percentScore" : 67.129196,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/102374/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102374/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - A64 Instruction Set Architecture 1.1 Release information Issue Date Confidentiality Change 0100-01 25 April 2022 Non-Confidential Initial release 0100-02 30 June 2022 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - A64 Instruction Set Architecture ",
          "document_number" : "102374",
          "document_version" : "0101",
          "content_type" : "Architecture Document",
          "systopparent" : "5376430",
          "sysurihash" : "hbO0ugDHG9N68ltc",
          "urihash" : "hbO0ugDHG9N68ltc",
          "sysuri" : "https://developer.arm.com/documentation/102374/0101/en",
          "systransactionid" : 1019523,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1667433600000,
          "topparentid" : 5376430,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1667558087000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1667558134000,
          "permanentid" : "d75a8736b1197e6194a6f8b86f34a495b8a7865dd065999565669278804e",
          "syslanguage" : [ "English" ],
          "itemid" : "6364eac7c5a70d2cdb15fede",
          "transactionid" : 1019523,
          "title" : "Learn the architecture - A64 Instruction Set Architecture ",
          "products" : [ "AArch64" ],
          "date" : 1667558134000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102374:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "Hardware Engineers", "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1667558134090148704,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 4700,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1667558129705,
          "syssize" : 4700,
          "sysdate" : 1667558134000,
          "haslayout" : "1",
          "topparent" : "5376430",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5376430,
          "content_description" : "This guide introduces the A64 instruction set, used in the 64-bit Armv8-A architecture, also known as AArch64.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1667558134000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102374/0101/?lang=en",
          "modified" : 1667558087000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1667558134090148704,
          "uri" : "https://developer.arm.com/documentation/102374/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/102374/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102374/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - A64 Instruction Set Architecture 1.1 Release information Issue Date Confidentiality Change 0100-01 25 April 2022 Non-Confidential Initial release 0100-02 30 June 2022 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Loads and stores - addressing ",
        "document_number" : "102374",
        "document_version" : "0101",
        "content_type" : "Architecture Document",
        "systopparent" : "5376430",
        "sysurihash" : "74fTzaJfsRi9ZtQP",
        "urihash" : "74fTzaJfsRi9ZtQP",
        "sysuri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---addressing",
        "systransactionid" : 1019523,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1667433600000,
        "topparentid" : 5376430,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1667558087000,
        "sysconcepts" : "addressing modes ; Base register ; offset ; square brackets ; X1 ; instructions ; load ; stores ; exclamation mark ; simplest form",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5376430,
        "parentitem" : "6364eac7c5a70d2cdb15fede",
        "concepts" : "addressing modes ; Base register ; offset ; square brackets ; X1 ; instructions ; load ; stores ; exclamation mark ; simplest form",
        "documenttype" : "html",
        "isattachment" : "5376430",
        "sysindexeddate" : 1667558134000,
        "permanentid" : "c5bc79eb5e54eaba61f561a7632faed00967d3439d01b86e436a69ae9f5f",
        "syslanguage" : [ "English" ],
        "itemid" : "6364eac7c5a70d2cdb15fef6",
        "transactionid" : 1019523,
        "title" : "Loads and stores - addressing ",
        "products" : [ "AArch64" ],
        "date" : 1667558134000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102374:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "Hardware Engineers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1667558134013139070,
        "sysisattachment" : "5376430",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5376430,
        "size" : 1846,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102374/0101/Loads-and-stores---addressing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1667558129689,
        "syssize" : 1846,
        "sysdate" : 1667558134000,
        "haslayout" : "1",
        "topparent" : "5376430",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5376430,
        "content_description" : "This guide introduces the A64 instruction set, used in the 64-bit Armv8-A architecture, also known as AArch64.",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1667558134000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102374/0101/Loads-and-stores---addressing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102374/0101/Loads-and-stores---addressing?lang=en",
        "modified" : 1667558087000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1667558134013139070,
        "uri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---addressing",
        "syscollection" : "default"
      },
      "Title" : "Loads and stores - addressing",
      "Uri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---addressing",
      "PrintableUri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---addressing",
      "ClickUri" : "https://developer.arm.com/documentation/102374/0101/Loads-and-stores---addressing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---addressing",
      "Excerpt" : "Loads and stores - addressing The addresses for load and store instructions appear within the square brackets, as ... Base register - The simplest form of addressing is a single register.",
      "FirstSentences" : "Loads and stores - addressing The addresses for load and store instructions appear within the square brackets, as shown in this example: LDR W0, [X1] There are several addressing modes that define ..."
    }, {
      "title" : "Loads and stores - load pair and store pair",
      "uri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---load-pair-and-store-pair",
      "printableUri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---load-pair-and-store-pair",
      "clickUri" : "https://developer.arm.com/documentation/102374/0101/Loads-and-stores---load-pair-and-store-pair?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---load-pair-and-store-pair",
      "excerpt" : "Loads and stores - load pair and store pair So far, we have discussed the load and store of a single register. A64 also has load (LDP) and store pair (STP) instructions.",
      "firstSentences" : "Loads and stores - load pair and store pair So far, we have discussed the load and store of a single register. A64 also has load (LDP) and store pair (STP) instructions. These pair instructions ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 890,
      "percentScore" : 67.129196,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/102374/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102374/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - A64 Instruction Set Architecture 1.1 Release information Issue Date Confidentiality Change 0100-01 25 April 2022 Non-Confidential Initial release 0100-02 30 June 2022 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - A64 Instruction Set Architecture ",
          "document_number" : "102374",
          "document_version" : "0101",
          "content_type" : "Architecture Document",
          "systopparent" : "5376430",
          "sysurihash" : "hbO0ugDHG9N68ltc",
          "urihash" : "hbO0ugDHG9N68ltc",
          "sysuri" : "https://developer.arm.com/documentation/102374/0101/en",
          "systransactionid" : 1019523,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1667433600000,
          "topparentid" : 5376430,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1667558087000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1667558134000,
          "permanentid" : "d75a8736b1197e6194a6f8b86f34a495b8a7865dd065999565669278804e",
          "syslanguage" : [ "English" ],
          "itemid" : "6364eac7c5a70d2cdb15fede",
          "transactionid" : 1019523,
          "title" : "Learn the architecture - A64 Instruction Set Architecture ",
          "products" : [ "AArch64" ],
          "date" : 1667558134000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102374:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "Hardware Engineers", "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1667558134090148704,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 4700,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1667558129705,
          "syssize" : 4700,
          "sysdate" : 1667558134000,
          "haslayout" : "1",
          "topparent" : "5376430",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5376430,
          "content_description" : "This guide introduces the A64 instruction set, used in the 64-bit Armv8-A architecture, also known as AArch64.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0101-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1667558134000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102374/0101/?lang=en",
          "modified" : 1667558087000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1667558134090148704,
          "uri" : "https://developer.arm.com/documentation/102374/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/102374/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102374/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - A64 Instruction Set Architecture 1.1 Release information Issue Date Confidentiality Change 0100-01 25 April 2022 Non-Confidential Initial release 0100-02 30 June 2022 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Loads and stores - load pair and store pair ",
        "document_number" : "102374",
        "document_version" : "0101",
        "content_type" : "Architecture Document",
        "systopparent" : "5376430",
        "sysurihash" : "9qñ3fSWlHDJKXfv8",
        "urihash" : "9qñ3fSWlHDJKXfv8",
        "sysuri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---load-pair-and-store-pair",
        "systransactionid" : 1019523,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1667433600000,
        "topparentid" : 5376430,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1667558087000,
        "sysconcepts" : "stores ; loads ; first instruction ; X0 ; X4 ; D1 ; D0 ; W7 ; registers ; memory",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5376430,
        "parentitem" : "6364eac7c5a70d2cdb15fede",
        "concepts" : "stores ; loads ; first instruction ; X0 ; X4 ; D1 ; D0 ; W7 ; registers ; memory",
        "documenttype" : "html",
        "isattachment" : "5376430",
        "sysindexeddate" : 1667558133000,
        "permanentid" : "817c0d9b8bb7df4d961aa055933df5bf7cb51dd07ed40dccbedab848c054",
        "syslanguage" : [ "English" ],
        "itemid" : "6364eac7c5a70d2cdb15fef7",
        "transactionid" : 1019523,
        "title" : "Loads and stores - load pair and store pair ",
        "products" : [ "AArch64" ],
        "date" : 1667558133000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102374:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "Hardware Engineers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1667558133980425639,
        "sysisattachment" : "5376430",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5376430,
        "size" : 818,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102374/0101/Loads-and-stores---load-pair-and-store-pair?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1667558129689,
        "syssize" : 818,
        "sysdate" : 1667558133000,
        "haslayout" : "1",
        "topparent" : "5376430",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5376430,
        "content_description" : "This guide introduces the A64 instruction set, used in the 64-bit Armv8-A architecture, also known as AArch64.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0101-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1667558133000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102374/0101/Loads-and-stores---load-pair-and-store-pair?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102374/0101/Loads-and-stores---load-pair-and-store-pair?lang=en",
        "modified" : 1667558087000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1667558133980425639,
        "uri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---load-pair-and-store-pair",
        "syscollection" : "default"
      },
      "Title" : "Loads and stores - load pair and store pair",
      "Uri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---load-pair-and-store-pair",
      "PrintableUri" : "https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---load-pair-and-store-pair",
      "ClickUri" : "https://developer.arm.com/documentation/102374/0101/Loads-and-stores---load-pair-and-store-pair?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en/Loads-and-stores---load-pair-and-store-pair",
      "Excerpt" : "Loads and stores - load pair and store pair So far, we have discussed the load and store of a single register. A64 also has load (LDP) and store pair (STP) instructions.",
      "FirstSentences" : "Loads and stores - load pair and store pair So far, we have discussed the load and store of a single register. A64 also has load (LDP) and store pair (STP) instructions. These pair instructions ..."
    } ],
    "totalNumberOfChildResults" : 45,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Learn the architecture - A64 Instruction Set Architecture ",
      "document_number" : "102374",
      "document_version" : "0101",
      "content_type" : "Architecture Document",
      "systopparent" : "5376430",
      "sysurihash" : "hbO0ugDHG9N68ltc",
      "urihash" : "hbO0ugDHG9N68ltc",
      "sysuri" : "https://developer.arm.com/documentation/102374/0101/en",
      "systransactionid" : 1019523,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1667433600000,
      "topparentid" : 5376430,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667558087000,
      "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1667558134000,
      "permanentid" : "d75a8736b1197e6194a6f8b86f34a495b8a7865dd065999565669278804e",
      "syslanguage" : [ "English" ],
      "itemid" : "6364eac7c5a70d2cdb15fede",
      "transactionid" : 1019523,
      "title" : "Learn the architecture - A64 Instruction Set Architecture ",
      "products" : [ "AArch64" ],
      "date" : 1667558134000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102374:0101:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "Hardware Engineers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1667558134090148704,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 4700,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1667558129705,
      "syssize" : 4700,
      "sysdate" : 1667558134000,
      "haslayout" : "1",
      "topparent" : "5376430",
      "label_version" : "1.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5376430,
      "content_description" : "This guide introduces the A64 instruction set, used in the 64-bit Armv8-A architecture, also known as AArch64.",
      "wordcount" : 323,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "0101-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1667558134000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102374/0101/?lang=en",
      "modified" : 1667558087000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1667558134090148704,
      "uri" : "https://developer.arm.com/documentation/102374/0101/en",
      "syscollection" : "default"
    },
    "Title" : "Learn the architecture - A64 Instruction Set Architecture",
    "Uri" : "https://developer.arm.com/documentation/102374/0101/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102374/0101/en",
    "ClickUri" : "https://developer.arm.com/documentation/102374/0101/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102374/0101/en",
    "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Learn the architecture - A64 Instruction Set Architecture 1.1 Release information Issue Date Confidentiality Change 0100-01 25 April 2022 Non-Confidential Initial release 0100-02 30 June 2022 Non- ..."
  }, {
    "title" : "Where can I find the the AMBA IP-XACT bus defintions?",
    "uri" : "https://developer.arm.com/documentation/ka005464/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005464/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005464/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005464/1-0/en",
    "excerpt" : "Article ID: KA005464 Applies To: ACE 4, ACE 5, AHB 5, AHB-Lite, AMBA, AMBA 2, AMBA 3, AMBA 4, AMBA ... Answer The AMBA IP-XACT bus definitions (busdefs) are available, along with other ... KBA",
    "firstSentences" : "Article ID: KA005464 Applies To: ACE 4, ACE 5, AHB 5, AHB-Lite, AMBA, AMBA 2, AMBA 3, AMBA 4, AMBA 5, AMBA GFB, APB 3, APB 4, ATB, AXI 3, AXI 4, AXI 5, AXI4-Stream, CCIX, CoreLink ADB-400 Domain ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Where can I find the the AMBA IP-XACT bus defintions? ",
      "document_number" : "ka005464",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5418977",
      "sysurihash" : "1qthIQvYs1mgzMHR",
      "urihash" : "1qthIQvYs1mgzMHR",
      "sysuri" : "https://developer.arm.com/documentation/ka005464/1-0/en",
      "systransactionid" : 1084647,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1671471509000,
      "topparentid" : 5418977,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1671471541000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5fbba0f28e527a03a85ed23d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5fbba0f28e527a03a85ed23d" ],
      "documenttype" : "html",
      "sysindexeddate" : 1671471671000,
      "permanentid" : "7074d68a2c5ebd629b28862dd13d6e890443ac29912e3097713c4bd60f08",
      "syslanguage" : [ "English" ],
      "itemid" : "63a0a1b53f28e5456434c711",
      "transactionid" : 1084647,
      "title" : "Where can I find the the AMBA IP-XACT bus defintions? ",
      "products" : [ "AMBA 2", "AR101", "AR110", "AR115", "AR500", "AR570", "CCIX", "CoreLink ADB-400 Domain Bridge", "PL405" ],
      "date" : 1671471551000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005464:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1671471551100226639,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 605,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005464/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1671471546932,
      "syssize" : 605,
      "sysdate" : 1671471551000,
      "haslayout" : "1",
      "topparent" : "5418977",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5418977,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 66,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3", "System IP|AMBA|CoreLink ADB-400 Domain Bridge", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|AMBA|CHI", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1671471671000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005464/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005464/1-0/?lang=en",
      "modified" : 1671471541000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1671471551100226639,
      "uri" : "https://developer.arm.com/documentation/ka005464/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Where can I find the the AMBA IP-XACT bus defintions?",
    "Uri" : "https://developer.arm.com/documentation/ka005464/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005464/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005464/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005464/1-0/en",
    "Excerpt" : "Article ID: KA005464 Applies To: ACE 4, ACE 5, AHB 5, AHB-Lite, AMBA, AMBA 2, AMBA 3, AMBA 4, AMBA ... Answer The AMBA IP-XACT bus definitions (busdefs) are available, along with other ... KBA",
    "FirstSentences" : "Article ID: KA005464 Applies To: ACE 4, ACE 5, AHB 5, AHB-Lite, AMBA, AMBA 2, AMBA 3, AMBA 4, AMBA 5, AMBA GFB, APB 3, APB 4, ATB, AXI 3, AXI 4, AXI 5, AXI4-Stream, CCIX, CoreLink ADB-400 Domain ..."
  }, {
    "title" : "Where can I find AMBA protocol checkers?",
    "uri" : "https://developer.arm.com/documentation/ka005454/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005454/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005454/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005454/1-0/en",
    "excerpt" : "This tool is only available as part of the Cortex-M System Design Kit product package. ... CHI Arm does not provide a CHI protocol checker. ... Where can I find AMBA protocol checkers? KBA",
    "firstSentences" : "Article ID: KA005454 Applies To: ACE 4, ACE 5, AHB 5, AHB-Lite, AMBA, AMBA 2, AMBA 3, AMBA 4, AMBA 5, AMBA GFB, APB 3, APB 4, ATB, AXI 3, AXI 4, AXI 5, AXI4-Stream, CCIX, CoreLink ADB-400 Domain ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Where can I find AMBA protocol checkers? ",
      "document_number" : "ka005454",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5418975",
      "sysurihash" : "OrgZBJtQHTQoGXkL",
      "urihash" : "OrgZBJtQHTQoGXkL",
      "sysuri" : "https://developer.arm.com/documentation/ka005454/1-0/en",
      "systransactionid" : 1084643,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1671471342000,
      "topparentid" : 5418975,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1671471369000,
      "sysconcepts" : "protocol checkers ; Arm Account Manager ; code BP210 ; Developer website ; AXI4 ; ACE ; view ; BP065",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5fbba0f28e527a03a85ed23d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5fbba0f28e527a03a85ed23d" ],
      "concepts" : "protocol checkers ; Arm Account Manager ; code BP210 ; Developer website ; AXI4 ; ACE ; view ; BP065",
      "documenttype" : "html",
      "sysindexeddate" : 1671471479000,
      "permanentid" : "4bd30f5acabe3467bf7fe792f59f8d58e88b9b9271191fda64cd2af41d1e",
      "syslanguage" : [ "English" ],
      "itemid" : "63a0a1093f28e5456434c70a",
      "transactionid" : 1084643,
      "title" : "Where can I find AMBA protocol checkers? ",
      "products" : [ "AMBA 2", "AR101", "AR110", "AR115", "AR500", "AR570", "CCIX", "CoreLink ADB-400 Domain Bridge", "PL405" ],
      "date" : 1671471382000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005454:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1671471382979176464,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1810,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005454/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1671471375684,
      "syssize" : 1810,
      "sysdate" : 1671471382000,
      "haslayout" : "1",
      "topparent" : "5418975",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5418975,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 116,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3", "System IP|AMBA|CoreLink ADB-400 Domain Bridge", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|AMBA|CHI", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1671471479000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005454/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005454/1-0/?lang=en",
      "modified" : 1671471369000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1671471382979176464,
      "uri" : "https://developer.arm.com/documentation/ka005454/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Where can I find AMBA protocol checkers?",
    "Uri" : "https://developer.arm.com/documentation/ka005454/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005454/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005454/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005454/1-0/en",
    "Excerpt" : "This tool is only available as part of the Cortex-M System Design Kit product package. ... CHI Arm does not provide a CHI protocol checker. ... Where can I find AMBA protocol checkers? KBA",
    "FirstSentences" : "Article ID: KA005454 Applies To: ACE 4, ACE 5, AHB 5, AHB-Lite, AMBA, AMBA 2, AMBA 3, AMBA 4, AMBA 5, AMBA GFB, APB 3, APB 4, ATB, AXI 3, AXI 4, AXI 5, AXI4-Stream, CCIX, CoreLink ADB-400 Domain ..."
  }, {
    "title" : "What is the maximum frequency of debug and trace clocks in a CoreSight design?",
    "uri" : "https://developer.arm.com/documentation/ka001427/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001427/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001427/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001427/1-0/en",
    "excerpt" : "Article ID: KA001427 Applies To: CoreSight SoC-400, CoreSight SoC-600 Confidentiality: Customer ... Answer The ARM IP and protocol specifications do not specify any requirement on the ... KBA",
    "firstSentences" : "Article ID: KA001427 Applies To: CoreSight SoC-400, CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary What is the maximum frequency of debug and trace clocks in a CoreSight design?",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What is the maximum frequency of debug and trace clocks in a CoreSight design? ",
      "document_number" : "ka001427",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3793699",
      "sysurihash" : "AIDCIIkPCcnwðSWc",
      "urihash" : "AIDCIIkPCcnwðSWc",
      "sysuri" : "https://developer.arm.com/documentation/ka001427/1-0/en",
      "systransactionid" : 1057150,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1669819672000,
      "topparentid" : 3793699,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1669819775000,
      "sysconcepts" : "clock speed ; traces ; wires ; ARM ; CoreSight design ; data rate ; port analyzer ; control unit ; nthe limitations ; package balls ; connection header ; integrity characteristics ; protocol specifications",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "concepts" : "clock speed ; traces ; wires ; ARM ; CoreSight design ; data rate ; port analyzer ; control unit ; nthe limitations ; package balls ; connection header ; integrity characteristics ; protocol specifications",
      "documenttype" : "html",
      "sysindexeddate" : 1669819790000,
      "permanentid" : "03e461f83bef3643a8f78158e1276bb64a9ffee8e6edf304c0f0d6f19b1f",
      "syslanguage" : [ "English" ],
      "itemid" : "63876d7fff39817c1136ac33",
      "transactionid" : 1057150,
      "title" : "What is the maximum frequency of debug and trace clocks in a CoreSight design? ",
      "products" : [ "CoreSight SoC-400", "CoreSight SoC-600", "TM100", "TM100-GRP", "TM150", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZA980", "ZA981", "ZB725", "ZB726", "ZB811", "ZB812" ],
      "date" : 1669819790000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001427:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669819790556758415,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 925,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001427/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669819787765,
      "syssize" : 925,
      "sysdate" : 1669819790000,
      "haslayout" : "1",
      "topparent" : "3793699",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3793699,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 93,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "11",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669819790000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001427/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001427/1-0/?lang=en",
      "modified" : 1669819775000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669819790556758415,
      "uri" : "https://developer.arm.com/documentation/ka001427/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the maximum frequency of debug and trace clocks in a CoreSight design?",
    "Uri" : "https://developer.arm.com/documentation/ka001427/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001427/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001427/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001427/1-0/en",
    "Excerpt" : "Article ID: KA001427 Applies To: CoreSight SoC-400, CoreSight SoC-600 Confidentiality: Customer ... Answer The ARM IP and protocol specifications do not specify any requirement on the ... KBA",
    "FirstSentences" : "Article ID: KA001427 Applies To: CoreSight SoC-400, CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary What is the maximum frequency of debug and trace clocks in a CoreSight design?"
  }, {
    "title" : "What is required to support retention for Cortex-A32/A34/A35 or A53 ?",
    "uri" : "https://developer.arm.com/documentation/ka005245/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005245/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005245/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005245/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What is required to support retention for Cortex-A32/A34/A35 or A53 ? ",
      "document_number" : "ka005245",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5369998",
      "sysurihash" : "WMksRu7Ud8QRfaZV",
      "urihash" : "WMksRu7Ud8QRfaZV",
      "sysuri" : "https://developer.arm.com/documentation/ka005245/1-0/en",
      "systransactionid" : 997003,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1666190094000,
      "topparentid" : 5369998,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666190173000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1666190185000,
      "permanentid" : "3d27303a8df13123196466b70b3d1741d216a868103771eece46a6e2b575",
      "syslanguage" : [ "English" ],
      "itemid" : "63500b5da701de4f224c7218",
      "transactionid" : 997003,
      "title" : "What is required to support retention for Cortex-A32/A34/A35 or A53 ? ",
      "products" : [ "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A53", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP056", "MP056-GRP", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP127", "MP127-PRU", "MP127-TRM", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB202", "ZB203", "ZB305", "ZB509", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB810" ],
      "date" : 1666190185000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005245:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666190185952422427,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005245/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666190181510,
      "syssize" : 63,
      "sysdate" : 1666190185000,
      "haslayout" : "1",
      "topparent" : "5369998",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5369998,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666190185000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005245/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005245/1-0/?lang=en",
      "modified" : 1666190173000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666190185952422427,
      "uri" : "https://developer.arm.com/documentation/ka005245/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is required to support retention for Cortex-A32/A34/A35 or A53 ?",
    "Uri" : "https://developer.arm.com/documentation/ka005245/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005245/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005245/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005245/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Which Execution State (AArch) is the processor in?",
    "uri" : "https://developer.arm.com/documentation/ka001464/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001464/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001464/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001464/1-0/en",
    "excerpt" : "Article ID: KA001464 Applies To: Armv8-A, Cortex-A76, Cortex-A76AE, Cortex-A77, Cortex-A78, ... Answer There is no way for a software routine to self-detect the current Execution State ... KBA",
    "firstSentences" : "Article ID: KA001464 Applies To: Armv8-A, Cortex-A76, Cortex-A76AE, Cortex-A77, Cortex-A78, Cortex-A78AE, DynamIQ Shared Unit Confidentiality: Customer Non-confidential Summary Which Execution ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Which Execution State (AArch) is the processor in? ",
      "document_number" : "ka001464",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3869203",
      "sysurihash" : "kEðuXd5r2GKKfbRY",
      "urihash" : "kEðuXd5r2GKKfbRY",
      "sysuri" : "https://developer.arm.com/documentation/ka001464/1-0/en",
      "systransactionid" : 996974,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666188931000,
      "topparentid" : 3869203,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666189059000,
      "sysconcepts" : "execution state ; exception levels ; EL1 ; Register ; rest of the MODE ; AArch32 ; AArch64 ; prior ; Secure Monitor ; instruction set ; software routine ; Hypervisor ; self-detect",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc" ],
      "concepts" : "execution state ; exception levels ; EL1 ; Register ; rest of the MODE ; AArch32 ; AArch64 ; prior ; Secure Monitor ; instruction set ; software routine ; Hypervisor ; self-detect",
      "documenttype" : "html",
      "sysindexeddate" : 1666189084000,
      "permanentid" : "2e78cd53e1b3fb961ebabb1815c8faa09a1ec79c5e0d8d33095d2c088e21",
      "syslanguage" : [ "English" ],
      "itemid" : "63500703a701de4f224c7211",
      "transactionid" : 996974,
      "title" : "Which Execution State (AArch) is the processor in? ",
      "products" : [ "AD002", "AD007", "AD008", "AD020", "AD040", "Armv8-A", "Cortex-A76", "Cortex-A76AE", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "DynamIQ Shared Unit", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "MP052", "MP053", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP079", "MP089", "MP090", "MP091", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP135", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "ZB402", "ZB403", "ZB405", "ZB406", "ZB814", "ZB892" ],
      "date" : 1666189084000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001464:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666189084685250411,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1571,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001464/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666189083356,
      "syssize" : 1571,
      "sysdate" : 1666189084000,
      "haslayout" : "1",
      "topparent" : "3869203",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3869203,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 135,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "11",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666189084000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001464/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001464/1-0/?lang=en",
      "modified" : 1666189059000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666189084685250411,
      "uri" : "https://developer.arm.com/documentation/ka001464/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Which Execution State (AArch) is the processor in?",
    "Uri" : "https://developer.arm.com/documentation/ka001464/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001464/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001464/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001464/1-0/en",
    "Excerpt" : "Article ID: KA001464 Applies To: Armv8-A, Cortex-A76, Cortex-A76AE, Cortex-A77, Cortex-A78, ... Answer There is no way for a software routine to self-detect the current Execution State ... KBA",
    "FirstSentences" : "Article ID: KA001464 Applies To: Armv8-A, Cortex-A76, Cortex-A76AE, Cortex-A77, Cortex-A78, Cortex-A78AE, DynamIQ Shared Unit Confidentiality: Customer Non-confidential Summary Which Execution ..."
  }, {
    "title" : "Constructing a Cross-trigger network using CoreSight SoC components",
    "uri" : "https://developer.arm.com/documentation/ka005253/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005253/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005253/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005253/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Constructing a Cross-trigger network using CoreSight SoC components ",
      "document_number" : "ka005253",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5370246",
      "sysurihash" : "Nf8FukTkhxñgFyLJ",
      "urihash" : "Nf8FukTkhxñgFyLJ",
      "sysuri" : "https://developer.arm.com/documentation/ka005253/1-0/en",
      "systransactionid" : 1022600,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1667810714000,
      "topparentid" : 5370246,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667810803000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1667810843000,
      "permanentid" : "9382c24b54887b88cc2bc15e0fefc34fd62af1b280be768d377d282a734f",
      "syslanguage" : [ "English" ],
      "itemid" : "6368c5f34e6cf12278ad898a",
      "transactionid" : 1022600,
      "title" : "Constructing a Cross-trigger network using CoreSight SoC components ",
      "products" : [ "CoreSight SoC-400", "CoreSight SoC-600", "TM100", "TM100-GRP", "TM150", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZA980", "ZA981", "ZB725", "ZB726", "ZB811", "ZB812" ],
      "date" : 1667810843000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005253:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1667810843153327159,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005253/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1667810841013,
      "syssize" : 63,
      "sysdate" : 1667810843000,
      "haslayout" : "1",
      "topparent" : "5370246",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5370246,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1667810843000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005253/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005253/1-0/?lang=en",
      "modified" : 1667810803000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1667810843153327159,
      "uri" : "https://developer.arm.com/documentation/ka005253/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Constructing a Cross-trigger network using CoreSight SoC components",
    "Uri" : "https://developer.arm.com/documentation/ka005253/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005253/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005253/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005253/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How do I program the conditions for the ELA-600 \"trigger state\" state machine to move to the next state?",
    "uri" : "https://developer.arm.com/documentation/ka005043/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005043/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005043/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005043/1-0/en",
    "excerpt" : "If you want to check the value of that signal then set the equivalent EXTMASK<n> bit ... Using COMPCTRL<n> or ALTCOMPCTRL<n> to create a signal comparison If you only want to use the ... KBA",
    "firstSentences" : "Article ID: KA005043 Applies To: CoreSight ELA-600 Embedded Logic Analyzer Confidentiality: Customer Non-confidential Summary In the ELA-600 the \\\"trigger state\\\" state machine for the ELA can be ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I program the conditions for the ELA-600 \"trigger state\" state machine to move to the next state? ",
      "document_number" : "ka005043",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5377063",
      "sysurihash" : "ymBidlTzTñHXUXh6",
      "urihash" : "ymBidlTzTñHXUXh6",
      "sysuri" : "https://developer.arm.com/documentation/ka005043/1-0/en",
      "systransactionid" : 1022582,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1667810102000,
      "topparentid" : 5377063,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667810255000,
      "sysconcepts" : "trigger state ; signals ; cycles ; ELA ; met ; registers ; equals ; COMP ; set high ; comparator ; settings",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "concepts" : "trigger state ; signals ; cycles ; ELA ; met ; registers ; equals ; COMP ; set high ; comparator ; settings",
      "documenttype" : "html",
      "sysindexeddate" : 1667810320000,
      "permanentid" : "df3eee784f7774c09c58673e96bdad7f8aea9324f4a269ce4bf19689f9e5",
      "syslanguage" : [ "English" ],
      "itemid" : "6368c3cfc7882d1f2d3417bf",
      "transactionid" : 1022582,
      "title" : "How do I program the conditions for the ELA-600 \"trigger state\" state machine to move to the next state? ",
      "products" : [ "CoreSight ELA-600 Embedded Logic Analyzer", "TM310", "TM310-GRP", "TM310-PRU", "TM310-TRM" ],
      "date" : 1667810319000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005043:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1667810319521033061,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 12648,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005043/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1667810261384,
      "syssize" : 12648,
      "sysdate" : 1667810319000,
      "haslayout" : "1",
      "topparent" : "5377063",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5377063,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 260,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1667810320000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005043/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005043/1-0/?lang=en",
      "modified" : 1667810255000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1667810319521033061,
      "uri" : "https://developer.arm.com/documentation/ka005043/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I program the conditions for the ELA-600 \"trigger state\" state machine to move to the next state?",
    "Uri" : "https://developer.arm.com/documentation/ka005043/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005043/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005043/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005043/1-0/en",
    "Excerpt" : "If you want to check the value of that signal then set the equivalent EXTMASK<n> bit ... Using COMPCTRL<n> or ALTCOMPCTRL<n> to create a signal comparison If you only want to use the ... KBA",
    "FirstSentences" : "Article ID: KA005043 Applies To: CoreSight ELA-600 Embedded Logic Analyzer Confidentiality: Customer Non-confidential Summary In the ELA-600 the \\\"trigger state\\\" state machine for the ELA can be ..."
  }, {
    "title" : "Formula for Trace bandwidth analysis",
    "uri" : "https://developer.arm.com/documentation/ka004901/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004901/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004901/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004901/1-0/en",
    "excerpt" : "Answer Four steps recommend for trace bandwidth analysis. ... ETR AXI bandwidth consideration ETR AXI clock: ERACLK ETR AXI width: ERWIDTH ATB bus ... Formula for Trace bandwidth analysis KBA",
    "firstSentences" : "Article ID: KA004901 Applies To: CoreSight SoC-400 Confidentiality: Customer Non-confidential Summary Analysis trace bandwidth in mathematic way. Answer Four steps recommend for trace bandwidth ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Formula for Trace bandwidth analysis ",
      "document_number" : "ka004901",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5348225",
      "sysurihash" : "Hdy4v5boZytvbNRð",
      "urihash" : "Hdy4v5boZytvbNRð",
      "sysuri" : "https://developer.arm.com/documentation/ka004901/1-0/en",
      "systransactionid" : 973701,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1664270652000,
      "topparentid" : 5348225,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1664270766000,
      "sysconcepts" : "trace bandwidth ; core ; cycles ; ETM ; TPIU output ; pin count ; IOE ; IOTP ; calculation ; benchmarking document ; technique ; reference",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "concepts" : "trace bandwidth ; core ; cycles ; ETM ; TPIU output ; pin count ; IOE ; IOTP ; calculation ; benchmarking document ; technique ; reference",
      "documenttype" : "html",
      "sysindexeddate" : 1664270787000,
      "permanentid" : "7f849c54b31606dfd84338d3723c6ce98e3baf64683feff6060567eb5236",
      "syslanguage" : [ "English" ],
      "itemid" : "6332c1ae4c59b30b51770c07",
      "transactionid" : 973701,
      "title" : "Formula for Trace bandwidth analysis ",
      "products" : [ "CoreSight SoC-400", "TM100", "TM100-GRP", "TM150", "ZA980", "ZA981", "ZB811", "ZB812" ],
      "date" : 1664270787000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004901:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664270787632452356,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3093,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004901/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664270782138,
      "syssize" : 3093,
      "sysdate" : 1664270787000,
      "haslayout" : "1",
      "topparent" : "5348225",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5348225,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 185,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664270787000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004901/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004901/1-0/?lang=en",
      "modified" : 1664270766000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664270787632452356,
      "uri" : "https://developer.arm.com/documentation/ka004901/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Formula for Trace bandwidth analysis",
    "Uri" : "https://developer.arm.com/documentation/ka004901/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004901/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004901/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004901/1-0/en",
    "Excerpt" : "Answer Four steps recommend for trace bandwidth analysis. ... ETR AXI bandwidth consideration ETR AXI clock: ERACLK ETR AXI width: ERWIDTH ATB bus ... Formula for Trace bandwidth analysis KBA",
    "FirstSentences" : "Article ID: KA004901 Applies To: CoreSight SoC-400 Confidentiality: Customer Non-confidential Summary Analysis trace bandwidth in mathematic way. Answer Four steps recommend for trace bandwidth ..."
  }, {
    "title" : "Dap-lite2 system description file cx_system.c for self-hosted debug on Cortex-A/R processors core",
    "uri" : "https://developer.arm.com/documentation/ka002207/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002207/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002207/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002207/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Dap-lite2 system description file cx_system.c for self-hosted debug on Cortex-A/R processors core ",
      "document_number" : "ka002207",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5348223",
      "sysurihash" : "d4pLCHc5hXTYWK8e",
      "urihash" : "d4pLCHc5hXTYWK8e",
      "sysuri" : "https://developer.arm.com/documentation/ka002207/1-0/en",
      "systransactionid" : 973698,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1664270636000,
      "topparentid" : 5348223,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1664270658000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1664270692000,
      "permanentid" : "8c9bdac4ab4b1d9227a29e3927e68f3a8311a9372f58c15e3fc3b175c435",
      "syslanguage" : [ "English" ],
      "itemid" : "6332c1424c59b30b51770bf5",
      "transactionid" : 973698,
      "title" : "Dap-lite2 system description file cx_system.c for self-hosted debug on Cortex-A/R processors core ",
      "products" : [ "AD002", "AD007", "AD008", "AD020", "AD040", "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "CoreSight DAP-Lite2", "Cortex-M55", "Cortex-R8", "Cortex-R82", "DynamIQ Shared Unit", "DynamIQ Shared Unit 110", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "MP088", "MP088-GRP", "MP090", "MP091", "MP108", "MP135", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TM840", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "ZB746", "ZB747", "ZB893" ],
      "date" : 1664270692000,
      "confidentiality" : "Confidential",
      "document_id" : "ka002207:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664270692211006100,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002207/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664270686536,
      "syssize" : 63,
      "sysdate" : 1664270692000,
      "haslayout" : "1",
      "topparent" : "5348223",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5348223,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664270692000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002207/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002207/1-0/?lang=en",
      "modified" : 1664270658000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664270692211006100,
      "uri" : "https://developer.arm.com/documentation/ka002207/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Dap-lite2 system description file cx_system.c for self-hosted debug on Cortex-A/R processors core",
    "Uri" : "https://developer.arm.com/documentation/ka002207/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002207/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002207/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002207/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Multi-copy Atomicity and Barriers",
    "uri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002179/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002179/1-0/en",
    "excerpt" : "Initiator 2 is downstream of this buffer. ... In order to make the system shown in the diagram multi-copy atomic, the forwarding buffer would need be ... Multi-copy Atomicity and Barriers KBA",
    "firstSentences" : "Article ID: KA002179 Applies To: ACE 4, ACE 5, AHB 5, AMBA 4, AMBA 5, APB 4, AXI 4, AXI 5, AXI4-Stream Confidentiality: Customer Non-confidential Summary In AMBA4 ACE and CHI Issue A, initiators ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Multi-copy Atomicity and Barriers ",
      "document_number" : "ka002179",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4947992",
      "sysurihash" : "2XgBKhMToIjAyJG7",
      "urihash" : "2XgBKhMToIjAyJG7",
      "sysuri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
      "systransactionid" : 1068637,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670500753000,
      "topparentid" : 4947992,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670500865000,
      "sysconcepts" : "initiators ; barriers ; transactions ; forwarding buffer ; responses ; upstream ; downstream ; agents ; coherency failure ; ACE Specification ; unnecessary hazards ; revisions of the protocol ; Benchmarking",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "initiators ; barriers ; transactions ; forwarding buffer ; responses ; upstream ; downstream ; agents ; coherency failure ; ACE Specification ; unnecessary hazards ; revisions of the protocol ; Benchmarking",
      "documenttype" : "html",
      "sysindexeddate" : 1670500900000,
      "permanentid" : "8b7aa0b60e27624b88a46b674160fd1bedddee14f839ecfa97ad2afa84e5",
      "syslanguage" : [ "English" ],
      "itemid" : "6391d201826c281d4c73da2a",
      "transactionid" : 1068637,
      "title" : "Multi-copy Atomicity and Barriers ",
      "products" : [ "AR500" ],
      "date" : 1670500900000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002179:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670500900856494902,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3506,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002179/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670500898194,
      "syssize" : 3506,
      "sysdate" : 1670500900000,
      "haslayout" : "1",
      "topparent" : "4947992",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4947992,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 205,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670500900000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002179/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002179/1-0/?lang=en",
      "modified" : 1670500865000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670500900856494902,
      "uri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Multi-copy Atomicity and Barriers",
    "Uri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002179/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002179/1-0/en",
    "Excerpt" : "Initiator 2 is downstream of this buffer. ... In order to make the system shown in the diagram multi-copy atomic, the forwarding buffer would need be ... Multi-copy Atomicity and Barriers KBA",
    "FirstSentences" : "Article ID: KA002179 Applies To: ACE 4, ACE 5, AHB 5, AMBA 4, AMBA 5, APB 4, AXI 4, AXI 5, AXI4-Stream Confidentiality: Customer Non-confidential Summary In AMBA4 ACE and CHI Issue A, initiators ..."
  }, {
    "title" : "Can I do the power down steps for a DynamIQ CPU in software ?",
    "uri" : "https://developer.arm.com/documentation/ka001824/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001824/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001824/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001824/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Can I do the power down steps for a DynamIQ CPU in software ? ",
      "document_number" : "ka001824",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4818955",
      "sysurihash" : "gKrMmZw3rR0ðFCGF",
      "urihash" : "gKrMmZw3rR0ðFCGF",
      "sysuri" : "https://developer.arm.com/documentation/ka001824/1-0/en",
      "systransactionid" : 997246,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1666203598000,
      "topparentid" : 4818955,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666203662000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
      "documenttype" : "html",
      "sysindexeddate" : 1666203679000,
      "permanentid" : "af78c7fc950213a0d7023d606deaecdad4b31809040a007c1d5e1dada0cd",
      "syslanguage" : [ "English" ],
      "itemid" : "6350400ea701de4f224c722b",
      "transactionid" : 997246,
      "title" : "Can I do the power down steps for a DynamIQ CPU in software ? ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A55", "Cortex-A65", "Cortex-A65AE", "Cortex-A75", "Cortex-A76", "Cortex-A76AE", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "DynamIQ Shared Unit", "FM069", "FM070", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "KLMKT-QS-00044", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP052", "MP053", "MP058", "MP058-SAC-S+M", "MP059", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP135", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Neoverse E1", "Neoverse N1", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "ZB402", "ZB403", "ZB405", "ZB406", "ZB577", "ZB578", "ZB579", "ZB580", "ZB692", "ZB693", "ZB695", "ZB696", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB813", "ZB814", "ZB891", "ZB892" ],
      "date" : 1666203679000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001824:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666203679676577665,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001824/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666203671973,
      "syssize" : 63,
      "sysdate" : 1666203679000,
      "haslayout" : "1",
      "topparent" : "4818955",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818955,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "12",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666203679000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001824/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001824/1-0/?lang=en",
      "modified" : 1666203662000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666203679676577665,
      "uri" : "https://developer.arm.com/documentation/ka001824/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I do the power down steps for a DynamIQ CPU in software ?",
    "Uri" : "https://developer.arm.com/documentation/ka001824/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001824/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001824/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001824/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Interpreting the CoreSight SoC-600 v8a64_armclang_pagetables.s file",
    "uri" : "https://developer.arm.com/documentation/ka004897/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004897/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004897/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004897/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Interpreting the CoreSight SoC-600 v8a64_armclang_pagetables.s file ",
      "document_number" : "ka004897",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5371942",
      "sysurihash" : "iaaMZCpQbe6DvZrC",
      "urihash" : "iaaMZCpQbe6DvZrC",
      "sysuri" : "https://developer.arm.com/documentation/ka004897/1-0/en",
      "systransactionid" : 1005624,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1666701599000,
      "topparentid" : 5371942,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666701625000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1666701642000,
      "permanentid" : "b6174579292c4aeda0e76b0d9c8ead07e3d24b06c2d3ee37d64d8a29be38",
      "syslanguage" : [ "English" ],
      "itemid" : "6357d939c5a70d2cdb15fd15",
      "transactionid" : 1005624,
      "title" : "Interpreting the CoreSight SoC-600 v8a64_armclang_pagetables.s file ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1666701642000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004897:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666701642124193118,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004897/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666701635365,
      "syssize" : 63,
      "sysdate" : 1666701642000,
      "haslayout" : "1",
      "topparent" : "5371942",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5371942,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666701642000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004897/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004897/1-0/?lang=en",
      "modified" : 1666701625000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666701642124193118,
      "uri" : "https://developer.arm.com/documentation/ka004897/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Interpreting the CoreSight SoC-600 v8a64_armclang_pagetables.s file",
    "Uri" : "https://developer.arm.com/documentation/ka004897/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004897/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004897/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004897/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What rules determine EGL configuration on Android platform?",
    "uri" : "https://developer.arm.com/documentation/ka005498/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005498/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005498/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005498/1-0/en",
    "excerpt" : "However, in the result R10G10B10A2 comes first. ... In this example, R10G10B10A2 comes to the second. ... R10G10B10A2. What rules determine EGL configuration on Android platform? KBA",
    "firstSentences" : "Article ID: KA005498 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Bifrost Android, Bifrost Linux, Mali Driver Development Kit, Mali GPUs, Mali-400 CPU, Mali-450 GPU, Mali-470 GPU, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What rules determine EGL configuration on Android platform? ",
      "document_number" : "ka005498",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5407644",
      "sysurihash" : "IjaG7CmFKEDqwðlj",
      "urihash" : "IjaG7CmFKEDqwðlj",
      "sysuri" : "https://developer.arm.com/documentation/ka005498/1-0/en",
      "systransactionid" : 1080897,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1671175381000,
      "topparentid" : 5407644,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1671175467000,
      "sysconcepts" : "format ; pixel ; HAL ; configurations ; EGL ; android ; YCBCR ; RGBA ; R10G10B10A2 ; typedef enum ; Sorting of EGLConfigs ; Applications",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7241e24a5e02d07b2711|5eec7242e24a5e02d07b2716", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba131cd74e712c449724e", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba132cd74e712c4497250", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1338e527a03a85ed25a", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751ce24a5e02d07b27af", "5fa5809d8e527a03a85ed1f7|5eec751ce24a5e02d07b27af", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ee", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba1458e527a03a85ed25f", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f8ff237e4e09d0d3cd23", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f8ff237e4e09d0d3cd23", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba137cd74e712c4497254", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba144cd74e712c4497255", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba134cd74e712c4497252", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1358e527a03a85ed25c", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3087d1ce214ec8dc9b9" ],
      "concepts" : "format ; pixel ; HAL ; configurations ; EGL ; android ; YCBCR ; RGBA ; R10G10B10A2 ; typedef enum ; Sorting of EGLConfigs ; Applications",
      "documenttype" : "html",
      "sysindexeddate" : 1671175550000,
      "permanentid" : "9ca6ca6daaee247898c8a739aaf382ceffba57c431162b67bc21e157eb2a",
      "syslanguage" : [ "English" ],
      "itemid" : "639c1d2b3f28e545643497a6",
      "transactionid" : 1080897,
      "title" : "What rules determine EGL configuration on Android platform? ",
      "products" : [ "BX301A01B", "BX304L01B", "BX304X07X", "BX8110032", "BX9090032", "BX90900MT", "BX909IMIM", "BX909IMMT", "BX9100006", "BX91000MT", "BX910IMIM", "BX910IMMT", "BX9110032", "BX91100MT", "BX911IMIM", "BX911IMMT", "BX9120020", "BX912IMIM", "BX9130004", "BX913IMIM", "BX9140002", "Bifrost Android OpenGL ES", "Bifrost Linux OpenGL ES", "GX570", "GX9040504", "GX9040508", "Mali-450 GPU", "Mali-470 GPU", "Mali-G31 GPU", "Mali-G310", "Mali-G310 GPU", "Mali-G51 GPU", "Mali-G510", "Mali-G510 GPU", "Mali-G52 GPU", "Mali-G57 GPU", "Mali-G68 GPU", "Mali-G71 GPU", "Mali-G710", "Mali-G710 GPU", "Mali-G72 GPU", "Mali-G76 GPU", "Mali-G77 GPU", "Mali-G78 GPU", "Mali-G78AE GPU", "TX004X07X", "TX9070208", "TX9070616", "TX9080616", "TX9082304", "VX501X08X-PRU", "VX504X08X-TRM-SUP", "VX9150020", "VX915IMIM", "VX915IMIM-PRU", "VX915IMIM-TRM", "VX915X501", "VX915X501-PRU", "VX915X501-TRM", "VX915X504", "VX915X504-PRU", "VX915X504-TRM", "VX915X599", "VX915X599-PRU", "VX915X599-TRM", "VX9160004", "VX91600MT", "VX916IMIM", "VX9180020", "VX9190001", "VX9200006", "ZB337", "ZB338", "ZB343", "ZB344", "ZB345", "ZB346", "ZB399", "ZB521", "ZB607", "ZB610", "ZB610-GRP", "ZB796-GRP", "ZB933-GRP", "ZB936-GRP", "ZB937-GRP", "ZB940-GRP" ],
      "date" : 1671175550000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005498:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1671175550079336417,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 8287,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005498/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1671175475347,
      "syssize" : 8287,
      "sysdate" : 1671175550000,
      "haslayout" : "1",
      "topparent" : "5407644",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5407644,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 293,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Android", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Bifrost", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Architectures|Media Architectures|Transaction Elimination", "Visual|Transaction Elimination", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-400 CPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Midgard", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T870 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Android", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Graphics Development Tools", "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Transaction Elimination" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1671175550000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005498/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005498/1-0/?lang=en",
      "modified" : 1671175467000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1671175550079336417,
      "uri" : "https://developer.arm.com/documentation/ka005498/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What rules determine EGL configuration on Android platform?",
    "Uri" : "https://developer.arm.com/documentation/ka005498/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005498/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005498/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005498/1-0/en",
    "Excerpt" : "However, in the result R10G10B10A2 comes first. ... In this example, R10G10B10A2 comes to the second. ... R10G10B10A2. What rules determine EGL configuration on Android platform? KBA",
    "FirstSentences" : "Article ID: KA005498 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Bifrost Android, Bifrost Linux, Mali Driver Development Kit, Mali GPUs, Mali-400 CPU, Mali-450 GPU, Mali-470 GPU, ..."
  }, {
    "title" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273",
    "uri" : "https://developer.arm.com/documentation/105958/a/en/pdf/DAI0273A_dhrystone_benchmarking.pdf",
    "printableUri" : "https://developer.arm.com/documentation/105958/a/en/pdf/DAI0273A_dhrystone_benchmarking.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6331d18bda191e7fe057c931",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/105958/a/en/pdf/DAI0273A_dhrystone_benchmarking.pdf",
    "excerpt" : "Dhrystone Benchmarking for ARM Cortex Processors ... ARM quotes figures for the C version of Dhrystone 2.1. ... For the result to be valid, the Dhrystone code must be executed for at least two ...",
    "firstSentences" : "Dhrystone Benchmarking for ARM Cortex Processors Application Note 273 Copyright © 2011 ARM Limited. All rights reserved. ARM DAI 0273A (ID072111) Released on: 20 July 2011 ARM DAI 0273A ID072111",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273",
      "uri" : "https://developer.arm.com/documentation/105958/a/en",
      "printableUri" : "https://developer.arm.com/documentation/105958/a/en",
      "clickUri" : "https://developer.arm.com/documentation/105958/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/105958/a/en",
      "excerpt" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 This document is only available in a PDF version. Click Download to view. Dhrystone Benchmarking for ARM Cortex Processors - ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 ",
        "document_number" : "105958",
        "document_version" : "a",
        "content_type" : "Application Note",
        "systopparent" : "5348184",
        "sysurihash" : "19z1v2t4g3MDexkN",
        "urihash" : "19z1v2t4g3MDexkN",
        "sysuri" : "https://developer.arm.com/documentation/105958/a/en",
        "systransactionid" : 973085,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1664150400000,
        "topparentid" : 5348184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664209291000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664209528000,
        "permanentid" : "6f74737a18b6590a7890f97bcf7edde5d47be06fd1568e8975019a635e3f",
        "syslanguage" : [ "English" ],
        "itemid" : "6331d18bda191e7fe057c92f",
        "transactionid" : 973085,
        "title" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 ",
        "products" : [ "A-Profile", "M-Profile" ],
        "date" : 1664209528000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "Benchmarking" ],
        "document_id" : "105958:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Embedded Software Developers", "Application Developers", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664209528934847787,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/105958/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664209330944,
        "syssize" : 298,
        "sysdate" : 1664209528000,
        "haslayout" : "1",
        "topparent" : "5348184",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5348184,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Dhrystone is a synthetic benchmark that measures and compares processor performance.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664209528000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/105958/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/105958/a/?lang=en",
        "modified" : 1664209291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664209528934847787,
        "uri" : "https://developer.arm.com/documentation/105958/a/en",
        "syscollection" : "default"
      },
      "Title" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273",
      "Uri" : "https://developer.arm.com/documentation/105958/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/105958/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/105958/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/105958/a/en",
      "Excerpt" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 This document is only available in a PDF version. Click Download to view. Dhrystone Benchmarking for ARM Cortex Processors - ..."
    },
    "childResults" : [ {
      "title" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273",
      "uri" : "https://developer.arm.com/documentation/105958/a/en",
      "printableUri" : "https://developer.arm.com/documentation/105958/a/en",
      "clickUri" : "https://developer.arm.com/documentation/105958/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/105958/a/en",
      "excerpt" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 This document is only available in a PDF version. Click Download to view. Dhrystone Benchmarking for ARM Cortex Processors - ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 850,
      "percentScore" : 65.60333,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 ",
        "document_number" : "105958",
        "document_version" : "a",
        "content_type" : "Application Note",
        "systopparent" : "5348184",
        "sysurihash" : "19z1v2t4g3MDexkN",
        "urihash" : "19z1v2t4g3MDexkN",
        "sysuri" : "https://developer.arm.com/documentation/105958/a/en",
        "systransactionid" : 973085,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1664150400000,
        "topparentid" : 5348184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664209291000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664209528000,
        "permanentid" : "6f74737a18b6590a7890f97bcf7edde5d47be06fd1568e8975019a635e3f",
        "syslanguage" : [ "English" ],
        "itemid" : "6331d18bda191e7fe057c92f",
        "transactionid" : 973085,
        "title" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 ",
        "products" : [ "A-Profile", "M-Profile" ],
        "date" : 1664209528000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "Benchmarking" ],
        "document_id" : "105958:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Embedded Software Developers", "Application Developers", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664209528934847787,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/105958/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664209330944,
        "syssize" : 298,
        "sysdate" : 1664209528000,
        "haslayout" : "1",
        "topparent" : "5348184",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5348184,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Dhrystone is a synthetic benchmark that measures and compares processor performance.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664209528000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/105958/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/105958/a/?lang=en",
        "modified" : 1664209291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664209528934847787,
        "uri" : "https://developer.arm.com/documentation/105958/a/en",
        "syscollection" : "default"
      },
      "Title" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273",
      "Uri" : "https://developer.arm.com/documentation/105958/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/105958/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/105958/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/105958/a/en",
      "Excerpt" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 This document is only available in a PDF version. Click Download to view. Dhrystone Benchmarking for ARM Cortex Processors - ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 ",
      "document_number" : "105958",
      "document_version" : "a",
      "content_type" : "Application Note",
      "systopparent" : "5348184",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "LVEmYPK9Us0RD4Hc",
      "urihash" : "LVEmYPK9Us0RD4Hc",
      "sysuri" : "https://developer.arm.com/documentation/105958/a/en/pdf/DAI0273A_dhrystone_benchmarking.pdf",
      "keywords" : "Verification & Performance Exploration, ARM Compiler",
      "systransactionid" : 973085,
      "copyright" : "Copyright ©€2011 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1664150400000,
      "topparentid" : 5348184,
      "numberofpages" : 12,
      "sysconcepts" : "Dhrystone Benchmarking ; arm ; libraries ; compilation toolchain ; ROM footprint ; total instruction ; literal pools ; switches used ; performance counters ; bare-metal system ; OS-hosted device ; applications ; measurements ; unsigned int ; systick ; static uint64",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758" ],
      "attachmentparentid" : 5348184,
      "parentitem" : "6331d18bda191e7fe057c92f",
      "concepts" : "Dhrystone Benchmarking ; arm ; libraries ; compilation toolchain ; ROM footprint ; total instruction ; literal pools ; switches used ; performance counters ; bare-metal system ; OS-hosted device ; applications ; measurements ; unsigned int ; systick ; static uint64",
      "documenttype" : "pdf",
      "isattachment" : "5348184",
      "sysindexeddate" : 1664209529000,
      "permanentid" : "a4d65b038f59ecb14e6e7b3104f2c28625eb27625ea83459fc217cc18bac",
      "syslanguage" : [ "English" ],
      "itemid" : "6331d18bda191e7fe057c931",
      "transactionid" : 973085,
      "title" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273 ",
      "subject" : "Dhrystone Benchmarking for ARM Cortex processors. This application note describes how to download, build, and run the Dhrystone benchmark on ARM Cortex processors, and how to analyse the results. The aim is to provide a consistent methodology to help customers to evaluate toolchains. Available as PDF.",
      "date" : 1664209529000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "105958:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Embedded Software Developers", "Application Developers", "SoC Designers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664209529198165613,
      "sysisattachment" : "5348184",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 5348184,
      "size" : 181743,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6331d18bda191e7fe057c931",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664209332729,
      "syssubject" : "Dhrystone Benchmarking for ARM Cortex processors. This application note describes how to download, build, and run the Dhrystone benchmark on ARM Cortex processors, and how to analyse the results. The aim is to provide a consistent methodology to help customers to evaluate toolchains. Available as PDF.",
      "syssize" : 181743,
      "sysdate" : 1664209529000,
      "topparent" : "5348184",
      "author" : "ARM Limited",
      "label_version" : "A",
      "systopparentid" : 5348184,
      "content_description" : "Dhrystone is a synthetic benchmark that measures and compares processor performance.",
      "wordcount" : 717,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664209529000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6331d18bda191e7fe057c931",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664209529198165613,
      "uri" : "https://developer.arm.com/documentation/105958/a/en/pdf/DAI0273A_dhrystone_benchmarking.pdf",
      "syscollection" : "default"
    },
    "Title" : "Dhrystone Benchmarking for ARM Cortex Processors - Application Note 273",
    "Uri" : "https://developer.arm.com/documentation/105958/a/en/pdf/DAI0273A_dhrystone_benchmarking.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/105958/a/en/pdf/DAI0273A_dhrystone_benchmarking.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6331d18bda191e7fe057c931",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/105958/a/en/pdf/DAI0273A_dhrystone_benchmarking.pdf",
    "Excerpt" : "Dhrystone Benchmarking for ARM Cortex Processors ... ARM quotes figures for the C version of Dhrystone 2.1. ... For the result to be valid, the Dhrystone code must be executed for at least two ...",
    "FirstSentences" : "Dhrystone Benchmarking for ARM Cortex Processors Application Note 273 Copyright © 2011 ARM Limited. All rights reserved. ARM DAI 0273A (ID072111) Released on: 20 July 2011 ARM DAI 0273A ID072111"
  }, {
    "title" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350",
    "uri" : "https://developer.arm.com/documentation/106383/a/en/pdf/DAI0350A_coremark_benchmarking.pdf",
    "printableUri" : "https://developer.arm.com/documentation/106383/a/en/pdf/DAI0350A_coremark_benchmarking.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6331cea74c59b30b51770bca",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/106383/a/en/pdf/DAI0350A_coremark_benchmarking.pdf",
    "excerpt" : "Processors in embedded systems are becoming more complex. ... How do I run CoreMark to obtain stable, reproducible results? How do I interpret benchmark results and code size metrics?",
    "firstSentences" : "CoreMark Benchmarking for ARM ... Cortex Processors Application Note 350 Copyright © 2013 ARM Limited. All rights reserved. ARM DAI 0350A (ID071213) ARM DAI 0350A ID071213 CoreMark Benchmarking for ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350",
      "uri" : "https://developer.arm.com/documentation/106383/a/en",
      "printableUri" : "https://developer.arm.com/documentation/106383/a/en",
      "clickUri" : "https://developer.arm.com/documentation/106383/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/106383/a/en",
      "excerpt" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 This document is only available in a PDF version. Click Download to view. CoreMark Benchmarking for ARM Cortex Processors - ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 ",
        "document_number" : "106383",
        "document_version" : "a",
        "content_type" : "Application Note",
        "systopparent" : "5348178",
        "sysurihash" : "oK0ñGeRdIBSoUWac",
        "urihash" : "oK0ñGeRdIBSoUWac",
        "sysuri" : "https://developer.arm.com/documentation/106383/a/en",
        "systransactionid" : 973083,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1664150400000,
        "topparentid" : 5348178,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664208551000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664208806000,
        "permanentid" : "dd1bceccf0d53f76abcea22b0dbe62f97b277b2050d3662d6d0129e8ae8a",
        "syslanguage" : [ "English" ],
        "itemid" : "6331cea74c59b30b51770bc8",
        "transactionid" : 973083,
        "title" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 ",
        "products" : [ "A-Profile", "M-Profile" ],
        "date" : 1664208806000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "Benchmarking" ],
        "document_id" : "106383:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664208806057791876,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 296,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/106383/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664208563008,
        "syssize" : 296,
        "sysdate" : 1664208806000,
        "haslayout" : "1",
        "topparent" : "5348178",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5348178,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "CoreMark is a modern, sophisticated benchmark that lets you accurately measure processor performance.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664208806000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/106383/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/106383/a/?lang=en",
        "modified" : 1664208551000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664208806057791876,
        "uri" : "https://developer.arm.com/documentation/106383/a/en",
        "syscollection" : "default"
      },
      "Title" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350",
      "Uri" : "https://developer.arm.com/documentation/106383/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/106383/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/106383/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/106383/a/en",
      "Excerpt" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 This document is only available in a PDF version. Click Download to view. CoreMark Benchmarking for ARM Cortex Processors - ..."
    },
    "childResults" : [ {
      "title" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350",
      "uri" : "https://developer.arm.com/documentation/106383/a/en",
      "printableUri" : "https://developer.arm.com/documentation/106383/a/en",
      "clickUri" : "https://developer.arm.com/documentation/106383/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/106383/a/en",
      "excerpt" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 This document is only available in a PDF version. Click Download to view. CoreMark Benchmarking for ARM Cortex Processors - ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 850,
      "percentScore" : 65.60333,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 ",
        "document_number" : "106383",
        "document_version" : "a",
        "content_type" : "Application Note",
        "systopparent" : "5348178",
        "sysurihash" : "oK0ñGeRdIBSoUWac",
        "urihash" : "oK0ñGeRdIBSoUWac",
        "sysuri" : "https://developer.arm.com/documentation/106383/a/en",
        "systransactionid" : 973083,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1664150400000,
        "topparentid" : 5348178,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664208551000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664208806000,
        "permanentid" : "dd1bceccf0d53f76abcea22b0dbe62f97b277b2050d3662d6d0129e8ae8a",
        "syslanguage" : [ "English" ],
        "itemid" : "6331cea74c59b30b51770bc8",
        "transactionid" : 973083,
        "title" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 ",
        "products" : [ "A-Profile", "M-Profile" ],
        "date" : 1664208806000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "Benchmarking" ],
        "document_id" : "106383:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664208806057791876,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 296,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/106383/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664208563008,
        "syssize" : 296,
        "sysdate" : 1664208806000,
        "haslayout" : "1",
        "topparent" : "5348178",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5348178,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "CoreMark is a modern, sophisticated benchmark that lets you accurately measure processor performance.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664208806000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/106383/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/106383/a/?lang=en",
        "modified" : 1664208551000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664208806057791876,
        "uri" : "https://developer.arm.com/documentation/106383/a/en",
        "syscollection" : "default"
      },
      "Title" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350",
      "Uri" : "https://developer.arm.com/documentation/106383/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/106383/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/106383/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/106383/a/en",
      "Excerpt" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 This document is only available in a PDF version. Click Download to view. CoreMark Benchmarking for ARM Cortex Processors - ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 ",
      "document_number" : "106383",
      "document_version" : "a",
      "content_type" : "Application Note",
      "systopparent" : "5348178",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "UJGHWa3z1Ic3Nnhn",
      "urihash" : "UJGHWa3z1Ic3Nnhn",
      "sysuri" : "https://developer.arm.com/documentation/106383/a/en/pdf/DAI0350A_coremark_benchmarking.pdf",
      "keywords" : "Verification & Performance Exploration, ARM Compiler",
      "systransactionid" : 973083,
      "copyright" : "Copyright ©€2013 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1664150400000,
      "topparentid" : 5348178,
      "numberofpages" : 15,
      "sysconcepts" : "ARM ; CoreMark web ; iteration count ; benchmarks ; compilation ; profile runs ; library calls ; switches used ; Dhrystones ; optimizations ; execution ; semihosting ; standardization ; reporting ; iterations ; validation",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758" ],
      "attachmentparentid" : 5348178,
      "parentitem" : "6331cea74c59b30b51770bc8",
      "concepts" : "ARM ; CoreMark web ; iteration count ; benchmarks ; compilation ; profile runs ; library calls ; switches used ; Dhrystones ; optimizations ; execution ; semihosting ; standardization ; reporting ; iterations ; validation",
      "documenttype" : "pdf",
      "isattachment" : "5348178",
      "sysindexeddate" : 1664208806000,
      "permanentid" : "77eab32736454b6e72ac7875112f8266f2d9df5e67b489d51280afd92e54",
      "syslanguage" : [ "English" ],
      "itemid" : "6331cea74c59b30b51770bca",
      "transactionid" : 973083,
      "title" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350 ",
      "subject" : "Dhrystone Benchmarking for ARM Cortex processors. This application note describes how to download, build, and run the Dhrystone benchmark on ARM Cortex processors, and how to analyse the results. The aim is to provide a consistent methodology to help customers to evaluate toolchains. Available as PDF.",
      "date" : 1664208806000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "106383:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664208806329201725,
      "sysisattachment" : "5348178",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 5348178,
      "size" : 227227,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6331cea74c59b30b51770bca",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664208564761,
      "syssubject" : "Dhrystone Benchmarking for ARM Cortex processors. This application note describes how to download, build, and run the Dhrystone benchmark on ARM Cortex processors, and how to analyse the results. The aim is to provide a consistent methodology to help customers to evaluate toolchains. Available as PDF.",
      "syssize" : 227227,
      "sysdate" : 1664208806000,
      "topparent" : "5348178",
      "author" : "ARM Limited",
      "label_version" : "A",
      "systopparentid" : 5348178,
      "content_description" : "CoreMark is a modern, sophisticated benchmark that lets you accurately measure processor performance.",
      "wordcount" : 906,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|M-Profile" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664208806000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6331cea74c59b30b51770bca",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664208806329201725,
      "uri" : "https://developer.arm.com/documentation/106383/a/en/pdf/DAI0350A_coremark_benchmarking.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreMark Benchmarking for ARM Cortex Processors - Application Note 350",
    "Uri" : "https://developer.arm.com/documentation/106383/a/en/pdf/DAI0350A_coremark_benchmarking.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/106383/a/en/pdf/DAI0350A_coremark_benchmarking.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6331cea74c59b30b51770bca",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/106383/a/en/pdf/DAI0350A_coremark_benchmarking.pdf",
    "Excerpt" : "Processors in embedded systems are becoming more complex. ... How do I run CoreMark to obtain stable, reproducible results? How do I interpret benchmark results and code size metrics?",
    "FirstSentences" : "CoreMark Benchmarking for ARM ... Cortex Processors Application Note 350 Copyright © 2013 ARM Limited. All rights reserved. ARM DAI 0350A (ID071213) ARM DAI 0350A ID071213 CoreMark Benchmarking for ..."
  }, {
    "title" : "CoreSight SoC-400 discovery test simulation fails when run on a different processor core",
    "uri" : "https://developer.arm.com/documentation/ka005326/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005326/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005326/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005326/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight SoC-400 discovery test simulation fails when run on a different processor core ",
      "document_number" : "ka005326",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5395926",
      "sysurihash" : "qWrAP3CGñfðrC6Ih",
      "urihash" : "qWrAP3CGñfðrC6Ih",
      "sysuri" : "https://developer.arm.com/documentation/ka005326/1-0/en",
      "systransactionid" : 1067203,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670430387000,
      "topparentid" : 5395926,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670430463000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670430524000,
      "permanentid" : "7f37141bca94d96838cafb2a946566fadeb3f216e8690687ac7ad1c38849",
      "syslanguage" : [ "English" ],
      "itemid" : "6390beff826c281d4c73d9eb",
      "transactionid" : 1067203,
      "title" : "CoreSight SoC-400 discovery test simulation fails when run on a different processor core ",
      "products" : [ "CoreSight SoC-400", "TM100", "TM100-GRP", "TM150", "ZA980", "ZA981", "ZB811", "ZB812" ],
      "date" : 1670430524000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005326:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670430524908930658,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005326/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670430514611,
      "syssize" : 63,
      "sysdate" : 1670430524000,
      "haslayout" : "1",
      "topparent" : "5395926",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5395926,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670430524000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005326/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005326/1-0/?lang=en",
      "modified" : 1670430463000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670430524908930658,
      "uri" : "https://developer.arm.com/documentation/ka005326/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight SoC-400 discovery test simulation fails when run on a different processor core",
    "Uri" : "https://developer.arm.com/documentation/ka005326/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005326/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005326/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005326/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What is the PADDRDBG31 input used for and how should it be connected?",
    "uri" : "https://developer.arm.com/documentation/ka005477/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005477/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005477/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005477/1-0/en",
    "excerpt" : "In this case, no PADDRDBG31 connection is made at all. EXAMPLES: DSU-110 based processors such as Cortex-A710 and Neoverse N2. ... EXAMPLES: System Trace Macrocells (STM or STM-500).",
    "firstSentences" : "Article ID: KA005477 Applies To: CoreSight Design Kit for Cortex-A9, CoreSight Design Kit for Cortex-R4, CoreSight Design Kits, CoreSight SoC-400, CoreSight SoC-600, Cortex-A15, Cortex-A17, Cortex ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What is the PADDRDBG31 input used for and how should it be connected? ",
      "document_number" : "ka005477",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5399311",
      "sysurihash" : "tMLGbSITIUYIjsy4",
      "urihash" : "tMLGbSITIUYIjsy4",
      "sysuri" : "https://developer.arm.com/documentation/ka005477/1-0/en",
      "systransactionid" : 1076882,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670974653000,
      "topparentid" : 5399311,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670974707000,
      "sysconcepts" : "PADDRDBG31 input ; Software Lock ; CoreSight SoC ; Cortex ; accesses ; using IP ; registers ; CPU ; infrastructure ; powerdown ; Neoverse N1 ; Integration Manual ; externally hosted",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10d8e527a03a85ed249|5fbba10e8e527a03a85ed24a", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10d8e527a03a85ed249|5fbba10fcd74e712c4497241", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "concepts" : "PADDRDBG31 input ; Software Lock ; CoreSight SoC ; Cortex ; accesses ; using IP ; registers ; CPU ; infrastructure ; powerdown ; Neoverse N1 ; Integration Manual ; externally hosted",
      "documenttype" : "html",
      "sysindexeddate" : 1670974736000,
      "permanentid" : "4c3a9f627821cc5d57953aba939fa8a6d3da0ac35ddf1cd5fc9a6e2a299d",
      "syslanguage" : [ "English" ],
      "itemid" : "63990cf33f28e545643482e6",
      "transactionid" : 1076882,
      "title" : "What is the PADDRDBG31 input used for and how should it be connected? ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "CoreSight SoC-400", "CoreSight SoC-600", "Cortex-A15", "Cortex-A17", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A5", "Cortex-A53", "Cortex-A55", "Cortex-A57", "Cortex-A65", "Cortex-A65AE", "Cortex-A7", "Cortex-A72", "Cortex-A75", "Cortex-A76", "Cortex-A76AE", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "Cortex-A78C", "Cortex-R52", "Cortex-R52+", "Cortex-X1", "Cortex-X1C", "DynamIQ Shared Unit", "FM069", "FM070", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "KLMKT-QS-00044", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP038", "MP040", "MP040-GRP", "MP041", "MP042", "MP043", "MP043-PRU", "MP043-TRM", "MP047", "MP047-GRP", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP077", "MP077-PRU", "MP077-TRM", "MP078", "MP078-PRU", "MP078-TRM", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP127", "MP127-PRU", "MP127-TRM", "MP135", "MP136", "MP137", "MP154", "MP155", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Neoverse E1", "Neoverse N1", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TM095", "TM096", "TM100", "TM100-GRP", "TM150", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA848", "ZA849", "ZA851", "ZA852", "ZA882", "ZA883", "ZA899", "ZA900", "ZA901", "ZA922", "ZA923", "ZA980", "ZA981", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB115", "ZB116", "ZB133", "ZB139", "ZB140", "ZB143", "ZB144", "ZB148", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB214", "ZB280", "ZB305", "ZB360", "ZB361", "ZB362", "ZB363", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB476", "ZB477", "ZB478", "ZB479", "ZB480", "ZB509", "ZB517", "ZB518", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB692", "ZB693", "ZB695", "ZB696", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB725", "ZB726", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB810", "ZB811", "ZB812", "ZB813", "ZB814", "ZB891", "ZB892" ],
      "date" : 1670974736000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005477:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670974736546614064,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4863,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005477/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670974714379,
      "syssize" : 4863,
      "sysdate" : 1670974736000,
      "haslayout" : "1",
      "topparent" : "5399311",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5399311,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 276,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R52+", "Cortex-R|Cortex-R52+", "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1", "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1", "CoreSight Debug and Trace|CoreSight Components|CoreSight Design Kits|CoreSight Design Kit for Cortex-R4", "CoreSight Debug and Trace|CoreSight Components|CoreSight Design Kits|CoreSight Design Kit for Cortex-A9", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R52+", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1", "IP Products|Processors|Cortex-X|Cortex-X1C", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670974736000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005477/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005477/1-0/?lang=en",
      "modified" : 1670974707000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670974736546614064,
      "uri" : "https://developer.arm.com/documentation/ka005477/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the PADDRDBG31 input used for and how should it be connected?",
    "Uri" : "https://developer.arm.com/documentation/ka005477/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005477/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005477/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005477/1-0/en",
    "Excerpt" : "In this case, no PADDRDBG31 connection is made at all. EXAMPLES: DSU-110 based processors such as Cortex-A710 and Neoverse N2. ... EXAMPLES: System Trace Macrocells (STM or STM-500).",
    "FirstSentences" : "Article ID: KA005477 Applies To: CoreSight Design Kit for Cortex-A9, CoreSight Design Kit for Cortex-R4, CoreSight Design Kits, CoreSight SoC-400, CoreSight SoC-600, Cortex-A15, Cortex-A17, Cortex ..."
  }, {
    "title" : "How do I compile Google Protocol Buffers v2.4.1?",
    "uri" : "https://developer.arm.com/documentation/ka002171/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002171/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002171/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002171/1-0/en",
    "excerpt" : "Article ID: KA002171 Applies To: Cortex-A53, Cortex-M7, Cortex-R7, Cortex-R8 Confidentiality: Customer Non- ... However several older products require the 32-bit v2.4.1 version. ... KBA",
    "firstSentences" : "Article ID: KA002171 Applies To: Cortex-A53, Cortex-M7, Cortex-R7, Cortex-R8 Confidentiality: Customer Non-confidential Summary Many ARM products require the use of Google Protocol Buffers ( ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I compile Google Protocol Buffers v2.4.1? ",
      "document_number" : "ka002171",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4414287",
      "sysurihash" : "gTñhNaTf1tKPmMDT",
      "urihash" : "gTñhNaTf1tKPmMDT",
      "sysuri" : "https://developer.arm.com/documentation/ka002171/1-0/en",
      "systransactionid" : 1069338,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670536390000,
      "topparentid" : 4414287,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670536501000,
      "sysconcepts" : "v2 ; Linux ; standards ; instructions ; root access ; management command ; privileged mode ; protobuf project ; shared libraries ; administrator ; dependencies ; challenges",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
      "concepts" : "v2 ; Linux ; standards ; instructions ; root access ; management command ; privileged mode ; protobuf project ; shared libraries ; administrator ; dependencies ; challenges",
      "documenttype" : "html",
      "sysindexeddate" : 1670536510000,
      "permanentid" : "7cf6959f8058141585dcfbb319a94aaad71d2ff488451d8f45c18df56b0f",
      "syslanguage" : [ "English" ],
      "itemid" : "63925d35826c281d4c73dad2",
      "transactionid" : 1069338,
      "title" : "How do I compile Google Protocol Buffers v2.4.1? ",
      "products" : [ "AT610", "AT611", "AT611-GRP", "AT617", "AT617-GRP", "Cortex-A53", "Cortex-M7", "Cortex-R7", "Cortex-R8", "MP014", "MP015", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP056", "MP056-GRP", "MP088", "MP088-GRP", "MP127", "MP127-PRU", "MP127-TRM", "ZA964", "ZA965", "ZA966", "ZA967", "ZB156", "ZB157", "ZB158", "ZB159", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB186", "ZB187", "ZB202", "ZB203", "ZB211", "ZB305", "ZB493", "ZB509", "ZB516", "ZB746", "ZB747", "ZB893" ],
      "date" : 1670536510000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002171:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670536510723400438,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2248,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002171/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670536507324,
      "syssize" : 2248,
      "sysdate" : 1670536510000,
      "haslayout" : "1",
      "topparent" : "4414287",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4414287,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 186,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M7", "Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M7", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670536510000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002171/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002171/1-0/?lang=en",
      "modified" : 1670536501000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670536510723400438,
      "uri" : "https://developer.arm.com/documentation/ka002171/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I compile Google Protocol Buffers v2.4.1?",
    "Uri" : "https://developer.arm.com/documentation/ka002171/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002171/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002171/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002171/1-0/en",
    "Excerpt" : "Article ID: KA002171 Applies To: Cortex-A53, Cortex-M7, Cortex-R7, Cortex-R8 Confidentiality: Customer Non- ... However several older products require the 32-bit v2.4.1 version. ... KBA",
    "FirstSentences" : "Article ID: KA002171 Applies To: Cortex-A53, Cortex-M7, Cortex-R7, Cortex-R8 Confidentiality: Customer Non-confidential Summary Many ARM products require the use of Google Protocol Buffers ( ..."
  }, {
    "title" : "Where can I get Arm Compiler to validate processor IP?",
    "uri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005098/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005098/1-0/en",
    "excerpt" : "Obtain a suitable license Using Arm Compiler for Arm processor IP validation requires you to ... The *.elmap files within this directory are the product definition files you will need. ... KBA",
    "firstSentences" : "Article ID: KA005098 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Where can I get Arm Compiler to validate processor IP? ",
      "document_number" : "ka005098",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5277044",
      "sysurihash" : "n9pzWKðNwBmJ8KyL",
      "urihash" : "n9pzWKðNwBmJ8KyL",
      "sysuri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
      "systransactionid" : 1076276,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1667389872000,
      "topparentid" : 5277044,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667389965000,
      "sysconcepts" : "Arm Compiler ; processor IP ; product definition ; installation directory ; PATH variable ; toolchain ; tool vendor ; testing environment ; FlexNet Publisher ; permanent location ; Software Success Kits ; Embedded FuSa ; Functional Safety ; instructions ; developmentstudio ; command-line",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c5", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c5|5eec6e98e24a5e02d07b25c8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec70b9e24a5e02d07b26b2" ],
      "concepts" : "Arm Compiler ; processor IP ; product definition ; installation directory ; PATH variable ; toolchain ; tool vendor ; testing environment ; FlexNet Publisher ; permanent location ; Software Success Kits ; Embedded FuSa ; Functional Safety ; instructions ; developmentstudio ; command-line",
      "documenttype" : "html",
      "sysindexeddate" : 1670947603000,
      "permanentid" : "180c67e1cc001eab03a8d96cb8a71640168e61185f97c740e15464ec0b7c",
      "syslanguage" : [ "English" ],
      "itemid" : "63625a0dc7882d1f2d341600",
      "transactionid" : 1076276,
      "title" : "Where can I get Arm Compiler to validate processor IP? ",
      "products" : [ "ACOMP-BN-616EL", "ACOMP-BN-616EM", "ACOMP-BN-616EN", "ACOMP-BN-616EV", "ACOMP-BN-660EL ", "ACOMP-BN-660EM", "ACOMP-BN-660EN", "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AS134", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT420", "AT421", "AT422", "AT423", "AT424", "AT425", "AT425-GRP", "AT426", "AT427", "AT427-GRP", "AT428", "AT428-PRU", "AT428-TRM", "AT430", "AT440", "AT470", "AT470-PRU", "AT471", "AT472", "AT475", "AT480", "AT481", "AT490", "AT497", "AT510-GRP", "AT511", "AT512", "AT513", "AT514", "AT520", "AT521", "AT521-GRP", "AT522", "AT527", "AT527-GRP", "AT528", "AT528-PRU", "AT528-TRM", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "AT570", "AT571", "AT571-PRU", "AT571-TRM", "AT575", "AT575-GRP", "AT577", "AT577-GRP", "AT590", "AT590-GRP", "AT597", "AT597-GRP", "AT598", "AT598-PRU", "AT598-TRM", "AT610", "AT611", "AT611-GRP", "AT617", "AT617-GRP", "AT621", "AT621-GRP", "AT623", "AT624", "AT624-GRP", "AT625", "AT625-GRP", "AT626", "AT626-GRP", "AT627", "AT628", "AT629", "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "AT638", "AT639", "AT640", "Arm Compiler 5", "Arm Compiler 6", "Arm Compiler for Embedded FuSa", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A15", "Cortex-A17", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A5", "Cortex-A510", "Cortex-A53", "Cortex-A55", "Cortex-A57", "Cortex-A65", "Cortex-A65AE", "Cortex-A7", "Cortex-A710", "Cortex-A72", "Cortex-A73", "Cortex-A75", "Cortex-A76", "Cortex-A76AE", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "Cortex-A78C", "Cortex-A8", "Cortex-A9", "Cortex-M0", "Cortex-M0+", "Cortex-M1", "Cortex-M23", "Cortex-M3", "Cortex-M33", "Cortex-M4", "Cortex-M55", "Cortex-M7", "Cortex-M85", "Cortex-R4", "Cortex-R5", "Cortex-R52", "Cortex-R52+", "Cortex-R7", "Cortex-R8", "Cortex-R82", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "DynamIQ Shared Unit", "DynamIQ Shared Unit 110", "FA110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "HM001", "HM002", "HM003", "KLMKT-QS-00044", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP014", "MP015", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP040", "MP040-GRP", "MP041", "MP042", "MP043", "MP043-PRU", "MP043-TRM", "MP047", "MP047-GRP", "MP048", "MP049", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP076", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP088", "MP088-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP098", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP127", "MP127-PRU", "MP127-TRM", "MP128", "MP135", "MP154", "MP155", "MP158", "MP164", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Neoverse E1", "Neoverse N1", "Neoverse N2", "Neoverse Performance", "Neoverse V1", "Neoverse V2", "PL460", "PL460-PRU", "PL460-TRM", "RVDS", "RVP31", "RVP40", "RVP41", "RVS20", "RVS21", "RVS22", "RVS30", "RVS31", "RVS40", "RVS41", "RealView Development Suite", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TM891", "TM892", "TM932", "TM976", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "ZA065", "ZA076", "ZA077", "ZA323", "ZA324", "ZA557", "ZA558", "ZA559", "ZA561", "ZA612", "ZA618", "ZA640", "ZA641", "ZA644", "ZA645", "ZA647", "ZA648", "ZA649", "ZA662", "ZA663", "ZA664", "ZA665", "ZA666", "ZA699", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA790", "ZA791", "ZA792", "ZA793", "ZA794", "ZA795", "ZA802", "ZA803", "ZA804", "ZA808", "ZA818", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA839", "ZA840", "ZA841", "ZA842", "ZA845", "ZA846", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA896", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA929", "ZA930", "ZA933", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA944", "ZA945", "ZA946", "ZA947", "ZA948", "ZA951", "ZA964", "ZA965", "ZA966", "ZA967", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB104", "ZB107", "ZB108", "ZB109", "ZB115", "ZB116", "ZB132", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB146", "ZB147", "ZB148", "ZB149", "ZB156", "ZB157", "ZB158", "ZB159", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB182", "ZB183", "ZB184", "ZB185", "ZB186", "ZB187", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB211", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB292", "ZB305", "ZB322", "ZB330", "ZB358", "ZB359", "ZB360", "ZB361", "ZB362", "ZB363", "ZB365", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB476", "ZB477", "ZB478", "ZB479", "ZB480", "ZB492", "ZB493", "ZB503", "ZB504", "ZB509", "ZB510", "ZB511", "ZB512", "ZB516", "ZB517", "ZB518", "ZB522", "ZB524", "ZB525", "ZB527", "ZB528", "ZB530", "ZB534", "ZB535", "ZB536", "ZB540", "ZB541", "ZB542", "ZB543", "ZB544", "ZB545", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB692", "ZB693", "ZB695", "ZB696", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB746", "ZB747", "ZB749", "ZB750", "ZB751", "ZB752", "ZB787", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB835", "ZB876", "ZB877", "ZB878", "ZB891", "ZB892", "ZB893", "ZB897", "ZB898", "ZB900", "ZB901", "ZB903", "ZB904", "ZB905", "ZB906" ],
      "date" : 1670947603000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005098:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670947603645354099,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 9453,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005098/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670947583173,
      "syssize" : 9453,
      "sysdate" : 1670947603000,
      "haslayout" : "1",
      "topparent" : "5277044",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5277044,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 435,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|DesignStart|FPGA", "IP Products|DesignStart|FPGA|FPGA Xilinx", "IP Products|Processors|Cortex-R|Cortex-R4", "Cortex-R|Cortex-R4", "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M7", "Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M35P", "Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R52+", "Cortex-R|Cortex-R52+", "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1", "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse V2", "Neoverse|Neoverse V2", "IP Products|Processors|Neoverse|Neoverse Performance", "Neoverse|Neoverse Performance", "Tools and Software|Legacy Tools|RealView Development Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers", "IP Products|Legacy products|RealView SoC Designer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-R|Cortex-R4", "IP Products|Processors|Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-R|Cortex-R52+", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|Processors|Cortex-M|Cortex-M1", "IP Products|Processors|Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M0", "IP Products|Processors|Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-M|Cortex-M85", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "IP Products|Processors|Neoverse|Neoverse V2", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|DesignStart|FPGA", "IP Products|DesignStart|FPGA|FPGA Xilinx", "IP Products|Legacy products", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler for Embedded FuSa", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|RealView Development Suite", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670947603000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005098/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005098/1-0/?lang=en",
      "modified" : 1667389965000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670947603645354099,
      "uri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Where can I get Arm Compiler to validate processor IP?",
    "Uri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005098/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005098/1-0/en",
    "Excerpt" : "Obtain a suitable license Using Arm Compiler for Arm processor IP validation requires you to ... The *.elmap files within this directory are the product definition files you will need. ... KBA",
    "FirstSentences" : "Article ID: KA005098 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex ..."
  }, {
    "title" : "How to create MBIF files for Cortex-A53?",
    "uri" : "https://developer.arm.com/documentation/ka005260/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005260/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005260/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005260/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How to create MBIF files for Cortex-A53? ",
      "document_number" : "ka005260",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5377104",
      "sysurihash" : "iu72gkyVqwWw8ano",
      "urihash" : "iu72gkyVqwWw8ano",
      "sysuri" : "https://developer.arm.com/documentation/ka005260/1-0/en",
      "systransactionid" : 1023231,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1667843589000,
      "topparentid" : 5377104,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667843666000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1667843695000,
      "permanentid" : "f7f752a4574a7fb85e5c88c44db4d3e213d82cac3af30bddeaf5ae517aec",
      "syslanguage" : [ "English" ],
      "itemid" : "63694652c7882d1f2d3417cc",
      "transactionid" : 1023231,
      "title" : "How to create MBIF files for Cortex-A53? ",
      "products" : [ "Cortex-A53", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP056", "MP056-GRP", "MP127", "MP127-PRU", "MP127-TRM", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB202", "ZB203", "ZB305", "ZB509" ],
      "date" : 1667843695000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005260:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1667843695835981282,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005260/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1667843685273,
      "syssize" : 63,
      "sysdate" : 1667843695000,
      "haslayout" : "1",
      "topparent" : "5377104",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5377104,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1667843695000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005260/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005260/1-0/?lang=en",
      "modified" : 1667843666000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1667843695835981282,
      "uri" : "https://developer.arm.com/documentation/ka005260/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to create MBIF files for Cortex-A53?",
    "Uri" : "https://developer.arm.com/documentation/ka005260/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005260/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005260/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005260/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Methods for debug authentication certificate injection",
    "uri" : "https://developer.arm.com/documentation/ka005435/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005435/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005435/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005435/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Methods for debug authentication certificate injection ",
      "document_number" : "ka005435",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396299",
      "sysurihash" : "5aFJoZzPIEQ87wsR",
      "urihash" : "5aFJoZzPIEQ87wsR",
      "sysuri" : "https://developer.arm.com/documentation/ka005435/1-0/en",
      "systransactionid" : 1070319,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670579796000,
      "topparentid" : 5396299,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670579898000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670579935000,
      "permanentid" : "0553e9cd9e21bdf8cd2357a6100333fba3af9c52d56f1dfa035f831e5a91",
      "syslanguage" : [ "English" ],
      "itemid" : "639306ba826c281d4c73daf5",
      "transactionid" : 1070319,
      "title" : "Methods for debug authentication certificate injection ",
      "products" : [ "CoreSight SDC-600 Secure Debug Channel", "TM210", "TM210-GRP", "TM210-PRU", "TM210-TRM" ],
      "date" : 1670579935000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005435:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670579935915563912,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005435/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670579935045,
      "syssize" : 63,
      "sysdate" : 1670579935000,
      "haslayout" : "1",
      "topparent" : "5396299",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396299,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670579935000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005435/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005435/1-0/?lang=en",
      "modified" : 1670579898000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670579935915563912,
      "uri" : "https://developer.arm.com/documentation/ka005435/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Methods for debug authentication certificate injection",
    "Uri" : "https://developer.arm.com/documentation/ka005435/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005435/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005435/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005435/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Using multiple SDC-600 components within a single system",
    "uri" : "https://developer.arm.com/documentation/ka005434/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005434/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005434/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005434/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Using multiple SDC-600 components within a single system ",
      "document_number" : "ka005434",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396298",
      "sysurihash" : "h8DWCGGLyk1cy2RR",
      "urihash" : "h8DWCGGLyk1cy2RR",
      "sysuri" : "https://developer.arm.com/documentation/ka005434/1-0/en",
      "systransactionid" : 1070319,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670579797000,
      "topparentid" : 5396298,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670579898000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670579933000,
      "permanentid" : "8c5b4849969794c30304353b3ab5e3e24952961684125912d59631f88d5a",
      "syslanguage" : [ "English" ],
      "itemid" : "639306ba826c281d4c73daf1",
      "transactionid" : 1070319,
      "title" : "Using multiple SDC-600 components within a single system ",
      "products" : [ "CoreSight SDC-600 Secure Debug Channel", "TM210", "TM210-GRP", "TM210-PRU", "TM210-TRM" ],
      "date" : 1670579933000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005434:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670579933375851439,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005434/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670579932005,
      "syssize" : 63,
      "sysdate" : 1670579933000,
      "haslayout" : "1",
      "topparent" : "5396298",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396298,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670579933000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005434/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005434/1-0/?lang=en",
      "modified" : 1670579898000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670579933375851439,
      "uri" : "https://developer.arm.com/documentation/ka005434/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Using multiple SDC-600 components within a single system",
    "Uri" : "https://developer.arm.com/documentation/ka005434/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005434/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005434/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005434/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Accessing control to multiple regions on the chip using a single SDC-600 channel",
    "uri" : "https://developer.arm.com/documentation/ka005432/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005432/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005432/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005432/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Accessing control to multiple regions on the chip using a single SDC-600 channel ",
      "document_number" : "ka005432",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396297",
      "sysurihash" : "iysbvRGB0UnJñufW",
      "urihash" : "iysbvRGB0UnJñufW",
      "sysuri" : "https://developer.arm.com/documentation/ka005432/1-0/en",
      "systransactionid" : 1070319,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670579802000,
      "topparentid" : 5396297,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670579898000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670579931000,
      "permanentid" : "7aef0f2642c52999722cafd84e2db1a61079b4ee8de4f8552db055346737",
      "syslanguage" : [ "English" ],
      "itemid" : "639306ba826c281d4c73daf2",
      "transactionid" : 1070319,
      "title" : "Accessing control to multiple regions on the chip using a single SDC-600 channel ",
      "products" : [ "CoreSight SDC-600 Secure Debug Channel", "TM210", "TM210-GRP", "TM210-PRU", "TM210-TRM" ],
      "date" : 1670579931000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005432:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670579931296221230,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005432/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670579928840,
      "syssize" : 63,
      "sysdate" : 1670579931000,
      "haslayout" : "1",
      "topparent" : "5396297",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396297,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670579931000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005432/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005432/1-0/?lang=en",
      "modified" : 1670579898000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670579931296221230,
      "uri" : "https://developer.arm.com/documentation/ka005432/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Accessing control to multiple regions on the chip using a single SDC-600 channel",
    "Uri" : "https://developer.arm.com/documentation/ka005432/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005432/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005432/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005432/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Using the SDC-600 for enabling a communication channel between the debugger and the certificate checker in the Arm-recommended debug authentication mechanism",
    "uri" : "https://developer.arm.com/documentation/ka005397/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005397/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005397/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005397/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Using the SDC-600 for enabling a communication channel between the debugger and the certificate checker in the Arm-recommended debug authentication mechanism ",
      "document_number" : "ka005397",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396189",
      "sysurihash" : "74uñDPjhFH0u8ðsB",
      "urihash" : "74uñDPjhFH0u8ðsB",
      "sysuri" : "https://developer.arm.com/documentation/ka005397/1-0/en",
      "systransactionid" : 1070319,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670579796000,
      "topparentid" : 5396189,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670579901000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670579928000,
      "permanentid" : "e4342e57145a4cb42b55a4ba035cf3420df93a4969e4df7368ff855ca5d3",
      "syslanguage" : [ "English" ],
      "itemid" : "639306bd826c281d4c73daf7",
      "transactionid" : 1070319,
      "title" : "Using the SDC-600 for enabling a communication channel between the debugger and the certificate checker in the Arm-recommended debug authentication mechanism ",
      "products" : [ "CoreSight SDC-600 Secure Debug Channel", "TM210", "TM210-GRP", "TM210-PRU", "TM210-TRM" ],
      "date" : 1670579928000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005397:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670579928225299911,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005397/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670579924879,
      "syssize" : 63,
      "sysdate" : 1670579928000,
      "haslayout" : "1",
      "topparent" : "5396189",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396189,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670579928000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005397/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005397/1-0/?lang=en",
      "modified" : 1670579901000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670579928225299911,
      "uri" : "https://developer.arm.com/documentation/ka005397/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Using the SDC-600 for enabling a communication channel between the debugger and the certificate checker in the Arm-recommended debug authentication mechanism",
    "Uri" : "https://developer.arm.com/documentation/ka005397/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005397/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005397/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005397/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "CoreSight SoC \"helloworld\" test fails due to an access to an unexpected address location when built using GCC",
    "uri" : "https://developer.arm.com/documentation/ka005269/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005269/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005269/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005269/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight SoC \"helloworld\" test fails due to an access to an unexpected address location when built using GCC ",
      "document_number" : "ka005269",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5377093",
      "sysurihash" : "D6a4Bcy1PxbCYXvL",
      "urihash" : "D6a4Bcy1PxbCYXvL",
      "sysuri" : "https://developer.arm.com/documentation/ka005269/1-0/en",
      "systransactionid" : 1023172,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1667832335000,
      "topparentid" : 5377093,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667832443000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec70d4e24a5e02d07b26b4|5eec70d5e24a5e02d07b26b8|5eec715ee24a5e02d07b26c6", "5fbba124cd74e712c4497249|5eec715ee24a5e02d07b26c6", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1667832533000,
      "permanentid" : "944401d3535ce67917bc043bdc1c29395fa9257d49ddee261ba09bb38462",
      "syslanguage" : [ "English" ],
      "itemid" : "63691a7b4e6cf12278ad8995",
      "transactionid" : 1023172,
      "title" : "CoreSight SoC \"helloworld\" test fails due to an access to an unexpected address location when built using GCC ",
      "products" : [ "CoreSight SoC-400", "CoreSight SoC-600", "FM000-KT-00008", "TM100", "TM100-GRP", "TM150", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZA980", "ZA981", "ZB725", "ZB726", "ZB811", "ZB812" ],
      "date" : 1667832532000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005269:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1667832532970117275,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005269/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1667832474658,
      "syssize" : 63,
      "sysdate" : 1667832532000,
      "haslayout" : "1",
      "topparent" : "5377093",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5377093,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Tools and Software|Open Source Software|GNU Toolchain", "Compilers|GNU Toolchain", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Tools and Software", "Tools and Software|Open Source Software", "Tools and Software|Open Source Software|GNU Toolchain", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1667832533000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005269/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005269/1-0/?lang=en",
      "modified" : 1667832443000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1667832532970117275,
      "uri" : "https://developer.arm.com/documentation/ka005269/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight SoC \"helloworld\" test fails due to an access to an unexpected address location when built using GCC",
    "Uri" : "https://developer.arm.com/documentation/ka005269/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005269/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005269/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005269/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Why do I need to program all entries in translation tables before enabling the MMU?",
    "uri" : "https://developer.arm.com/documentation/ka005212/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005212/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005212/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005212/1-0/en",
    "excerpt" : "Unused virtual address translation entries must be programmed with a Fault encoding. ... Why do I need to program all entries in translation tables before enabling the MMU? KBA",
    "firstSentences" : "Article ID: KA005212 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A510, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Why do I need to program all entries in translation tables before enabling the MMU? ",
      "document_number" : "ka005212",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5350835",
      "sysurihash" : "WcblðHMpJ1VvycAD",
      "urihash" : "WcblðHMpJ1VvycAD",
      "sysuri" : "https://developer.arm.com/documentation/ka005212/1-0/en",
      "systransactionid" : 977538,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1664459772000,
      "topparentid" : 5350835,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1664459876000,
      "sysconcepts" : "speculative accesses ; translation ; memory ; entries ; data returned ; cache properties ; Fault encoding ; branch prediction ; transactions ; instructions ; deliberately programmed ; sensitive slaves",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a" ],
      "concepts" : "speculative accesses ; translation ; memory ; entries ; data returned ; cache properties ; Fault encoding ; branch prediction ; transactions ; instructions ; deliberately programmed ; sensitive slaves",
      "documenttype" : "html",
      "sysindexeddate" : 1664459920000,
      "permanentid" : "4336bfea97fc87119e381353daf0fcb8bcfce02d580e5fdd1365ba63b742",
      "syslanguage" : [ "English" ],
      "itemid" : "6335a464da191e7fe057d161",
      "transactionid" : 977538,
      "title" : "Why do I need to program all entries in translation tables before enabling the MMU? ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT490", "AT497", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A15", "Cortex-A17", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A5", "Cortex-A510", "Cortex-A53", "Cortex-A55", "Cortex-A57", "Cortex-A65", "Cortex-A65AE", "Cortex-A7", "Cortex-A710", "Cortex-A72", "Cortex-A73", "Cortex-A75", "Cortex-A76", "Cortex-A76AE", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "Cortex-A78C", "Cortex-A8", "Cortex-A9", "DynamIQ Shared Unit", "DynamIQ Shared Unit 110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP048", "MP049", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP127", "MP127-PRU", "MP127-TRM", "MP135", "MP154", "MP155", "MP164", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "ZA076", "ZA077", "ZA640", "ZA644", "ZA645", "ZA664", "ZA665", "ZA666", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA802", "ZA803", "ZA804", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA951", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB115", "ZB116", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB148", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB305", "ZB322", "ZB330", "ZB360", "ZB361", "ZB362", "ZB363", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB509", "ZB517", "ZB518", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB891", "ZB892" ],
      "date" : 1664459920000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005212:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664459920457822021,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3273,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005212/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664459905075,
      "syssize" : 3273,
      "sysdate" : 1664459920000,
      "haslayout" : "1",
      "topparent" : "5350835",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5350835,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 227,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664459920000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005212/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005212/1-0/?lang=en",
      "modified" : 1664459876000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664459920457822021,
      "uri" : "https://developer.arm.com/documentation/ka005212/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why do I need to program all entries in translation tables before enabling the MMU?",
    "Uri" : "https://developer.arm.com/documentation/ka005212/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005212/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005212/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005212/1-0/en",
    "Excerpt" : "Unused virtual address translation entries must be programmed with a Fault encoding. ... Why do I need to program all entries in translation tables before enabling the MMU? KBA",
    "FirstSentences" : "Article ID: KA005212 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A510, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex- ..."
  }, {
    "title" : "Is Floating-point and Neon-SIMD support required for Cortex-A cores?",
    "uri" : "https://developer.arm.com/documentation/ka005463/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005463/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005463/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005463/1-0/en",
    "excerpt" : "The Arm Compiler Reference Guide also indicates the need for FPU functions: There are no software floating- ... Is Floating-point and Neon-SIMD support required for Cortex-A cores? KBA",
    "firstSentences" : "Article ID: KA005463 Applies To: Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A53, Cortex-A55, Cortex-A65, Cortex-A65AE, Cortex-A7 Confidentiality: Customer Non-confidential Question In most 'high- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Is Floating-point and Neon-SIMD support required for Cortex-A cores? ",
      "document_number" : "ka005463",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396279",
      "sysurihash" : "qcSJ9ozdxOvp2teV",
      "urihash" : "qcSJ9ozdxOvp2teV",
      "sysuri" : "https://developer.arm.com/documentation/ka005463/1-0/en",
      "systransactionid" : 1069258,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670533695000,
      "topparentid" : 5396279,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670533834000,
      "sysconcepts" : "Arm Architecture ; hardware ; SIMD functionality ; operating systems ; register set ; floating-point ; FPU ; software ecosystem ; environments ; applications ; performance memory ; AArch64 state",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
      "concepts" : "Arm Architecture ; hardware ; SIMD functionality ; operating systems ; register set ; floating-point ; FPU ; software ecosystem ; environments ; applications ; performance memory ; AArch64 state",
      "documenttype" : "html",
      "sysindexeddate" : 1670533859000,
      "permanentid" : "e07ca61b9614ea1a2f8ec489698091436bbcedd1ae7e7d9ba466adc5d1e0",
      "syslanguage" : [ "English" ],
      "itemid" : "639252ca826c281d4c73dace",
      "transactionid" : 1069258,
      "title" : "Is Floating-point and Neon-SIMD support required for Cortex-A cores? ",
      "products" : [ "AT560", "AT561", "AT562", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A53", "Cortex-A55", "Cortex-A65", "Cortex-A65AE", "Cortex-A7", "MP012", "MP020", "MP020-GRP", "MP021", "MP022", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP056", "MP056-GRP", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP070", "MP071", "MP072", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP093", "MP094", "MP099", "MP127", "MP127-PRU", "MP127-TRM", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB202", "ZB203", "ZB214", "ZB280", "ZB305", "ZB408", "ZB509", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB810", "ZB813", "ZB891" ],
      "date" : 1670533859000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005463:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670533859489466921,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3392,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005463/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670533846629,
      "syssize" : 3392,
      "sysdate" : 1670533859000,
      "haslayout" : "1",
      "topparent" : "5396279",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396279,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 226,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A7", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670533859000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005463/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005463/1-0/?lang=en",
      "modified" : 1670533834000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670533859489466921,
      "uri" : "https://developer.arm.com/documentation/ka005463/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is Floating-point and Neon-SIMD support required for Cortex-A cores?",
    "Uri" : "https://developer.arm.com/documentation/ka005463/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005463/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005463/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005463/1-0/en",
    "Excerpt" : "The Arm Compiler Reference Guide also indicates the need for FPU functions: There are no software floating- ... Is Floating-point and Neon-SIMD support required for Cortex-A cores? KBA",
    "FirstSentences" : "Article ID: KA005463 Applies To: Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A53, Cortex-A55, Cortex-A65, Cortex-A65AE, Cortex-A7 Confidentiality: Customer Non-confidential Question In most 'high- ..."
  }, {
    "title" : "What is the difference between all the CoreSight SoC-400 r3p2 releases? Which one do I use?",
    "uri" : "https://developer.arm.com/documentation/ka002096/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002096/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002096/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002096/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What is the difference between all the CoreSight SoC-400 r3p2 releases? Which one do I use? ",
      "document_number" : "ka002096",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396269",
      "sysurihash" : "GGAnhUWðOndkhdaN",
      "urihash" : "GGAnhUWðOndkhdaN",
      "sysuri" : "https://developer.arm.com/documentation/ka002096/1-0/en",
      "systransactionid" : 1069195,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670520231000,
      "topparentid" : 5396269,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670520246000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670520272000,
      "permanentid" : "cf41b46e4d3a77e0f0667eef14b92da9d4d877d019e5f9fd9cbbfd91b5d2",
      "syslanguage" : [ "English" ],
      "itemid" : "63921db62b0dd145f8031706",
      "transactionid" : 1069195,
      "title" : "What is the difference between all the CoreSight SoC-400 r3p2 releases? Which one do I use? ",
      "products" : [ "CoreSight SoC-400", "TM100", "TM100-GRP", "TM150", "ZA980", "ZA981", "ZB811", "ZB812" ],
      "date" : 1670520272000,
      "confidentiality" : "Confidential",
      "document_id" : "ka002096:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670520272906868315,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002096/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670520264796,
      "syssize" : 63,
      "sysdate" : 1670520272000,
      "haslayout" : "1",
      "topparent" : "5396269",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396269,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670520272000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002096/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002096/1-0/?lang=en",
      "modified" : 1670520246000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670520272906868315,
      "uri" : "https://developer.arm.com/documentation/ka002096/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the difference between all the CoreSight SoC-400 r3p2 releases? Which one do I use?",
    "Uri" : "https://developer.arm.com/documentation/ka002096/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002096/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002096/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002096/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Coresight ATB components may store trace data until a flush",
    "uri" : "https://developer.arm.com/documentation/ka005447/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005447/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005447/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005447/1-0/en",
    "excerpt" : "Article ID: KA005447 Applies To: CoreSight AHB Trace Macrocell, CoreSight Components, CoreSight DAP-Lite ... Channel, CoreSight STM-500, CoreSight SoC-400, CoreSight SoC-600, CoreSight TPIU-M, ...",
    "firstSentences" : "Article ID: KA005447 Applies To: CoreSight AHB Trace Macrocell, CoreSight Components, CoreSight DAP-Lite, CoreSight DAP-Lite2, CoreSight Debug and Trace, CoreSight Design Kit for Cortex-A9, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Coresight ATB components may store trace data until a flush ",
      "document_number" : "ka005447",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396255",
      "sysurihash" : "cAFMGuRc7Y1LlBvS",
      "urihash" : "cAFMGuRc7Y1LlBvS",
      "sysuri" : "https://developer.arm.com/documentation/ka005447/1-0/en",
      "systransactionid" : 1069168,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670516548000,
      "topparentid" : 5396255,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670516649000,
      "sysconcepts" : "architecture perspective ; flush ; trigger ; sink ; usually confusing ; scenario ; destination ; pressure",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10ccd74e712c4497240", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10d8e527a03a85ed249|5fbba10e8e527a03a85ed24a", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10d8e527a03a85ed249|5fbba10fcd74e712c4497241", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba112cd74e712c4497243", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
      "concepts" : "architecture perspective ; flush ; trigger ; sink ; usually confusing ; scenario ; destination ; pressure",
      "documenttype" : "html",
      "sysindexeddate" : 1670516685000,
      "permanentid" : "a4a6d56e55f7d2b59dc3bf90e77046dcadd961179f5b21c8c454b9ecb377",
      "syslanguage" : [ "English" ],
      "itemid" : "63920fa9826c281d4c73daac",
      "transactionid" : 1069168,
      "title" : "Coresight ATB components may store trace data until a flush ",
      "products" : [ "CoreSight AHB Trace Macrocell", "CoreSight DAP-Lite", "CoreSight DAP-Lite2", "CoreSight ELA-500", "CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight ETM-A5", "CoreSight ETM-M7", "CoreSight ETM-R4", "CoreSight ETM11", "CoreSight ETM9", "CoreSight PTM-A9", "CoreSight SDC-600 Secure Debug Channel", "CoreSight STM-500", "CoreSight SoC-400", "CoreSight SoC-600", "CoreSight TPIU-M", "System Trace Macrocell", "TM095", "TM096", "TM100", "TM100-GRP", "TM150", "TM200", "TM200-GRP", "TM201", "TM210", "TM210-GRP", "TM210-PRU", "TM210-TRM", "TM250", "TM250-PRU", "TM250-TRM", "TM300", "TM300-GRP", "TM310", "TM310-GRP", "TM310-PRU", "TM310-TRM", "TM840", "TM842", "TM850", "TM910", "TM917", "TM920", "TM930", "TM940", "TM950", "TM955", "TM961", "TM961-GRP", "TM962", "TM962-GRP", "TM963", "TM963-GRP", "TM975", "Trace Memory Controller", "ZA980", "ZA981", "ZB312", "ZB313", "ZB314", "ZB448", "ZB449", "ZB450", "ZB725", "ZB726", "ZB811", "ZB812" ],
      "date" : 1670516685000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005447:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670516685434346404,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1736,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005447/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670516679897,
      "syssize" : 1736,
      "sysdate" : 1670516685000,
      "haslayout" : "1",
      "topparent" : "5396255",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396255,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 134,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight AHB Trace Macrocell", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5", "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7", "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4", "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11", "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9", "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|CoreSight Design Kits|CoreSight Design Kit for Cortex-R4", "CoreSight Debug and Trace|CoreSight Components|CoreSight Design Kits|CoreSight Design Kit for Cortex-A9", "Architectures|CPU Architecture|Debug Visibility and Trace", "CoreSight Debug and Trace|CoreSight Components|CoreSight ESS-600 Example System", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures|System Architecture|AMBA", "System IP|AMBA", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670516685000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005447/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005447/1-0/?lang=en",
      "modified" : 1670516649000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670516685434346404,
      "uri" : "https://developer.arm.com/documentation/ka005447/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Coresight ATB components may store trace data until a flush",
    "Uri" : "https://developer.arm.com/documentation/ka005447/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005447/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005447/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005447/1-0/en",
    "Excerpt" : "Article ID: KA005447 Applies To: CoreSight AHB Trace Macrocell, CoreSight Components, CoreSight DAP-Lite ... Channel, CoreSight STM-500, CoreSight SoC-400, CoreSight SoC-600, CoreSight TPIU-M, ...",
    "FirstSentences" : "Article ID: KA005447 Applies To: CoreSight AHB Trace Macrocell, CoreSight Components, CoreSight DAP-Lite, CoreSight DAP-Lite2, CoreSight Debug and Trace, CoreSight Design Kit for Cortex-A9, ..."
  }, {
    "title" : "How do I locate the waveform window for power test of Odin GPU",
    "uri" : "https://developer.arm.com/documentation/ka002149/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002149/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002149/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002149/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I locate the waveform window for power test of Odin GPU ",
      "document_number" : "ka002149",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396175",
      "sysurihash" : "DYqM0Ydi3pIRbibm",
      "urihash" : "DYqM0Ydi3pIRbibm",
      "sysuri" : "https://developer.arm.com/documentation/ka002149/1-0/en",
      "systransactionid" : 1068275,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670483160000,
      "topparentid" : 5396175,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670483302000,
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7241e24a5e02d07b2711|5eec7242e24a5e02d07b2716", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba131cd74e712c449724e", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba132cd74e712c4497250", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1338e527a03a85ed25a", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751ce24a5e02d07b27af", "5fa5809d8e527a03a85ed1f7|5eec751ce24a5e02d07b27af", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ee", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba1458e527a03a85ed25f", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f8ff237e4e09d0d3cd23", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f8ff237e4e09d0d3cd23", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba137cd74e712c4497254", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba144cd74e712c4497255", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba134cd74e712c4497252", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1358e527a03a85ed25c", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3087d1ce214ec8dc9b9" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670483361000,
      "permanentid" : "e38ea8dba9afd6c478dbda1ccd7ebd1899da7c4939daa27bf05aeb1a3ea9",
      "syslanguage" : [ "English" ],
      "itemid" : "63918d66826c281d4c73da0d",
      "transactionid" : 1068275,
      "title" : "How do I locate the waveform window for power test of Odin GPU ",
      "products" : [ "BX301A01B", "BX304L01B", "BX304X07X", "BX8110032", "BX9090032", "BX90900MT", "BX909IMIM", "BX909IMMT", "BX9100006", "BX91000MT", "BX910IMIM", "BX910IMMT", "BX9110032", "BX91100MT", "BX911IMIM", "BX911IMMT", "BX9120020", "BX912IMIM", "BX9130004", "BX913IMIM", "BX9140002", "Bifrost Android OpenGL ES", "Bifrost Linux OpenGL ES", "GX570", "GX9040504", "GX9040508", "Mali-450 GPU", "Mali-470 GPU", "Mali-G31 GPU", "Mali-G310", "Mali-G310 GPU", "Mali-G51 GPU", "Mali-G510", "Mali-G510 GPU", "Mali-G52 GPU", "Mali-G57 GPU", "Mali-G68 GPU", "Mali-G71 GPU", "Mali-G710", "Mali-G710 GPU", "Mali-G72 GPU", "Mali-G76 GPU", "Mali-G77 GPU", "Mali-G78 GPU", "Mali-G78AE GPU", "TX004X07X", "TX9070208", "TX9070616", "TX9080616", "TX9082304", "VX501X08X-PRU", "VX504X08X-TRM-SUP", "VX9150020", "VX915IMIM", "VX915IMIM-PRU", "VX915IMIM-TRM", "VX915X501", "VX915X501-PRU", "VX915X501-TRM", "VX915X504", "VX915X504-PRU", "VX915X504-TRM", "VX915X599", "VX915X599-PRU", "VX915X599-TRM", "VX9160004", "VX91600MT", "VX916IMIM", "VX9180020", "VX9190001", "VX9200006", "ZB337", "ZB338", "ZB343", "ZB344", "ZB345", "ZB346", "ZB399", "ZB521", "ZB607", "ZB610", "ZB610-GRP", "ZB796-GRP", "ZB933-GRP", "ZB936-GRP", "ZB937-GRP", "ZB940-GRP" ],
      "date" : 1670483361000,
      "confidentiality" : "Confidential",
      "document_id" : "ka002149:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670483361718911912,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002149/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670483337219,
      "syssize" : 63,
      "sysdate" : 1670483361000,
      "haslayout" : "1",
      "topparent" : "5396175",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396175,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Android", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Bifrost", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Architectures|Media Architectures|Transaction Elimination", "Visual|Transaction Elimination", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-400 CPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Midgard", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T870 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Android", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Graphics Development Tools", "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Transaction Elimination" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670483361000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002149/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002149/1-0/?lang=en",
      "modified" : 1670483302000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670483361718911912,
      "uri" : "https://developer.arm.com/documentation/ka002149/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I locate the waveform window for power test of Odin GPU",
    "Uri" : "https://developer.arm.com/documentation/ka002149/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002149/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002149/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002149/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Dhrystone tests are provided with A53 download bundle. How to carry out dynamic power analysis? And how does the compiler option affect dhrystone tests?",
    "uri" : "https://developer.arm.com/documentation/ka005213/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005213/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005213/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005213/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Dhrystone tests are provided with A53 download bundle. How to carry out dynamic power analysis? And how does the compiler option affect dhrystone tests? ",
      "document_number" : "ka005213",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5353062",
      "sysurihash" : "M8LlS73YoiM7Yx70",
      "urihash" : "M8LlS73YoiM7Yx70",
      "sysuri" : "https://developer.arm.com/documentation/ka005213/1-0/en",
      "systransactionid" : 980306,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1664804755000,
      "topparentid" : 5353062,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1664804789000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1664804864000,
      "permanentid" : "98ee02afa43808c7865f1b5bc95830d8f2ad865aff5be4e59958ef7cbbda",
      "syslanguage" : [ "English" ],
      "itemid" : "633ae7b54c59b30b51771137",
      "transactionid" : 980306,
      "title" : "Dhrystone tests are provided with A53 download bundle. How to carry out dynamic power analysis? And how does the compiler option affect dhrystone tests? ",
      "products" : [ "Cortex-A53", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP056", "MP056-GRP", "MP127", "MP127-PRU", "MP127-TRM", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB202", "ZB203", "ZB305", "ZB509" ],
      "date" : 1664804864000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005213:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664804864500850607,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005213/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664804826905,
      "syssize" : 63,
      "sysdate" : 1664804864000,
      "haslayout" : "1",
      "topparent" : "5353062",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5353062,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664804864000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005213/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005213/1-0/?lang=en",
      "modified" : 1664804789000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664804864500850607,
      "uri" : "https://developer.arm.com/documentation/ka005213/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Dhrystone tests are provided with A53 download bundle. How to carry out dynamic power analysis? And how does the compiler option affect dhrystone tests?",
    "Uri" : "https://developer.arm.com/documentation/ka005213/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005213/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005213/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005213/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How do I use the CXDT component in a gate level simulation with back-annotated SDF timing?",
    "uri" : "https://developer.arm.com/documentation/ka005244/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005244/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005244/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005244/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I use the CXDT component in a gate level simulation with back-annotated SDF timing? ",
      "document_number" : "ka005244",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5369669",
      "sysurihash" : "FZiH73ðc6Jg4ñ7hS",
      "urihash" : "FZiH73ðc6Jg4ñ7hS",
      "sysuri" : "https://developer.arm.com/documentation/ka005244/1-0/en",
      "systransactionid" : 994123,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1666012508000,
      "topparentid" : 5369669,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666012657000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1666012748000,
      "permanentid" : "2fa74d6813e0b40df6e977df4011148759900348292ab7e6c3d7002acb25",
      "syslanguage" : [ "English" ],
      "itemid" : "634d55f14c59b30b517739ef",
      "transactionid" : 994123,
      "title" : "How do I use the CXDT component in a gate level simulation with back-annotated SDF timing? ",
      "products" : [ "CoreSight SoC-400", "TM100", "TM100-GRP", "TM150", "ZA980", "ZA981", "ZB811", "ZB812" ],
      "date" : 1666012748000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005244:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666012748305817517,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005244/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666012708835,
      "syssize" : 63,
      "sysdate" : 1666012748000,
      "haslayout" : "1",
      "topparent" : "5369669",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5369669,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666012748000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005244/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005244/1-0/?lang=en",
      "modified" : 1666012657000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666012748305817517,
      "uri" : "https://developer.arm.com/documentation/ka005244/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I use the CXDT component in a gate level simulation with back-annotated SDF timing?",
    "Uri" : "https://developer.arm.com/documentation/ka005244/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005244/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005244/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005244/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "CPU deliverables and di/dt test evolution",
    "uri" : "https://developer.arm.com/documentation/ka005214/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005214/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005214/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005214/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CPU deliverables and di/dt test evolution ",
      "document_number" : "ka005214",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396292",
      "sysurihash" : "FqCcaXgGb2hUFTIt",
      "urihash" : "FqCcaXgGb2hUFTIt",
      "sysuri" : "https://developer.arm.com/documentation/ka005214/1-0/en",
      "systransactionid" : 1070158,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670575373000,
      "topparentid" : 5396292,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670575454000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670575469000,
      "permanentid" : "ca53bec448901dd3fc7c2a454694b87fc46e5cb5e45bfcc4bdd226842be4",
      "syslanguage" : [ "English" ],
      "itemid" : "6392f55e2b0dd145f8031777",
      "transactionid" : 1070158,
      "title" : "CPU deliverables and di/dt test evolution ",
      "products" : [ "AD001", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A510", "Cortex-A55", "Cortex-A65", "Cortex-A710", "Cortex-A75", "Cortex-A76", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "Cortex-A78C", "Cortex-X1", "Cortex-X1C", "Cortex-X2", "Cortex-X3", "FM069", "FM070", "FR173", "FR174", "KLMKT-QS-00044", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP052", "MP053", "MP058", "MP058-SAC-S+M", "MP059", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP076", "MP077", "MP077-PRU", "MP077-TRM", "MP078", "MP078-PRU", "MP078-TRM", "MP079", "MP080", "MP081", "MP089", "MP093", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP111", "MP117", "MP121", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP128", "MP136", "MP137", "MP141", "MP154", "MP155", "MP164", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Neoverse E1", "Neoverse N1", "Neoverse N2", "Neoverse V1", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "ZB402", "ZB403", "ZB405", "ZB406", "ZB577", "ZB578", "ZB579", "ZB580", "ZB692", "ZB693", "ZB695", "ZB696", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB813", "ZB814", "ZB891", "ZB892" ],
      "date" : 1670575469000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005214:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670575469089286821,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005214/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670575464134,
      "syssize" : 63,
      "sysdate" : 1670575469000,
      "haslayout" : "1",
      "topparent" : "5396292",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396292,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1", "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C", "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2", "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1", "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1", "IP Products|Processors|Cortex-X|Cortex-X2", "IP Products|Processors|Cortex-X|Cortex-X1C", "IP Products|Processors|Cortex-X|Cortex-X3", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670575469000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005214/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005214/1-0/?lang=en",
      "modified" : 1670575454000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670575469089286821,
      "uri" : "https://developer.arm.com/documentation/ka005214/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "CPU deliverables and di/dt test evolution",
    "Uri" : "https://developer.arm.com/documentation/ka005214/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005214/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005214/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005214/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How to integrate multiple Cortex-M processors with SoC-600/600M",
    "uri" : "https://developer.arm.com/documentation/ka005420/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005420/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005420/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005420/1-0/en",
    "excerpt" : "Article ID: KA005420 Applies To: CoreSight SoC-600, Cortex-M, Cortex-M0, Cortex-M0+, Cortex-M1, Cortex- ... Answer We need to consider this task from three paths' point of view at least: The ...",
    "firstSentences" : "Article ID: KA005420 Applies To: CoreSight SoC-600, Cortex-M, Cortex-M0, Cortex-M0+, Cortex-M1, Cortex-M23, Cortex-M3, Cortex-M33, Cortex-M35P, Cortex-M4, Cortex-M55, Cortex-M7, Cortex-M85 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How to integrate multiple Cortex-M processors with SoC-600/600M ",
      "document_number" : "ka005420",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396291",
      "sysurihash" : "ZEmgTwvOYIYAdgxn",
      "urihash" : "ZEmgTwvOYIYAdgxn",
      "sysuri" : "https://developer.arm.com/documentation/ka005420/1-0/en",
      "systransactionid" : 1070151,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670575208000,
      "topparentid" : 5396291,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670575288000,
      "sysconcepts" : "CTI channel ; Cortex ; ATB trace ; Cortex-M processors ; SoC ; integration ; M0 ; M4 ; infrastructure components ; customers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c5", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c5|5eec6e98e24a5e02d07b25c8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "concepts" : "CTI channel ; Cortex ; ATB trace ; Cortex-M processors ; SoC ; integration ; M0 ; M4 ; infrastructure components ; customers",
      "documenttype" : "html",
      "sysindexeddate" : 1670575312000,
      "permanentid" : "e392135a37f45fc54456f42631cd5a4feb48de13f3d7cbb5203571778732",
      "syslanguage" : [ "English" ],
      "itemid" : "6392f4b82b0dd145f8031772",
      "transactionid" : 1070151,
      "title" : "How to integrate multiple Cortex-M processors with SoC-600/600M ",
      "products" : [ "AS134", "AT420", "AT421", "AT422", "AT423", "AT424", "AT425", "AT425-GRP", "AT426", "AT427", "AT427-GRP", "AT428", "AT428-PRU", "AT428-TRM", "AT470", "AT470-PRU", "AT471", "AT472", "AT475", "AT510-GRP", "AT511", "AT512", "AT513", "AT514", "AT520", "AT521", "AT521-GRP", "AT522", "AT527", "AT527-GRP", "AT528", "AT528-PRU", "AT528-TRM", "AT590", "AT590-GRP", "AT597", "AT597-GRP", "AT598", "AT598-PRU", "AT598-TRM", "AT610", "AT611", "AT611-GRP", "AT617", "AT617-GRP", "AT621", "AT621-GRP", "AT623", "AT624", "AT624-GRP", "AT625", "AT625-GRP", "AT626", "AT626-GRP", "AT627", "AT628", "AT629", "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "AT638", "AT639", "AT640", "CoreSight SoC-600", "Cortex-M0", "Cortex-M0+", "Cortex-M1", "Cortex-M23", "Cortex-M3", "Cortex-M33", "Cortex-M4", "Cortex-M55", "Cortex-M7", "Cortex-M85", "FA110", "MP098", "PL460", "PL460-PRU", "PL460-TRM", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "TM891", "TM892", "TM932", "TM976", "ZA065", "ZA557", "ZA641", "ZA647", "ZA699", "ZA818", "ZA839", "ZA840", "ZA841", "ZA842", "ZA845", "ZA846", "ZA896", "ZA929", "ZA930", "ZA933", "ZB104", "ZB107", "ZB108", "ZB109", "ZB132", "ZB146", "ZB147", "ZB156", "ZB157", "ZB158", "ZB159", "ZB182", "ZB183", "ZB184", "ZB185", "ZB186", "ZB187", "ZB211", "ZB292", "ZB358", "ZB359", "ZB365", "ZB503", "ZB510", "ZB511", "ZB512", "ZB516", "ZB522", "ZB524", "ZB525", "ZB527", "ZB528", "ZB530", "ZB534", "ZB535", "ZB536", "ZB540", "ZB541", "ZB542", "ZB543", "ZB544", "ZB545", "ZB725", "ZB726", "ZB787", "ZB835", "ZB876", "ZB877", "ZB878", "ZB897", "ZB898", "ZB900", "ZB901", "ZB903", "ZB904", "ZB905", "ZB906" ],
      "date" : 1670575312000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005420:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670575312236333170,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1421,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005420/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670575306395,
      "syssize" : 1421,
      "sysdate" : 1670575312000,
      "haslayout" : "1",
      "topparent" : "5396291",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396291,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 106,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|DesignStart|FPGA", "IP Products|DesignStart|FPGA|FPGA Xilinx", "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1", "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0", "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M7", "Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M35P", "Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|Processors|Cortex-M|Cortex-M1", "IP Products|Processors|Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M0", "IP Products|Processors|Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-M|Cortex-M85", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|DesignStart|FPGA", "IP Products|DesignStart|FPGA|FPGA Xilinx", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670575312000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005420/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005420/1-0/?lang=en",
      "modified" : 1670575288000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670575312236333170,
      "uri" : "https://developer.arm.com/documentation/ka005420/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to integrate multiple Cortex-M processors with SoC-600/600M",
    "Uri" : "https://developer.arm.com/documentation/ka005420/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005420/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005420/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005420/1-0/en",
    "Excerpt" : "Article ID: KA005420 Applies To: CoreSight SoC-600, Cortex-M, Cortex-M0, Cortex-M0+, Cortex-M1, Cortex- ... Answer We need to consider this task from three paths' point of view at least: The ...",
    "FirstSentences" : "Article ID: KA005420 Applies To: CoreSight SoC-600, Cortex-M, Cortex-M0, Cortex-M0+, Cortex-M1, Cortex-M23, Cortex-M3, Cortex-M33, Cortex-M35P, Cortex-M4, Cortex-M55, Cortex-M7, Cortex-M85 ..."
  }, {
    "title" : "Which ELA product is used inside an Armv8-A DSU based processor?",
    "uri" : "https://developer.arm.com/documentation/ka005487/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005487/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005487/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005487/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Which ELA product is used inside an Armv8-A DSU based processor? ",
      "document_number" : "ka005487",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5397307",
      "sysurihash" : "JðQ0wt5TPzF8tZuU",
      "urihash" : "JðQ0wt5TPzF8tZuU",
      "sysuri" : "https://developer.arm.com/documentation/ka005487/1-0/en",
      "systransactionid" : 1071124,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670610625000,
      "topparentid" : 5397307,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670610674000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670610698000,
      "permanentid" : "6c3e0e85401719977c9bef897b7528a9ebd2ee152ad00ee315af7978c438",
      "syslanguage" : [ "English" ],
      "itemid" : "63937ef23f28e54564347d66",
      "transactionid" : 1071124,
      "title" : "Which ELA product is used inside an Armv8-A DSU based processor? ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A55", "Cortex-A65", "Cortex-A75", "Cortex-A76", "Cortex-A77", "Cortex-A78", "Cortex-A78C", "Cortex-X1", "Cortex-X1C", "DynamIQ Shared Unit", "FM069", "FM070", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "KLMKT-QS-00044", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP052", "MP053", "MP058", "MP058-SAC-S+M", "MP059", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP076", "MP077", "MP077-PRU", "MP077-TRM", "MP078", "MP078-PRU", "MP078-TRM", "MP079", "MP080", "MP081", "MP089", "MP090", "MP091", "MP093", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP135", "MP136", "MP137", "MP154", "MP155", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Neoverse E1", "Neoverse N1", "Neoverse V1", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "ZB402", "ZB403", "ZB405", "ZB406", "ZB577", "ZB578", "ZB579", "ZB580", "ZB692", "ZB693", "ZB695", "ZB696", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB813", "ZB814", "ZB891", "ZB892" ],
      "date" : 1670610698000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005487:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670610698369906856,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005487/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670610680468,
      "syssize" : 63,
      "sysdate" : 1670610698000,
      "haslayout" : "1",
      "topparent" : "5397307",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5397307,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1", "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1", "IP Products|Processors|Cortex-X|Cortex-X1C", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670610698000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005487/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005487/1-0/?lang=en",
      "modified" : 1670610674000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670610698369906856,
      "uri" : "https://developer.arm.com/documentation/ka005487/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Which ELA product is used inside an Armv8-A DSU based processor?",
    "Uri" : "https://developer.arm.com/documentation/ka005487/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005487/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005487/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005487/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Which scenario is SWO suitable?",
    "uri" : "https://developer.arm.com/documentation/ka005427/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005427/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005427/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005427/1-0/en",
    "excerpt" : "Article ID: KA005427 Applies To: CoreSight AHB Trace Macrocell, CoreSight Components, CoreSight ... Channel, CoreSight STM-500, CoreSight SoC-400, CoreSight SoC-600, CoreSight TPIU-M, ... KBA",
    "firstSentences" : "Article ID: KA005427 Applies To: CoreSight AHB Trace Macrocell, CoreSight Components, CoreSight DAP-Lite, CoreSight DAP-Lite2, CoreSight Debug and Trace, CoreSight Design Kit for Cortex-A9, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Which scenario is SWO suitable? ",
      "document_number" : "ka005427",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396290",
      "sysurihash" : "pCO9GxrQ1u3uTT9t",
      "urihash" : "pCO9GxrQ1u3uTT9t",
      "sysuri" : "https://developer.arm.com/documentation/ka005427/1-0/en",
      "systransactionid" : 1070135,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670574836000,
      "topparentid" : 5396290,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670574883000,
      "sysconcepts" : "processor bundles ; trace data ; SoC ; TPIU ; SWO ; means ; CoreSight components ; Serial Wire ; non-useful",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10ccd74e712c4497240", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10d8e527a03a85ed249|5fbba10e8e527a03a85ed24a", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10d8e527a03a85ed249|5fbba10fcd74e712c4497241", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba112cd74e712c4497243", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
      "concepts" : "processor bundles ; trace data ; SoC ; TPIU ; SWO ; means ; CoreSight components ; Serial Wire ; non-useful",
      "documenttype" : "html",
      "sysindexeddate" : 1670574921000,
      "permanentid" : "8530bcb63b1aac767ca8a9c69118f8883b18e01bdd2dc605f90bae221758",
      "syslanguage" : [ "English" ],
      "itemid" : "6392f3232b0dd145f803176b",
      "transactionid" : 1070135,
      "title" : "Which scenario is SWO suitable? ",
      "products" : [ "CoreSight AHB Trace Macrocell", "CoreSight DAP-Lite", "CoreSight DAP-Lite2", "CoreSight ELA-500", "CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight ETM-A5", "CoreSight ETM-M7", "CoreSight ETM-R4", "CoreSight ETM11", "CoreSight ETM9", "CoreSight PTM-A9", "CoreSight SDC-600 Secure Debug Channel", "CoreSight STM-500", "CoreSight SoC-400", "CoreSight SoC-600", "CoreSight TPIU-M", "System Trace Macrocell", "TM095", "TM096", "TM100", "TM100-GRP", "TM150", "TM200", "TM200-GRP", "TM201", "TM210", "TM210-GRP", "TM210-PRU", "TM210-TRM", "TM250", "TM250-PRU", "TM250-TRM", "TM300", "TM300-GRP", "TM310", "TM310-GRP", "TM310-PRU", "TM310-TRM", "TM840", "TM842", "TM850", "TM910", "TM917", "TM920", "TM930", "TM940", "TM950", "TM955", "TM961", "TM961-GRP", "TM962", "TM962-GRP", "TM963", "TM963-GRP", "TM975", "Trace Memory Controller", "ZA980", "ZA981", "ZB312", "ZB313", "ZB314", "ZB448", "ZB449", "ZB450", "ZB725", "ZB726", "ZB811", "ZB812" ],
      "date" : 1670574921000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005427:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670574921612718649,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1521,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005427/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670574912237,
      "syssize" : 1521,
      "sysdate" : 1670574921000,
      "haslayout" : "1",
      "topparent" : "5396290",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396290,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 123,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight AHB Trace Macrocell", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5", "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7", "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4", "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11", "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9", "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|CoreSight Design Kits|CoreSight Design Kit for Cortex-R4", "CoreSight Debug and Trace|CoreSight Components|CoreSight Design Kits|CoreSight Design Kit for Cortex-A9", "Architectures|CPU Architecture|Debug Visibility and Trace", "CoreSight Debug and Trace|CoreSight Components|CoreSight ESS-600 Example System", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures|System Architecture|AMBA", "System IP|AMBA", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670574921000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005427/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005427/1-0/?lang=en",
      "modified" : 1670574883000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670574921612718649,
      "uri" : "https://developer.arm.com/documentation/ka005427/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Which scenario is SWO suitable?",
    "Uri" : "https://developer.arm.com/documentation/ka005427/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005427/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005427/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005427/1-0/en",
    "Excerpt" : "Article ID: KA005427 Applies To: CoreSight AHB Trace Macrocell, CoreSight Components, CoreSight ... Channel, CoreSight STM-500, CoreSight SoC-400, CoreSight SoC-600, CoreSight TPIU-M, ... KBA",
    "FirstSentences" : "Article ID: KA005427 Applies To: CoreSight AHB Trace Macrocell, CoreSight Components, CoreSight DAP-Lite, CoreSight DAP-Lite2, CoreSight Debug and Trace, CoreSight Design Kit for Cortex-A9, ..."
  }, {
    "title" : "Connecting PADDRDBG31 when integrating a SoC-400 based subsystem into a SoC-600 system",
    "uri" : "https://developer.arm.com/documentation/ka005462/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005462/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005462/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005462/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Connecting PADDRDBG31 when integrating a SoC-400 based subsystem into a SoC-600 system ",
      "document_number" : "ka005462",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5396289",
      "sysurihash" : "nd2b8fSOfhgDJveR",
      "urihash" : "nd2b8fSOfhgDJveR",
      "sysuri" : "https://developer.arm.com/documentation/ka005462/1-0/en",
      "systransactionid" : 1070117,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1670574112000,
      "topparentid" : 5396289,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670574198000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670574221000,
      "permanentid" : "29de09f5704ac07c5b1d9ff44f41e0008bb0b15288affd75f2366c0767f3",
      "syslanguage" : [ "English" ],
      "itemid" : "6392f0762b0dd145f8031762",
      "transactionid" : 1070117,
      "title" : "Connecting PADDRDBG31 when integrating a SoC-400 based subsystem into a SoC-600 system ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1670574221000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005462:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670574221035152060,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005462/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670574213403,
      "syssize" : 63,
      "sysdate" : 1670574221000,
      "haslayout" : "1",
      "topparent" : "5396289",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5396289,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670574221000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005462/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005462/1-0/?lang=en",
      "modified" : 1670574198000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670574221035152060,
      "uri" : "https://developer.arm.com/documentation/ka005462/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Connecting PADDRDBG31 when integrating a SoC-400 based subsystem into a SoC-600 system",
    "Uri" : "https://developer.arm.com/documentation/ka005462/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005462/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005462/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005462/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What is the difference between OS Lock (OSLK) and OS Double Lock (DLK)?",
    "uri" : "https://developer.arm.com/documentation/ka005478/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005478/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005478/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005478/1-0/en",
    "excerpt" : "Article ID: KA005478 Applies To: Armv7-A, Armv7-R, Armv8-A, Armv8-R, Armv9-A Confidentiality: Customer Non-confidential OS Lock ... This enables a feature called Debug over Powerdown. ... KBA",
    "firstSentences" : "Article ID: KA005478 Applies To: Armv7-A, Armv7-R, Armv8-A, Armv8-R, Armv9-A Confidentiality: Customer Non-confidential OS Lock prevents external debugger modification of certain core domain debug ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What is the difference between OS Lock (OSLK) and OS Double Lock (DLK)? ",
      "document_number" : "ka005478",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5397139",
      "sysurihash" : "NdIñWjCXoxgwq9qe",
      "urihash" : "NdIñWjCXoxgwq9qe",
      "sysuri" : "https://developer.arm.com/documentation/ka005478/1-0/en",
      "systransactionid" : 1071096,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1670606597000,
      "topparentid" : 5397139,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1670606668000,
      "sysconcepts" : "on-chip software ; external debugger ; locks ; interference ; accesses ; core powerdown ; registers ; features ; Architecture Reference ; previously saved",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fad44a0cd74e712c44971f6", "5fbba155cd74e712c4497258|5fad44a0cd74e712c44971f6", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "concepts" : "on-chip software ; external debugger ; locks ; interference ; accesses ; core powerdown ; registers ; features ; Architecture Reference ; previously saved",
      "documenttype" : "html",
      "sysindexeddate" : 1670606680000,
      "permanentid" : "5cba2cd5d940d8625bbf1b059dc88d4059607aaea1a76ee9675431079d80",
      "syslanguage" : [ "English" ],
      "itemid" : "63936f4c3f28e54564347d0b",
      "transactionid" : 1071096,
      "title" : "What is the difference between OS Lock (OSLK) and OS Double Lock (DLK)? ",
      "products" : [ "Armv7-A", "Armv7-R", "Armv8-A", "Armv8-R", "Armv9-A" ],
      "date" : 1670606680000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005478:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670606680093294071,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1730,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005478/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670606673780,
      "syssize" : 1730,
      "sysdate" : 1670606680000,
      "haslayout" : "1",
      "topparent" : "5397139",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5397139,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 131,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Processor Architectures|Armv7-R", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv7-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670606680000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005478/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005478/1-0/?lang=en",
      "modified" : 1670606668000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670606680093294071,
      "uri" : "https://developer.arm.com/documentation/ka005478/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the difference between OS Lock (OSLK) and OS Double Lock (DLK)?",
    "Uri" : "https://developer.arm.com/documentation/ka005478/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005478/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005478/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005478/1-0/en",
    "Excerpt" : "Article ID: KA005478 Applies To: Armv7-A, Armv7-R, Armv8-A, Armv8-R, Armv9-A Confidentiality: Customer Non-confidential OS Lock ... This enables a feature called Debug over Powerdown. ... KBA",
    "FirstSentences" : "Article ID: KA005478 Applies To: Armv7-A, Armv7-R, Armv8-A, Armv8-R, Armv9-A Confidentiality: Customer Non-confidential OS Lock prevents external debugger modification of certain core domain debug ..."
  }, {
    "title" : "Program flow",
    "uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Program-flow",
    "printableUri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Program-flow",
    "clickUri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Program-flow?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Program-flow",
    "excerpt" : "Program flow As with many other programming languages, Arm assembly language executes instructions one ... The examples in this guide change program flow using branch instructions, which jump ...",
    "firstSentences" : "Program flow As with many other programming languages, Arm assembly language executes instructions one at a time, in order, until told to do something different. The examples in this guide change ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 850,
    "percentScore" : 65.60333,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Getting Started with Arm Assembly Language",
      "uri" : "https://developer.arm.com/documentation/107829/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/107829/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Getting Started with Arm Assembly Language Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 December 2022 Non-Confidential Initial release This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Getting Started with Arm Assembly Language ",
        "document_number" : "107829",
        "document_version" : "0100",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5422502",
        "sysurihash" : "6IQ4rLGJqmjðobkL",
        "urihash" : "6IQ4rLGJqmjðobkL",
        "sysuri" : "https://developer.arm.com/documentation/107829/0100/en",
        "systransactionid" : 1087814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671580800000,
        "topparentid" : 5422502,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671636307000,
        "sysconcepts" : "documentation ; arm ; languages ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "concepts" : "documentation ; arm ; languages ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1671636326000,
        "permanentid" : "3309cf78f60c2939dcd49dc380fdaf592432087ad945696d7175db0a88a4",
        "syslanguage" : [ "English" ],
        "itemid" : "63a325531d698c4dc521ddae",
        "transactionid" : 1087814,
        "title" : "Getting Started with Arm Assembly Language ",
        "products" : [ "A64" ],
        "date" : 1671636326000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Arm Assembly Language" ],
        "document_id" : "107829:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671636326268287798,
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "size" : 4352,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671636317157,
        "syssize" : 4352,
        "sysdate" : 1671636326000,
        "haslayout" : "1",
        "topparent" : "5422502",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5422502,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This guide provides a basic introduction to low-level assembly language programming, using Arms A64 language.",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671636326000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107829/0100/?lang=en",
        "modified" : 1671636307000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671636326268287798,
        "uri" : "https://developer.arm.com/documentation/107829/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Getting Started with Arm Assembly Language",
      "Uri" : "https://developer.arm.com/documentation/107829/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107829/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Getting Started with Arm Assembly Language Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 December 2022 Non-Confidential Initial release This document is protected by ..."
    },
    "childResults" : [ {
      "title" : "Arithmetic operations",
      "uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Arithmetic-operations",
      "printableUri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Arithmetic-operations",
      "clickUri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Arithmetic-operations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Arithmetic-operations",
      "excerpt" : "Arithmetic operations Arm A64 assembly provides many different instructions that perform arithmetic ... The format of each individual instruction dictates how many operands the instruction ...",
      "firstSentences" : "Arithmetic operations Arm A64 assembly provides many different instructions that perform arithmetic operations. The format of each individual instruction dictates how many operands the instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 850,
      "percentScore" : 65.60333,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Getting Started with Arm Assembly Language",
        "uri" : "https://developer.arm.com/documentation/107829/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/107829/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Getting Started with Arm Assembly Language Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 December 2022 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Getting Started with Arm Assembly Language ",
          "document_number" : "107829",
          "document_version" : "0100",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5422502",
          "sysurihash" : "6IQ4rLGJqmjðobkL",
          "urihash" : "6IQ4rLGJqmjðobkL",
          "sysuri" : "https://developer.arm.com/documentation/107829/0100/en",
          "systransactionid" : 1087814,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1671580800000,
          "topparentid" : 5422502,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1671636307000,
          "sysconcepts" : "documentation ; arm ; languages ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "concepts" : "documentation ; arm ; languages ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1671636326000,
          "permanentid" : "3309cf78f60c2939dcd49dc380fdaf592432087ad945696d7175db0a88a4",
          "syslanguage" : [ "English" ],
          "itemid" : "63a325531d698c4dc521ddae",
          "transactionid" : 1087814,
          "title" : "Getting Started with Arm Assembly Language ",
          "products" : [ "A64" ],
          "date" : 1671636326000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Arm Assembly Language" ],
          "document_id" : "107829:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1671636326268287798,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 4352,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671636317157,
          "syssize" : 4352,
          "sysdate" : 1671636326000,
          "haslayout" : "1",
          "topparent" : "5422502",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5422502,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This guide provides a basic introduction to low-level assembly language programming, using Arms A64 language.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671636326000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/107829/0100/?lang=en",
          "modified" : 1671636307000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1671636326268287798,
          "uri" : "https://developer.arm.com/documentation/107829/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Getting Started with Arm Assembly Language",
        "Uri" : "https://developer.arm.com/documentation/107829/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/107829/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Getting Started with Arm Assembly Language Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 December 2022 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arithmetic operations ",
        "document_number" : "107829",
        "document_version" : "0100",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5422502",
        "sysurihash" : "4RMhUCizAS1woRoF",
        "urihash" : "4RMhUCizAS1woRoF",
        "sysuri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Arithmetic-operations",
        "systransactionid" : 1087814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671580800000,
        "topparentid" : 5422502,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671636307000,
        "sysconcepts" : "instructions ; arithmetic operations ; x0 ; operands ; destination ; x1 ; Arm A64 ; register2",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5422502,
        "parentitem" : "63a325531d698c4dc521ddae",
        "concepts" : "instructions ; arithmetic operations ; x0 ; operands ; destination ; x1 ; Arm A64 ; register2",
        "documenttype" : "html",
        "isattachment" : "5422502",
        "sysindexeddate" : 1671636327000,
        "permanentid" : "29c55450eaf19b5fdd4003f1e6c0aaa5085e063576b7974b42cf5b160604",
        "syslanguage" : [ "English" ],
        "itemid" : "63a325531d698c4dc521ddb8",
        "transactionid" : 1087814,
        "title" : "Arithmetic operations ",
        "products" : [ "A64" ],
        "date" : 1671636327000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Arm Assembly Language" ],
        "document_id" : "107829:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671636327217891568,
        "sysisattachment" : "5422502",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5422502,
        "size" : 799,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Arithmetic-operations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671636317157,
        "syssize" : 799,
        "sysdate" : 1671636327000,
        "haslayout" : "1",
        "topparent" : "5422502",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5422502,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This guide provides a basic introduction to low-level assembly language programming, using Arms A64 language.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671636327000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Arithmetic-operations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107829/0100/Assembly-language-basics/Arithmetic-operations?lang=en",
        "modified" : 1671636307000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671636327217891568,
        "uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Arithmetic-operations",
        "syscollection" : "default"
      },
      "Title" : "Arithmetic operations",
      "Uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Arithmetic-operations",
      "PrintableUri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Arithmetic-operations",
      "ClickUri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Arithmetic-operations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Arithmetic-operations",
      "Excerpt" : "Arithmetic operations Arm A64 assembly provides many different instructions that perform arithmetic ... The format of each individual instruction dictates how many operands the instruction ...",
      "FirstSentences" : "Arithmetic operations Arm A64 assembly provides many different instructions that perform arithmetic operations. The format of each individual instruction dictates how many operands the instruction ..."
    }, {
      "title" : "Loading data into registers",
      "uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Loading-data-into-registers",
      "printableUri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Loading-data-into-registers",
      "clickUri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Loading-data-into-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Loading-data-into-registers",
      "excerpt" : "Loading data into registers All data has to be in a register before it can be operated on by an Arm ... If this is the first time we have used a value, we will probably have to load it from ...",
      "firstSentences" : "Loading data into registers All data has to be in a register before it can be operated on by an Arm assembly instruction. If this is the first time we have used a value, we will probably have to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 850,
      "percentScore" : 65.60333,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Getting Started with Arm Assembly Language",
        "uri" : "https://developer.arm.com/documentation/107829/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/107829/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Getting Started with Arm Assembly Language Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 December 2022 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Getting Started with Arm Assembly Language ",
          "document_number" : "107829",
          "document_version" : "0100",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5422502",
          "sysurihash" : "6IQ4rLGJqmjðobkL",
          "urihash" : "6IQ4rLGJqmjðobkL",
          "sysuri" : "https://developer.arm.com/documentation/107829/0100/en",
          "systransactionid" : 1087814,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1671580800000,
          "topparentid" : 5422502,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1671636307000,
          "sysconcepts" : "documentation ; arm ; languages ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "concepts" : "documentation ; arm ; languages ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1671636326000,
          "permanentid" : "3309cf78f60c2939dcd49dc380fdaf592432087ad945696d7175db0a88a4",
          "syslanguage" : [ "English" ],
          "itemid" : "63a325531d698c4dc521ddae",
          "transactionid" : 1087814,
          "title" : "Getting Started with Arm Assembly Language ",
          "products" : [ "A64" ],
          "date" : 1671636326000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Arm Assembly Language" ],
          "document_id" : "107829:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1671636326268287798,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 4352,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671636317157,
          "syssize" : 4352,
          "sysdate" : 1671636326000,
          "haslayout" : "1",
          "topparent" : "5422502",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5422502,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This guide provides a basic introduction to low-level assembly language programming, using Arms A64 language.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671636326000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/107829/0100/?lang=en",
          "modified" : 1671636307000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1671636326268287798,
          "uri" : "https://developer.arm.com/documentation/107829/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Getting Started with Arm Assembly Language",
        "Uri" : "https://developer.arm.com/documentation/107829/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/107829/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Getting Started with Arm Assembly Language Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 December 2022 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Loading data into registers ",
        "document_number" : "107829",
        "document_version" : "0100",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5422502",
        "sysurihash" : "6UTg26pRRmUdumY4",
        "urihash" : "6UTg26pRRmUdumY4",
        "sysuri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Loading-data-into-registers",
        "systransactionid" : 1087814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671580800000,
        "topparentid" : 5422502,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671636307000,
        "sysconcepts" : "registers ; instructions ; x0 ; memory ; Arm ; x2 ; x3 ; architecture ; Call Standard ; parameter passing ; u201CLoad ; destination",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5422502,
        "parentitem" : "63a325531d698c4dc521ddae",
        "concepts" : "registers ; instructions ; x0 ; memory ; Arm ; x2 ; x3 ; architecture ; Call Standard ; parameter passing ; u201CLoad ; destination",
        "documenttype" : "html",
        "isattachment" : "5422502",
        "sysindexeddate" : 1671636327000,
        "permanentid" : "f1c5d262803b5b91c3c968ce7fc05587f3a840ff5c0b0830ac3026b20755",
        "syslanguage" : [ "English" ],
        "itemid" : "63a325531d698c4dc521ddb6",
        "transactionid" : 1087814,
        "title" : "Loading data into registers ",
        "products" : [ "A64" ],
        "date" : 1671636327000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Arm Assembly Language" ],
        "document_id" : "107829:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671636327180497276,
        "sysisattachment" : "5422502",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5422502,
        "size" : 2071,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Loading-data-into-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671636317157,
        "syssize" : 2071,
        "sysdate" : 1671636327000,
        "haslayout" : "1",
        "topparent" : "5422502",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5422502,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This guide provides a basic introduction to low-level assembly language programming, using Arms A64 language.",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671636327000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Loading-data-into-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107829/0100/Assembly-language-basics/Loading-data-into-registers?lang=en",
        "modified" : 1671636307000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671636327180497276,
        "uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Loading-data-into-registers",
        "syscollection" : "default"
      },
      "Title" : "Loading data into registers",
      "Uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Loading-data-into-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Loading-data-into-registers",
      "ClickUri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Loading-data-into-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Loading-data-into-registers",
      "Excerpt" : "Loading data into registers All data has to be in a register before it can be operated on by an Arm ... If this is the first time we have used a value, we will probably have to load it from ...",
      "FirstSentences" : "Loading data into registers All data has to be in a register before it can be operated on by an Arm assembly instruction. If this is the first time we have used a value, we will probably have to ..."
    }, {
      "title" : "A64 instructions",
      "uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/A64-instructions",
      "printableUri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/A64-instructions",
      "clickUri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/A64-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/A64-instructions",
      "excerpt" : "A64 instructions This section has introduced you to a small number of A64 instructions, such as mov, add, and ... However, there are many more A64 instructions available for you to use in your ...",
      "firstSentences" : "A64 instructions This section has introduced you to a small number of A64 instructions, such as mov, add, and ret. However, there are many more A64 instructions available for you to use in your ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 850,
      "percentScore" : 65.60333,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Getting Started with Arm Assembly Language",
        "uri" : "https://developer.arm.com/documentation/107829/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/107829/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Getting Started with Arm Assembly Language Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 December 2022 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Getting Started with Arm Assembly Language ",
          "document_number" : "107829",
          "document_version" : "0100",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5422502",
          "sysurihash" : "6IQ4rLGJqmjðobkL",
          "urihash" : "6IQ4rLGJqmjðobkL",
          "sysuri" : "https://developer.arm.com/documentation/107829/0100/en",
          "systransactionid" : 1087814,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1671580800000,
          "topparentid" : 5422502,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1671636307000,
          "sysconcepts" : "documentation ; arm ; languages ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "concepts" : "documentation ; arm ; languages ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1671636326000,
          "permanentid" : "3309cf78f60c2939dcd49dc380fdaf592432087ad945696d7175db0a88a4",
          "syslanguage" : [ "English" ],
          "itemid" : "63a325531d698c4dc521ddae",
          "transactionid" : 1087814,
          "title" : "Getting Started with Arm Assembly Language ",
          "products" : [ "A64" ],
          "date" : 1671636326000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Arm Assembly Language" ],
          "document_id" : "107829:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1671636326268287798,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 4352,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671636317157,
          "syssize" : 4352,
          "sysdate" : 1671636326000,
          "haslayout" : "1",
          "topparent" : "5422502",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5422502,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This guide provides a basic introduction to low-level assembly language programming, using Arms A64 language.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671636326000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/107829/0100/?lang=en",
          "modified" : 1671636307000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1671636326268287798,
          "uri" : "https://developer.arm.com/documentation/107829/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Getting Started with Arm Assembly Language",
        "Uri" : "https://developer.arm.com/documentation/107829/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/107829/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/107829/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Getting Started with Arm Assembly Language Version 1.0 Release information Issue Date Confidentiality Change 0100-01 21 December 2022 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "A64 instructions ",
        "document_number" : "107829",
        "document_version" : "0100",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5422502",
        "sysurihash" : "a1EHmh0kpEHf0TZ8",
        "urihash" : "a1EHmh0kpEHf0TZ8",
        "sysuri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/A64-instructions",
        "systransactionid" : 1087814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1671580800000,
        "topparentid" : 5422502,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1671636307000,
        "sysconcepts" : "A64 instructions ; complete list ; own assembly ; purpose ; ret ; mov",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5422502,
        "parentitem" : "63a325531d698c4dc521ddae",
        "concepts" : "A64 instructions ; complete list ; own assembly ; purpose ; ret ; mov",
        "documenttype" : "html",
        "isattachment" : "5422502",
        "sysindexeddate" : 1671636327000,
        "permanentid" : "31297263ae368f3bc8025f02bfbf1ee01b9610f889c500331356df2243e8",
        "syslanguage" : [ "English" ],
        "itemid" : "63a325531d698c4dc521ddb9",
        "transactionid" : 1087814,
        "title" : "A64 instructions ",
        "products" : [ "A64" ],
        "date" : 1671636327000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Arm Assembly Language" ],
        "document_id" : "107829:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1671636327010139304,
        "sysisattachment" : "5422502",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5422502,
        "size" : 678,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/A64-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671636317157,
        "syssize" : 678,
        "sysdate" : 1671636327000,
        "haslayout" : "1",
        "topparent" : "5422502",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5422502,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This guide provides a basic introduction to low-level assembly language programming, using Arms A64 language.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671636327000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/A64-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107829/0100/Assembly-language-basics/A64-instructions?lang=en",
        "modified" : 1671636307000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1671636327010139304,
        "uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/A64-instructions",
        "syscollection" : "default"
      },
      "Title" : "A64 instructions",
      "Uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/A64-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/A64-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/A64-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/A64-instructions",
      "Excerpt" : "A64 instructions This section has introduced you to a small number of A64 instructions, such as mov, add, and ... However, there are many more A64 instructions available for you to use in your ...",
      "FirstSentences" : "A64 instructions This section has introduced you to a small number of A64 instructions, such as mov, add, and ret. However, there are many more A64 instructions available for you to use in your ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Program flow ",
      "document_number" : "107829",
      "document_version" : "0100",
      "content_type" : "Getting Started Guide",
      "systopparent" : "5422502",
      "sysurihash" : "J71Rrl3vBhmHADbZ",
      "urihash" : "J71Rrl3vBhmHADbZ",
      "sysuri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Program-flow",
      "systransactionid" : 1087814,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1671580800000,
      "topparentid" : 5422502,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1671636307000,
      "sysconcepts" : "program flow ; instructions ; ret ; x0 ; labels ; languages ; branching ; guide change",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
      "attachmentparentid" : 5422502,
      "parentitem" : "63a325531d698c4dc521ddae",
      "concepts" : "program flow ; instructions ; ret ; x0 ; labels ; languages ; branching ; guide change",
      "documenttype" : "html",
      "isattachment" : "5422502",
      "sysindexeddate" : 1671636327000,
      "permanentid" : "470bdb6b6c5ff52e5e8187254f80d2cbbbf5c095c010b7ce2a62a6b65cba",
      "syslanguage" : [ "English" ],
      "itemid" : "63a325531d698c4dc521ddb7",
      "transactionid" : 1087814,
      "title" : "Program flow ",
      "products" : [ "A64" ],
      "date" : 1671636327000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Arm Assembly Language" ],
      "document_id" : "107829:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers" ],
      "audience" : [ "Embedded Software Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1671636327287545509,
      "sysisattachment" : "5422502",
      "navigationhierarchiescontenttype" : "Getting Started Guide",
      "sysattachmentparentid" : 5422502,
      "size" : 1056,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Program-flow?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1671636317157,
      "syssize" : 1056,
      "sysdate" : 1671636327000,
      "haslayout" : "1",
      "topparent" : "5422502",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5422502,
      "navigationhierarchiescategories" : [ "Tools and Software products" ],
      "content_description" : "This guide provides a basic introduction to low-level assembly language programming, using Arms A64 language.",
      "wordcount" : 100,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|A64" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64" ],
      "document_revision" : "0100-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1671636327000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Program-flow?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/107829/0100/Assembly-language-basics/Program-flow?lang=en",
      "modified" : 1671636307000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1671636327287545509,
      "uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Program-flow",
      "syscollection" : "default"
    },
    "Title" : "Program flow",
    "Uri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Program-flow",
    "PrintableUri" : "https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Program-flow",
    "ClickUri" : "https://developer.arm.com/documentation/107829/0100/Assembly-language-basics/Program-flow?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107829/0100/en/Assembly-language-basics/Program-flow",
    "Excerpt" : "Program flow As with many other programming languages, Arm assembly language executes instructions one ... The examples in this guide change program flow using branch instructions, which jump ...",
    "FirstSentences" : "Program flow As with many other programming languages, Arm assembly language executes instructions one at a time, in order, until told to do something different. The examples in this guide change ..."
  } ]
}