{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492783801991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492783801993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 16:10:01 2017 " "Processing started: Fri Apr 21 16:10:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492783801993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783801993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessador -c microprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessador -c microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783801993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492783802317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492783802318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/constant4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/constant4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant4-behav " "Found design unit 1: constant4-behav" {  } { { "../constant4.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/constant4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822790 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant4 " "Found entity 1: constant4" {  } { { "../constant4.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/constant4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2/Despl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2/Despl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Despl2-behavior " "Found design unit 1: Despl2-behavior" {  } { { "../Components/Despl2/Despl2.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2/Despl2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822791 ""} { "Info" "ISGN_ENTITY_NAME" "1 Despl2 " "Found entity 1: Despl2" {  } { { "../Components/Despl2/Despl2.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2/Despl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2BitsEsq/Despl2BitsEsq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2BitsEsq/Despl2BitsEsq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Despl2BitsEsq-behavior " "Found design unit 1: Despl2BitsEsq-behavior" {  } { { "../Components/Despl2BitsEsq/Despl2BitsEsq.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2BitsEsq/Despl2BitsEsq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822792 ""} { "Info" "ISGN_ENTITY_NAME" "1 Despl2BitsEsq " "Found entity 1: Despl2BitsEsq" {  } { { "../Components/Despl2BitsEsq/Despl2BitsEsq.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2BitsEsq/Despl2BitsEsq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/UnitatControl/UnitatControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/UnitatControl/UnitatControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnitatControl-behav " "Found design unit 1: UnitatControl-behav" {  } { { "../Components/UnitatControl/UnitatControl.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/UnitatControl/UnitatControl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822793 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnitatControl " "Found entity 1: UnitatControl" {  } { { "../Components/UnitatControl/UnitatControl.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/UnitatControl/UnitatControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/ControlALU/ControlALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/ControlALU/ControlALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlALU-behav " "Found design unit 1: ControlALU-behav" {  } { { "../Components/ControlALU/ControlALU.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/ControlALU/ControlALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822794 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlALU " "Found entity 1: ControlALU" {  } { { "../Components/ControlALU/ControlALU.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/ControlALU/ControlALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-behavior " "Found design unit 1: sumador-behavior" {  } { { "../sumador.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/sumador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822795 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "../sumador.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/sumador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/mux2x1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/mux2x1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5bits-behavior " "Found design unit 1: mux2x1_5bits-behavior" {  } { { "../mux2x1_5bits.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/mux2x1_5bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822796 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5bits " "Found entity 1: mux2x1_5bits" {  } { { "../mux2x1_5bits.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/mux2x1_5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-atrib " "Found design unit 1: mux2x1-atrib" {  } { { "../mux2x1.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/mux2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822797 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../mux2x1.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/MemInst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/MemInst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemInst-Behavioral " "Found design unit 1: MemInst-Behavioral" {  } { { "../MemInst.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/MemInst.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822799 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "../MemInst.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/MemInst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/memData.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/memData.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memData-behavior " "Found design unit 1: memData-behavior" {  } { { "../memData.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/memData.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822800 ""} { "Info" "ISGN_ENTITY_NAME" "1 memData " "Found entity 1: memData" {  } { { "../memData.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/memData.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/extSig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/extSig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extSig-behavior " "Found design unit 1: extSig-behavior" {  } { { "../extSig.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/extSig.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822801 ""} { "Info" "ISGN_ENTITY_NAME" "1 extSig " "Found entity 1: extSig" {  } { { "../extSig.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/extSig.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/ComptadorPrograma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/ComptadorPrograma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComptadorPrograma-ArqPC " "Found design unit 1: ComptadorPrograma-ArqPC" {  } { { "../ComptadorPrograma.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/ComptadorPrograma.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822802 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComptadorPrograma " "Found entity 1: ComptadorPrograma" {  } { { "../ComptadorPrograma.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/ComptadorPrograma.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/BancRegistres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/BancRegistres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancRegistres-behav " "Found design unit 1: BancRegistres-behav" {  } { { "../BancRegistres.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/BancRegistres.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822803 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancRegistres " "Found entity 1: BancRegistres" {  } { { "../BancRegistres.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/BancRegistres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/ALU32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/ALU32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32-behavior " "Found design unit 1: ALU32-behavior" {  } { { "../ALU32.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/ALU32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822805 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "../ALU32.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/ALU32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783822805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microprocessador.bdf 1 1 " "Using design file microprocessador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessador " "Found entity 1: microprocessador" {  } { { "microprocessador.bdf" "" { Schematic "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador/microprocessador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492783822938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492783822938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessador " "Elaborating entity \"microprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492783822940 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "clk BancRegistres inst2 " "Port \"clk\" of type BancRegistres of instance \"inst2\" is missing source signal" {  } { { "microprocessador.bdf" "" { Schematic "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador/microprocessador.bdf" { { 232 256 336 232 "" "" } { 232 256 256 432 "" "" } { 200 -440 -432 200 "" "" } { 200 -440 -440 400 "" "" } { 400 -440 -176 400 "" "" } { 432 -200 -176 432 "" "" } { 432 -176 256 432 "" "" } { 128 1120 1160 128 "" "" } { 128 1120 1120 472 "" "" } { 472 -176 1120 472 "" "" } { 400 -176 -176 432 "" "" } { 432 -176 -176 472 "" "" } { 104 336 528 280 "inst2" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1492783822951 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[31..0\] mux2x1 inst11 \"S\[31..28\]\" " "Width mismatch in port \"A\[31..0\]\" of instance \"inst11\" and type mux2x1 -- source is \"\"S\[31..28\]\"\"" {  } { { "microprocessador.bdf" "" { Schematic "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador/microprocessador.bdf" { { -64 1168 1448 -64 "" "" } { -144 1792 1832 -144 "" "" } { -104 1168 1624 -104 "" "" } { -200 336 336 -176 "" "" } { -216 336 456 -200 "S\[31..28\]" "" } { -232 456 1792 -216 "B, S\[31..28\]" "" } { -216 1792 1792 -144 "" "" } { -192 -56 336 -176 "S\[31..0\]" "" } { -176 336 1168 -176 "" "" } { -176 1168 1168 -104 "" "" } { -104 1168 1168 -64 "" "" } { -256 296 456 -240 "B" "" } { -240 456 456 -216 "" "" } { -216 456 456 -200 "" "" } { -152 1624 1784 -40 "inst11" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492783822951 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "clk ComptadorPrograma inst12 " "Port \"clk\" of type ComptadorPrograma of instance \"inst12\" is missing source signal" {  } { { "microprocessador.bdf" "" { Schematic "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador/microprocessador.bdf" { { 232 256 336 232 "" "" } { 232 256 256 432 "" "" } { 200 -440 -432 200 "" "" } { 200 -440 -440 400 "" "" } { 400 -440 -176 400 "" "" } { 432 -200 -176 432 "" "" } { 432 -176 256 432 "" "" } { 128 1120 1160 128 "" "" } { 128 1120 1120 472 "" "" } { 472 -176 1120 472 "" "" } { 400 -176 -176 432 "" "" } { 432 -176 -176 472 "" "" } { 152 -432 -248 264 "inst12" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1492783822951 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[31..0\] sumador inst14 \"Output\[2..0\]\" (ID constant4:inst13) " "Width mismatch in port \"A\[31..0\]\" of instance \"inst14\" and type sumador -- source is \"\"Output\[2..0\]\" (ID constant4:inst13)\"" {  } { { "microprocessador.bdf" "" { Schematic "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador/microprocessador.bdf" { { -232 -256 -240 -232 "" "" } { -176 -240 -216 -176 "" "" } { -232 -240 -240 -176 "" "" } { -264 -408 -256 -184 "inst13" "" } { -208 -216 -56 -128 "inst14" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492783822951 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "clock memData inst17 " "Port \"clock\" of type memData of instance \"inst17\" is missing source signal" {  } { { "microprocessador.bdf" "" { Schematic "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador/microprocessador.bdf" { { 232 256 336 232 "" "" } { 232 256 256 432 "" "" } { 200 -440 -432 200 "" "" } { 200 -440 -440 400 "" "" } { 400 -440 -176 400 "" "" } { 432 -200 -176 432 "" "" } { 432 -176 256 432 "" "" } { 128 1120 1160 128 "" "" } { 128 1120 1120 472 "" "" } { 472 -176 1120 472 "" "" } { 400 -176 -176 432 "" "" } { 432 -176 -176 472 "" "" } { 96 1160 1392 240 "inst17" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1492783822951 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "address\[7..0\] memData inst17 \"Resultat\[31..0\]\" (ID ALU32:inst5) " "Width mismatch in port \"address\[7..0\]\" of instance \"inst17\" and type memData -- source is \"\"Resultat\[31..0\]\" (ID ALU32:inst5)\"" {  } { { "microprocessador.bdf" "" { Schematic "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador/microprocessador.bdf" { { 136 1008 1048 136 "" "" } { 136 1048 1048 176 "" "" } { 112 1424 1440 112 "" "" } { 112 1424 1424 256 "" "" } { 256 1144 1424 256 "" "" } { 176 1144 1144 256 "" "" } { 176 1048 1144 176 "" "" } { 176 1144 1160 176 "" "" } { 104 776 1008 216 "inst5" "" } { 96 1160 1392 240 "inst17" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492783822951 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[31..0\] mux2x1 inst19 \"B,S\[31..28\]\" " "Width mismatch in port \"A\[31..0\]\" of instance \"inst19\" and type mux2x1 -- source is \"\"B,S\[31..28\]\"\"" {  } { { "microprocessador.bdf" "" { Schematic "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador/microprocessador.bdf" { { -64 1168 1448 -64 "" "" } { -144 1792 1832 -144 "" "" } { -104 1168 1624 -104 "" "" } { -200 336 336 -176 "" "" } { -216 336 456 -200 "S\[31..28\]" "" } { -232 456 1792 -216 "B, S\[31..28\]" "" } { -216 1792 1792 -144 "" "" } { -192 -56 336 -176 "S\[31..0\]" "" } { -176 336 1168 -176 "" "" } { -176 1168 1168 -104 "" "" } { -104 1168 1168 -64 "" "" } { -256 296 456 -240 "B" "" } { -240 456 456 -216 "" "" } { -216 456 456 -200 "" "" } { -192 1832 1992 -80 "inst19" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492783822951 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[31..0\] sumador inst20 \"S\[31..28\]\" " "Width mismatch in port \"A\[31..0\]\" of instance \"inst20\" and type sumador -- source is \"\"S\[31..28\]\"\"" {  } { { "microprocessador.bdf" "" { Schematic "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador/microprocessador.bdf" { { -64 1168 1448 -64 "" "" } { -144 1792 1832 -144 "" "" } { -104 1168 1624 -104 "" "" } { -200 336 336 -176 "" "" } { -216 336 456 -200 "S\[31..28\]" "" } { -232 456 1792 -216 "B, S\[31..28\]" "" } { -216 1792 1792 -144 "" "" } { -192 -56 336 -176 "S\[31..0\]" "" } { -176 336 1168 -176 "" "" } { -176 1168 1168 -104 "" "" } { -104 1168 1168 -64 "" "" } { -256 296 456 -240 "B" "" } { -240 456 456 -216 "" "" } { -216 456 456 -200 "" "" } { -96 1448 1608 -16 "inst20" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492783822951 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "B \"sortida\[27..0\]\" (ID Despl2BitsEsq:inst3) " "Width mismatch in B -- source is \"\"sortida\[27..0\]\" (ID Despl2BitsEsq:inst3)\"" {  } { { "microprocessador.bdf" "" { Schematic "/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/microprocessador/microprocessador.bdf" { { -64 1168 1448 -64 "" "" } { -144 1792 1832 -144 "" "" } { -104 1168 1624 -104 "" "" } { -200 336 336 -176 "" "" } { -216 336 456 -200 "S\[31..28\]" "" } { -232 456 1792 -216 "B, S\[31..28\]" "" } { -216 1792 1792 -144 "" "" } { -192 -56 336 -176 "S\[31..0\]" "" } { -176 336 1168 -176 "" "" } { -176 1168 1168 -104 "" "" } { -104 1168 1168 -64 "" "" } { -256 296 456 -240 "B" "" } { -240 456 456 -216 "" "" } { -216 456 456 -200 "" "" } { -272 88 296 -192 "inst3" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492783822952 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492783822952 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "956 " "Peak virtual memory: 956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492783823121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 21 16:10:23 2017 " "Processing ended: Fri Apr 21 16:10:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492783823121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492783823121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492783823121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492783823121 ""}
