read -sv run_verilog_mid/adder_32b_11_96_e9bc13fff384a72552f668a5d37014e7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_96_e9bc13fff384a72552f668a5d37014e7_yosys.v
