Timing Violation Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Mon Mar 16 14:59:44 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.765
  Slack (ns):              1.981
  Arrival (ns):           10.723
  Required (ns):          12.704
  Operating Conditions: slow_lv_ht

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.736
  Slack (ns):              2.011
  Arrival (ns):           10.694
  Required (ns):          12.705
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.735
  Slack (ns):              2.011
  Arrival (ns):           10.693
  Required (ns):          12.704
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.735
  Slack (ns):              2.012
  Arrival (ns):           10.693
  Required (ns):          12.705
  Operating Conditions: slow_lv_ht

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.935
  Slack (ns):              2.028
  Arrival (ns):           10.208
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 6
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.887
  Slack (ns):              2.039
  Arrival (ns):           10.183
  Required (ns):          12.222
  Operating Conditions: slow_lv_lt

Path 7
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.899
  Slack (ns):              2.067
  Arrival (ns):           10.169
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.678
  Slack (ns):              2.068
  Arrival (ns):           10.636
  Required (ns):          12.704
  Operating Conditions: slow_lv_ht

Path 9
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.886
  Slack (ns):              2.072
  Arrival (ns):           10.159
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 10
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.886
  Slack (ns):              2.080
  Arrival (ns):           10.156
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 11
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.863
  Slack (ns):              2.094
  Arrival (ns):           10.136
  Required (ns):          12.230
  Operating Conditions: slow_lv_lt

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.648
  Slack (ns):              2.098
  Arrival (ns):           10.606
  Required (ns):          12.704
  Operating Conditions: slow_lv_ht

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.649
  Slack (ns):              2.098
  Arrival (ns):           10.607
  Required (ns):          12.705
  Operating Conditions: slow_lv_ht

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.648
  Slack (ns):              2.099
  Arrival (ns):           10.606
  Required (ns):          12.705
  Operating Conditions: slow_lv_ht

Path 15
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.838
  Slack (ns):              2.111
  Arrival (ns):           10.134
  Required (ns):          12.245
  Operating Conditions: slow_lv_lt

Path 16
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.850
  Slack (ns):              2.111
  Arrival (ns):           10.120
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 17
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.817
  Slack (ns):              2.114
  Arrival (ns):           10.108
  Required (ns):          12.222
  Operating Conditions: slow_lv_lt

Path 18
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              6.842
  Slack (ns):              2.116
  Arrival (ns):           10.115
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 19
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.837
  Slack (ns):              2.124
  Arrival (ns):           10.107
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 20
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.798
  Slack (ns):              2.128
  Arrival (ns):           10.094
  Required (ns):          12.222
  Operating Conditions: slow_lv_lt

Path 21
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.833
  Slack (ns):              2.129
  Arrival (ns):           10.106
  Required (ns):          12.235
  Operating Conditions: slow_lv_lt

Path 22
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.836
  Slack (ns):              2.131
  Arrival (ns):           10.105
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.827
  Slack (ns):              2.133
  Arrival (ns):           10.097
  Required (ns):          12.230
  Operating Conditions: slow_lv_lt

Path 24
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.815
  Slack (ns):              2.133
  Arrival (ns):           10.111
  Required (ns):          12.244
  Operating Conditions: slow_lv_lt

Path 25
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[55]:D
  Delay (ns):              6.825
  Slack (ns):              2.133
  Arrival (ns):           10.098
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 26
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.798
  Slack (ns):              2.133
  Arrival (ns):           10.089
  Required (ns):          12.222
  Operating Conditions: slow_lv_lt

Path 27
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.827
  Slack (ns):              2.137
  Arrival (ns):           10.100
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 28
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.815
  Slack (ns):              2.142
  Arrival (ns):           10.094
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 29
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.814
  Slack (ns):              2.146
  Arrival (ns):           10.084
  Required (ns):          12.230
  Operating Conditions: slow_lv_lt

Path 30
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.779
  Slack (ns):              2.148
  Arrival (ns):           10.075
  Required (ns):          12.223
  Operating Conditions: slow_lv_lt

Path 31
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.814
  Slack (ns):              2.149
  Arrival (ns):           10.087
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 32
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.808
  Slack (ns):              2.149
  Arrival (ns):           10.087
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 33
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              6.813
  Slack (ns):              2.150
  Arrival (ns):           10.086
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 34
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              6.794
  Slack (ns):              2.155
  Arrival (ns):           10.090
  Required (ns):          12.245
  Operating Conditions: slow_lv_lt

Path 35
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              6.806
  Slack (ns):              2.155
  Arrival (ns):           10.076
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.809
  Slack (ns):              2.158
  Arrival (ns):           10.078
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 37
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              6.765
  Slack (ns):              2.161
  Arrival (ns):           10.061
  Required (ns):          12.222
  Operating Conditions: slow_lv_lt

Path 38
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.811
  Slack (ns):              2.162
  Arrival (ns):           10.074
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 39
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.785
  Slack (ns):              2.168
  Arrival (ns):           10.081
  Required (ns):          12.249
  Operating Conditions: slow_lv_lt

Path 40
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              6.793
  Slack (ns):              2.168
  Arrival (ns):           10.063
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 41
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.797
  Slack (ns):              2.168
  Arrival (ns):           10.067
  Required (ns):          12.235
  Operating Conditions: slow_lv_lt

Path 42
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.802
  Slack (ns):              2.171
  Arrival (ns):           10.065
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 43
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[55]:D
  Delay (ns):              6.777
  Slack (ns):              2.172
  Arrival (ns):           10.073
  Required (ns):          12.245
  Operating Conditions: slow_lv_lt

Path 44
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[55]:D
  Delay (ns):              6.789
  Slack (ns):              2.172
  Arrival (ns):           10.059
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 45
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.787
  Slack (ns):              2.175
  Arrival (ns):           10.056
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 46
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.792
  Slack (ns):              2.175
  Arrival (ns):           10.061
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 47
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.791
  Slack (ns):              2.176
  Arrival (ns):           10.061
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 48
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.792
  Slack (ns):              2.177
  Arrival (ns):           10.059
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 49
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[47]:D
  Delay (ns):              6.790
  Slack (ns):              2.178
  Arrival (ns):           10.063
  Required (ns):          12.241
  Operating Conditions: slow_lv_lt

Path 50
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.784
  Slack (ns):              2.181
  Arrival (ns):           10.054
  Required (ns):          12.235
  Operating Conditions: slow_lv_lt

Path 51
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[55]:D
  Delay (ns):              6.776
  Slack (ns):              2.185
  Arrival (ns):           10.046
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 52
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.768
  Slack (ns):              2.186
  Arrival (ns):           10.059
  Required (ns):          12.245
  Operating Conditions: slow_lv_lt

Path 53
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.766
  Slack (ns):              2.186
  Arrival (ns):           10.045
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 54
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.778
  Slack (ns):              2.189
  Arrival (ns):           10.048
  Required (ns):          12.237
  Operating Conditions: slow_lv_lt

Path 55
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              6.777
  Slack (ns):              2.189
  Arrival (ns):           10.047
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 56
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[47]:D
  Delay (ns):              6.742
  Slack (ns):              2.189
  Arrival (ns):           10.038
  Required (ns):          12.227
  Operating Conditions: slow_lv_lt

Path 57
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.776
  Slack (ns):              2.190
  Arrival (ns):           10.046
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.571
  Slack (ns):              2.192
  Arrival (ns):           10.512
  Required (ns):          12.704
  Operating Conditions: slow_lv_ht

Path 59
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.759
  Slack (ns):              2.193
  Arrival (ns):           10.038
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 60
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.765
  Slack (ns):              2.193
  Arrival (ns):           10.038
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 61
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.770
  Slack (ns):              2.193
  Arrival (ns):           10.043
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 62
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[51]:D
  Delay (ns):              6.774
  Slack (ns):              2.194
  Arrival (ns):           10.047
  Required (ns):          12.241
  Operating Conditions: slow_lv_lt

Path 63
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.764
  Slack (ns):              2.197
  Arrival (ns):           10.033
  Required (ns):          12.230
  Operating Conditions: slow_lv_lt

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[7]:EN
  Delay (ns):              3.545
  Slack (ns):              2.197
  Arrival (ns):           10.503
  Required (ns):          12.700
  Operating Conditions: slow_lv_ht

Path 65
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.769
  Slack (ns):              2.198
  Arrival (ns):           10.038
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 66
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[14]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.738
  Slack (ns):              2.199
  Arrival (ns):           10.023
  Required (ns):          12.222
  Operating Conditions: slow_lv_lt

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.749
  Slack (ns):              2.200
  Arrival (ns):           10.045
  Required (ns):          12.245
  Operating Conditions: slow_lv_lt

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.760
  Slack (ns):              2.202
  Arrival (ns):           10.029
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 69
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              6.764
  Slack (ns):              2.202
  Arrival (ns):           10.034
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.568
  Slack (ns):              2.203
  Arrival (ns):           10.501
  Required (ns):          12.704
  Operating Conditions: slow_lv_ht

Path 71
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[51]:D
  Delay (ns):              6.726
  Slack (ns):              2.205
  Arrival (ns):           10.022
  Required (ns):          12.227
  Operating Conditions: slow_lv_lt

Path 72
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.749
  Slack (ns):              2.205
  Arrival (ns):           10.040
  Required (ns):          12.245
  Operating Conditions: slow_lv_lt

Path 73
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.762
  Slack (ns):              2.206
  Arrival (ns):           10.025
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 74
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.745
  Slack (ns):              2.208
  Arrival (ns):           10.036
  Required (ns):          12.244
  Operating Conditions: slow_lv_lt

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.557
  Slack (ns):              2.208
  Arrival (ns):           10.496
  Required (ns):          12.704
  Operating Conditions: slow_lv_ht

Path 76
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.743
  Slack (ns):              2.208
  Arrival (ns):           10.022
  Required (ns):          12.230
  Operating Conditions: slow_lv_lt

Path 77
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[53]:D
  Delay (ns):              6.749
  Slack (ns):              2.209
  Arrival (ns):           10.022
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.554
  Slack (ns):              2.210
  Arrival (ns):           10.494
  Required (ns):          12.704
  Operating Conditions: slow_lv_ht

Path 79
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.753
  Slack (ns):              2.215
  Arrival (ns):           10.016
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 80
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.736
  Slack (ns):              2.215
  Arrival (ns):           10.015
  Required (ns):          12.230
  Operating Conditions: slow_lv_lt

Path 81
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.758
  Slack (ns):              2.215
  Arrival (ns):           10.021
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 82
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.742
  Slack (ns):              2.215
  Arrival (ns):           10.015
  Required (ns):          12.230
  Operating Conditions: slow_lv_lt

Path 83
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[49]:D
  Delay (ns):              6.753
  Slack (ns):              2.215
  Arrival (ns):           10.026
  Required (ns):          12.241
  Operating Conditions: slow_lv_lt

Path 84
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[47]:D
  Delay (ns):              6.754
  Slack (ns):              2.217
  Arrival (ns):           10.024
  Required (ns):          12.241
  Operating Conditions: slow_lv_lt

Path 85
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[65]:D
  Delay (ns):              6.745
  Slack (ns):              2.218
  Arrival (ns):           10.018
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 86
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              6.743
  Slack (ns):              2.219
  Arrival (ns):           10.012
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 87
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.743
  Slack (ns):              2.219
  Arrival (ns):           10.012
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 88
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.743
  Slack (ns):              2.221
  Arrival (ns):           10.010
  Required (ns):          12.231
  Operating Conditions: slow_lv_lt

Path 89
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.726
  Slack (ns):              2.222
  Arrival (ns):           10.022
  Required (ns):          12.244
  Operating Conditions: slow_lv_lt

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.541
  Slack (ns):              2.222
  Arrival (ns):           10.482
  Required (ns):          12.704
  Operating Conditions: slow_lv_ht

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.542
  Slack (ns):              2.222
  Arrival (ns):           10.483
  Required (ns):          12.705
  Operating Conditions: slow_lv_ht

Path 92
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.709
  Slack (ns):              2.223
  Arrival (ns):           10.000
  Required (ns):          12.223
  Operating Conditions: slow_lv_lt

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.541
  Slack (ns):              2.223
  Arrival (ns):           10.482
  Required (ns):          12.705
  Operating Conditions: slow_lv_ht

Path 94
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.739
  Slack (ns):              2.224
  Arrival (ns):           10.012
  Required (ns):          12.236
  Operating Conditions: slow_lv_lt

Path 95
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.737
  Slack (ns):              2.224
  Arrival (ns):           10.006
  Required (ns):          12.230
  Operating Conditions: slow_lv_lt

Path 96
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[49]:D
  Delay (ns):              6.705
  Slack (ns):              2.226
  Arrival (ns):           10.001
  Required (ns):          12.227
  Operating Conditions: slow_lv_lt

Path 97
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.726
  Slack (ns):              2.227
  Arrival (ns):           10.017
  Required (ns):          12.244
  Operating Conditions: slow_lv_lt

Path 98
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.739
  Slack (ns):              2.228
  Arrival (ns):           10.002
  Required (ns):          12.230
  Operating Conditions: slow_lv_lt

Path 99
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[65]:D
  Delay (ns):              6.697
  Slack (ns):              2.229
  Arrival (ns):            9.993
  Required (ns):          12.222
  Operating Conditions: slow_lv_lt

Path 100
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              6.724
  Slack (ns):              2.230
  Arrival (ns):           10.015
  Required (ns):          12.245
  Operating Conditions: slow_lv_lt

