5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd param3.vcd -o param3.cdd -v param3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" param3.v 1 23 1
1 x 3 30004 1 0 0 0 1 1 1102
1 y 3 30007 1 0 0 0 1 1 2
3 1 main.$u0 "main.$u0" param3.v 0 18 1
3 0 foo "main.bar1" param3.v 25 32 1
2 1 30 f0013 1 32 4 0 0 alpha
2 2 30 b000b 3 1 c 0 0 b
2 3 30 b0013 4 2 2014c 1 2 1 2 10102
2 4 30 70007 0 1 400 0 0 a
2 5 30 70013 4 35 f00e 3 4
1 alpha 0 80000 1 0 31 0 1 1 0
1 b 26 6 1 0 0 0 1 1 1102
1 a 28 30005 1 0 0 0 1 1 1102
4 5 5 5
3 0 foo "main.bar2" param3.v 25 32 1
2 6 30 f0013 1 32 4 0 0 alpha
2 7 30 b000b 1 1 4 0 0 b
2 8 30 b0013 2 2 20044 6 7 1 2 102
2 9 30 70007 0 1 400 0 0 a
2 10 30 70013 2 35 f006 8 9
1 alpha 0 80000 1 0 31 0 1 1 0
1 b 26 6 1 0 0 0 1 1 2
1 a 28 30005 1 0 0 0 1 1 2
4 10 10 10
