============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Nov 28 2023  12:02:40 pm
  Module:                 riscv_top
  Operating conditions:   PVT_0P63V_100C 
  Interconnect mode:      spatial
  Area mode:              physical library
============================================================


Path 1: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[29]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[29] (P)     CE1->O1[29] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[29]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (206.61000,124.75325) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 2: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[28]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[28] (P)     CE1->O1[28] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[28]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (205.78525,148.31300) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 3: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[13]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[13] (P)     CE1->O1[13] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[13]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (226.71450,124.10350) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[27]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[27] (P)     CE1->O1[27] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[27]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (202.42275,152.17450) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[26]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[26] (P)     CE1->O1[26] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[26]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (203.63925,162.07200) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 6: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[12]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[12] (P)     CE1->O1[12] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[12]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (205.37275,160.82125) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[5]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags      Arc     Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
#-------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1   -       -          R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[5] (P)     CE1->O1[5] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[5]/D    -       -          R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (200.44925,171.22775) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[11]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[11] (P)     CE1->O1[11] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[11]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (182.53300,152.94950) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[23]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[23] (P)     CE1->O1[23] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[23]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (203.38000,132.74925) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[10]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[10] (P)     CE1->O1[10] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[10]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (206.47300,134.04700) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[4]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags      Arc     Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
#-------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1   -       -          R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[4] (P)     CE1->O1[4] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[4]/D    -       -          R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (187.99375,148.04075) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[22]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[22] (P)     CE1->O1[22] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[22]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (227.57250,120.99250) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[1]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags      Arc     Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
#-------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1   -       -          R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[1] (P)     CE1->O1[1] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[1]/D    -       -          R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (180.14850,159.81225) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[21]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[21] (P)     CE1->O1[21] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[21]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (196.89500,174.33650) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[24]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[24] (P)     CE1->O1[24] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[24]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (198.11725,159.62900) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[9]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags      Arc     Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
#-------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1   -       -          R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[9] (P)     CE1->O1[9] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[9]/D    -       -          R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (181.31925,163.63700) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[3]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags      Arc     Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
#-------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1   -       -          R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[3] (P)     CE1->O1[3] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[3]/D    -       -          R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (181.48950,138.65000) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[20]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[20] (P)     CE1->O1[20] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[20]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (180.76525,164.91000) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[19]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[19] (P)     CE1->O1[19] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[19]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (206.53650,144.52600) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[18]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[18] (P)     CE1->O1[18] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[18]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (186.41600,132.27625) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[8]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags      Arc     Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
#-------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1   -       -          R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[8] (P)     CE1->O1[8] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[8]/D    -       -          R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (202.82875,121.56900) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[17]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[17] (P)     CE1->O1[17] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[17]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (192.90925,143.69325) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[25]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[25] (P)     CE1->O1[25] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[25]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (181.56350,145.59100) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[16]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[16] (P)     CE1->O1[16] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[16]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (194.11900,189.86325) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[7]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags      Arc     Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
#-------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1   -       -          R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[7] (P)     CE1->O1[7] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[7]/D    -       -          R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (190.28900,137.53675) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[6]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags      Arc     Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
#-------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1   -       -          R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[6] (P)     CE1->O1[6] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[6]/D    -       -          R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (226.03475,109.81500) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[15]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[15] (P)     CE1->O1[15] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[15]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (206.32300,139.29100) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[2]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags      Arc     Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
#-------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1   -       -          R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[2] (P)     CE1->O1[2] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[2]/D    -       -          R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (205.39725,153.45275) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[31]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[31] (P)     CE1->O1[31] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[31]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (226.06875,113.71600) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[30]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[30] (P)     CE1->O1[30] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[30]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (197.26750,175.58725) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[14]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#---------------------------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags      Arc      Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1    -       -           R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[14] (P)     CE1->O1[14] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[14]/D    -       -           R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (200.85725,167.89400) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: MET (2286 ps) Setup Check with Pin mem/dcache/cpu_resp_data_reg[0]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) mem/dcache/CACHE_DATA_BANK_0_0/CE1
          Clock: (F) clk
       Endpoint: (R) mem/dcache/cpu_resp_data_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=    4886                  
      Launch Clock:-    2500                  
         Data Path:-     100                  
             Slack:=    2286                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags      Arc     Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
#-------------------------------------------------------------------------------------------------------------------------------------------------
  mem/dcache/CACHE_DATA_BANK_0_0/CE1   -       -          R     (arrival)            AO         9    -     0     0    2500                  (-,-) 
  mem/dcache/CACHE_DATA_BANK_0_0/O1[0] (P)     CE1->O1[0] R     SRAM2RW16x32         AO         1  0.6     9   100    2600  (221.61600,130.00600) 
  mem/dcache/cpu_resp_data_reg[0]/D    -       -          R     DFFHQx4_ASAP7_75t_L  AO         1    -     -     0    2600  (206.95150,142.94700) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][17]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3257__4319/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][17]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (180.37600,142.59200) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 34: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][31]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3270__5107/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][31]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (224.99075,112.43400) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 35: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][30]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3268__5477/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][30]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (196.43100,176.84525) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 36: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][29]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3272__5115/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][29]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (202.86225,126.32875) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 37: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][28]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3267__6417/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][28]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (203.01500,149.57775) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 38: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][27]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3266__7410/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][27]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (201.87775,154.70825) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 39: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][26]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3256__2398/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][26]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (202.87525,163.33850) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 40: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][25]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3264__2346/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][25]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (180.41200,146.84425) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 41: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][24]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3263__2883/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][24]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (181.24400,158.29400) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 42: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][23]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3261__9315/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][23]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (202.42000,128.86775) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 43: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][22]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3262__9945/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][22]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (225.00525,117.67275) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 44: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][20]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3260__6161/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][20]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (180.08750,166.87900) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 45: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][21]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3271__6260/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][21]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (196.49750,173.09000) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 46: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][19]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3259__4733/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][19]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (203.49425,145.79050) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 47: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][18]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3258__7482/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][18]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (185.74175,130.47800) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 48: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][5]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#--------------------------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                    Domain        (fF)  (ps)  (ps)   (ps)         Location        
#--------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                    (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y         -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3269__2398/Y   -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][5]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (193.17675,180.62025) 
#--------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 49: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][0]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#--------------------------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                    Domain        (fF)  (ps)  (ps)   (ps)         Location        
#--------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                    (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y         -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3241__1881/Y   -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][0]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (199.25875,140.53450) 
#--------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 50: MET (3788 ps) Setup Check with Pin cpu/DATA_DX/DATA_REGFILE/mem_reg[0][15]/CLK->D
           View: PVT_0P63V_100C.setup_view
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/mem_reg[0][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     100                  
     Required Time:=    4877                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-      89                  
             Slack:=    3788                  

Exceptions/Constraints:
  input_delay             1000            pin_constraints_frag_line_9 

#---------------------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
#                                                                                     Domain        (fF)  (ps)  (ps)   (ps)         Location        
#---------------------------------------------------------------------------------------------------------------------------------------------------
  reset                                     (i)     -     R     (arrival)              AO        37  0.0     0     0    1000                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3273/Y          -       A->Y  F     INVx1_ASAP7_75t_SL     AO        32 18.0   131    62    1062                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/g3255__6131/Y    -       B->Y  R     NAND2xp5_ASAP7_75t_SL  AO         1  0.6    46    27    1089                  (-,-) 
  cpu/DATA_DX/DATA_REGFILE/mem_reg[0][15]/D -       -     R     DFFHQNx1_ASAP7_75t_L   AO         1    -     -     0    1089  (205.35350,136.67000) 
#---------------------------------------------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.

