Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/mfarrow/ceng450_rf_and_alu-master/test_alu_isim_beh.exe -prj C:/Users/mfarrow/ceng450_rf_and_alu-master/test_alu_beh.prj work.test_alu 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/mfarrow/ceng450_rf_and_alu-master/ALU8_16.vhd" into library work
Parsing VHDL file "C:/Users/mfarrow/ceng450_rf_and_alu-master/ALU8_16TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package attributes
Compiling package std_logic_misc
Compiling package numeric_std
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavior of entity test_alu
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/mfarrow/ceng450_rf_and_alu-master/test_alu_isim_beh.exe
Fuse Memory Usage: 36600 KB
Fuse CPU Usage: 373 ms
