// Seed: 2577419883
module module_0 (
    input  tri1  id_0,
    input  tri   id_1
    , id_7,
    output wand  id_2,
    input  wand  id_3,
    output uwire id_4,
    input  tri0  id_5
);
  assign id_4 = id_1;
  logic id_8;
  assign id_4 = id_5;
  id_9 :
  assert property (@(posedge id_0) 1 + (1'b0 ? id_0 * id_0 : id_8[-1 : 1]))
  else $clog2(61);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    output wand id_0,
    output supply1 id_1,
    input wor _id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri0 id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input wand id_9,
    output tri0 id_10
);
  wire [-1 : id_2] id_12;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_1,
      id_9,
      id_4,
      id_6
  );
endmodule
