#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001caad6e2ce0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v000001caad7531d0_0 .net "Sign", 0 0, v000001caad6eeb00_0;  1 drivers
v000001caad753270_0 .var "a", 31 0;
v000001caad753e50_0 .net "alu_control", 3 0, v000001caad62c570_0;  1 drivers
v000001caad753450_0 .var "alu_op", 1 0;
v000001caad753590_0 .var "b", 31 0;
v000001caad753630_0 .var "funct3", 2 0;
v000001caad7536d0_0 .var "funct7b5", 0 0;
v000001caad754820_0 .var "opb5", 0 0;
v000001caad755ae0_0 .net "result", 31 0, v000001caad753b30_0;  1 drivers
v000001caad755180_0 .net "zero", 0 0, v000001caad753bd0_0;  1 drivers
S_000001caad6ee790 .scope module, "alu_dec_inst" "alu_decode" 2 15, 3 1 0, S_000001caad6e2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /OUTPUT 4 "alu_control";
L_000001caad6d54a0 .functor AND 1, v000001caad7536d0_0, v000001caad754820_0, C4<1>, C4<1>;
v000001caad6b34d0_0 .net "RtypeSub", 0 0, L_000001caad6d54a0;  1 drivers
v000001caad62c570_0 .var "alu_control", 3 0;
v000001caad6d64b0_0 .net "alu_op", 1 0, v000001caad753450_0;  1 drivers
v000001caad6ee920_0 .net "funct3", 2 0, v000001caad753630_0;  1 drivers
v000001caad6ee9c0_0 .net "funct7b5", 0 0, v000001caad7536d0_0;  1 drivers
v000001caad6eea60_0 .net "opb5", 0 0, v000001caad754820_0;  1 drivers
E_000001caad6dda60 .event anyedge, v000001caad6d64b0_0, v000001caad6ee920_0, v000001caad6b34d0_0, v000001caad6ee9c0_0;
S_000001caad6ea4f0 .scope module, "alu_inst" "ALU" 2 23, 4 1 0, S_000001caad6e2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "Sign";
L_000001caad6d4be0 .functor NOT 32, v000001caad753590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001caad6eeb00_0 .var "Sign", 0 0;
v000001caad6ea680_0 .net *"_ivl_1", 0 0, L_000001caad755cc0;  1 drivers
v000001caad753ef0_0 .net *"_ivl_10", 31 0, L_000001caad755a40;  1 drivers
L_000001caad7a0088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001caad753810_0 .net *"_ivl_13", 30 0, L_000001caad7a0088;  1 drivers
v000001caad7538b0_0 .net *"_ivl_2", 31 0, L_000001caad6d4be0;  1 drivers
v000001caad753770_0 .net *"_ivl_4", 31 0, L_000001caad754be0;  1 drivers
v000001caad753950_0 .net *"_ivl_6", 31 0, L_000001caad754e60;  1 drivers
v000001caad753a90_0 .net *"_ivl_9", 0 0, L_000001caad7548c0;  1 drivers
v000001caad7539f0_0 .net "a", 31 0, v000001caad753270_0;  1 drivers
v000001caad7534f0_0 .net "alu_control", 3 0, v000001caad62c570_0;  alias, 1 drivers
v000001caad7533b0_0 .net "b", 31 0, v000001caad753590_0;  1 drivers
v000001caad753b30_0 .var "result", 31 0;
v000001caad753f90_0 .net "sum", 31 0, L_000001caad755860;  1 drivers
v000001caad753bd0_0 .var "zero", 0 0;
E_000001caad6ddb60/0 .event anyedge, v000001caad62c570_0, v000001caad753f90_0, v000001caad7539f0_0, v000001caad7533b0_0;
E_000001caad6ddb60/1 .event anyedge, v000001caad753b30_0;
E_000001caad6ddb60 .event/or E_000001caad6ddb60/0, E_000001caad6ddb60/1;
L_000001caad755cc0 .part v000001caad62c570_0, 0, 1;
L_000001caad754be0 .functor MUXZ 32, v000001caad753590_0, L_000001caad6d4be0, L_000001caad755cc0, C4<>;
L_000001caad754e60 .arith/sum 32, v000001caad753270_0, L_000001caad754be0;
L_000001caad7548c0 .part v000001caad62c570_0, 0, 1;
L_000001caad755a40 .concat [ 1 31 0 0], L_000001caad7548c0, L_000001caad7a0088;
L_000001caad755860 .arith/sum 32, L_000001caad754e60, L_000001caad755a40;
S_000001caad6ea720 .scope task, "print_result" "print_result" 2 32, 2 32 0, S_000001caad6e2ce0;
 .timescale -9 -12;
v000001caad753c70_0 .var "a_in", 31 0;
v000001caad753090_0 .var "alu_op_in", 1 0;
v000001caad753d10_0 .var "b_in", 31 0;
v000001caad753db0_0 .var "funct3_in", 2 0;
v000001caad753130_0 .var "funct7b5_in", 0 0;
v000001caad753310_0 .var "opb5_in", 0 0;
TD_testbench.print_result ;
    %load/vec4 v000001caad753c70_0;
    %store/vec4 v000001caad753270_0, 0, 32;
    %load/vec4 v000001caad753d10_0;
    %store/vec4 v000001caad753590_0, 0, 32;
    %load/vec4 v000001caad753db0_0;
    %store/vec4 v000001caad753630_0, 0, 3;
    %load/vec4 v000001caad753130_0;
    %store/vec4 v000001caad7536d0_0, 0, 1;
    %load/vec4 v000001caad753310_0;
    %store/vec4 v000001caad754820_0, 0, 1;
    %load/vec4 v000001caad753090_0;
    %store/vec4 v000001caad753450_0, 0, 2;
    %delay 5000, 0;
    %vpi_call 2 44 "$display", "a=%0d, b=%0d, funct3=%b, funct7b5=%b, opb5=%b, alu_op=%b => alu_control=%b, result=%0d, zero=%b, Sign=%b", v000001caad753270_0, v000001caad753590_0, v000001caad753630_0, v000001caad7536d0_0, v000001caad754820_0, v000001caad753450_0, v000001caad753e50_0, v000001caad755ae0_0, v000001caad755180_0, v000001caad7531d0_0 {0 0 0};
    %end;
    .scope S_000001caad6ee790;
T_1 ;
    %wait E_000001caad6dda60;
    %load/vec4 v000001caad6d64b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v000001caad6ee920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001caad62c570_0, 0, 4;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v000001caad6b34d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v000001caad62c570_0, 0, 4;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001caad62c570_0, 0, 4;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001caad62c570_0, 0, 4;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001caad62c570_0, 0, 4;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001caad62c570_0, 0, 4;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v000001caad6ee9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v000001caad62c570_0, 0, 4;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001caad62c570_0, 0, 4;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001caad62c570_0, 0, 4;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001caad62c570_0, 0, 4;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001caad62c570_0, 0, 4;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001caad6ea4f0;
T_2 ;
    %wait E_000001caad6ddb60;
    %load/vec4 v000001caad7534f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001caad753b30_0, 0, 32;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v000001caad753f90_0;
    %store/vec4 v000001caad753b30_0, 0, 32;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v000001caad753f90_0;
    %store/vec4 v000001caad753b30_0, 0, 32;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v000001caad7539f0_0;
    %load/vec4 v000001caad7533b0_0;
    %and;
    %store/vec4 v000001caad753b30_0, 0, 32;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v000001caad7539f0_0;
    %load/vec4 v000001caad7533b0_0;
    %or;
    %store/vec4 v000001caad753b30_0, 0, 32;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v000001caad7539f0_0;
    %load/vec4 v000001caad7533b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001caad753b30_0, 0, 32;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v000001caad7539f0_0;
    %load/vec4 v000001caad7533b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %store/vec4 v000001caad753b30_0, 0, 32;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v000001caad7539f0_0;
    %load/vec4 v000001caad7533b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v000001caad753b30_0, 0, 32;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v000001caad7539f0_0;
    %load/vec4 v000001caad7533b0_0;
    %xor;
    %store/vec4 v000001caad753b30_0, 0, 32;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v000001caad7539f0_0;
    %load/vec4 v000001caad7533b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001caad753b30_0, 0, 32;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v000001caad7539f0_0;
    %load/vec4 v000001caad7533b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001caad753b30_0, 0, 32;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %load/vec4 v000001caad753b30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001caad753bd0_0, 0, 1;
    %load/vec4 v000001caad753b30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001caad6eeb00_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001caad6e2ce0;
T_3 ;
    %vpi_call 2 50 "$display", "----- Testing ALU & alu_decode -----" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001caad753c70_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001caad753d10_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001caad753db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001caad753130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001caad753090_0, 0, 2;
    %fork TD_testbench.print_result, S_000001caad6ea720;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001caad753c70_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001caad753d10_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001caad753db0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001caad753090_0, 0, 2;
    %fork TD_testbench.print_result, S_000001caad6ea720;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v000001caad753c70_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v000001caad753d10_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001caad753db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001caad753130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001caad753090_0, 0, 2;
    %fork TD_testbench.print_result, S_000001caad6ea720;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v000001caad753c70_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v000001caad753d10_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001caad753db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001caad753130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001caad753090_0, 0, 2;
    %fork TD_testbench.print_result, S_000001caad6ea720;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001caad753c70_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001caad753d10_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001caad753db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001caad753130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001caad753090_0, 0, 2;
    %fork TD_testbench.print_result, S_000001caad6ea720;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001caad753c70_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001caad753d10_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001caad753db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001caad753130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001caad753090_0, 0, 2;
    %fork TD_testbench.print_result, S_000001caad6ea720;
    %join;
    %pushi/vec4 2863289685, 0, 32;
    %store/vec4 v000001caad753c70_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v000001caad753d10_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001caad753db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001caad753130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001caad753090_0, 0, 2;
    %fork TD_testbench.print_result, S_000001caad6ea720;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001caad753c70_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001caad753d10_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001caad753db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001caad753130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001caad753090_0, 0, 2;
    %fork TD_testbench.print_result, S_000001caad6ea720;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001caad753c70_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001caad753d10_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001caad753db0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001caad753130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001caad753090_0, 0, 2;
    %fork TD_testbench.print_result, S_000001caad6ea720;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001caad753c70_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001caad753d10_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001caad753db0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001caad753310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001caad753090_0, 0, 2;
    %fork TD_testbench.print_result, S_000001caad6ea720;
    %join;
    %vpi_call 2 73 "$display", "----- End of Tests -----" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\ALU_Decode_tb.v";
    ".\ALU_Decode.v";
    ".\ALU.v";
