
*** Running vivado
    with args -log soc_project_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_project_processing_system7_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_project_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1318.816 ; gain = 85.000 ; free physical = 4100 ; free virtual = 13404
INFO: [Synth 8-638] synthesizing module 'soc_project_processing_system7_0_0' [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_processing_system7_0_0/synth/soc_project_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'soc_project_processing_system7_0_0' (5#1) [/home/adadek/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_processing_system7_0_0/synth/soc_project_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1361.355 ; gain = 127.539 ; free physical = 4123 ; free virtual = 13427
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1361.355 ; gain = 127.539 ; free physical = 4104 ; free virtual = 13408
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1635.098 ; gain = 1.000 ; free physical = 3645 ; free virtual = 12950
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1635.098 ; gain = 401.281 ; free physical = 3730 ; free virtual = 13034
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1635.098 ; gain = 401.281 ; free physical = 3730 ; free virtual = 13034
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1635.098 ; gain = 401.281 ; free physical = 3728 ; free virtual = 13032
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1635.098 ; gain = 401.281 ; free physical = 3717 ; free virtual = 13021
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1650.113 ; gain = 416.297 ; free physical = 3702 ; free virtual = 13006
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 1839.113 ; gain = 605.297 ; free physical = 3907 ; free virtual = 13211
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 1859.121 ; gain = 625.305 ; free physical = 3894 ; free virtual = 13198
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 1867.129 ; gain = 633.312 ; free physical = 3891 ; free virtual = 13195
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.316 ; free physical = 3886 ; free virtual = 13191
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.316 ; free physical = 3886 ; free virtual = 13191
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.316 ; free physical = 3886 ; free virtual = 13191
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.316 ; free physical = 3886 ; free virtual = 13191
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.316 ; free physical = 3886 ; free virtual = 13191
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.316 ; free physical = 3887 ; free virtual = 13191

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.316 ; free physical = 3887 ; free virtual = 13191
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1870.129 ; gain = 662.137 ; free physical = 4074 ; free virtual = 13379
