<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - output.info - js/src/jit/x86-shared/Assembler-x86-shared.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">js/src/jit/x86-shared</a> - Assembler-x86-shared.h<span style="font-size: 80%;"> (source / <a href="Assembler-x86-shared.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">output.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">428</td>
            <td class="headerCovTableEntry">2260</td>
            <td class="headerCovTableEntryLo">18.9 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-07-14 16:53:18</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">109</td>
            <td class="headerCovTableEntry">416</td>
            <td class="headerCovTableEntryLo">26.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 4 -*-</a>
<span class="lineNum">       2 </span>            :  * vim: set ts=8 sts=4 et sw=4 tw=99:
<span class="lineNum">       3 </span>            :  * This Source Code Form is subject to the terms of the Mozilla Public
<span class="lineNum">       4 </span>            :  * License, v. 2.0. If a copy of the MPL was not distributed with this
<span class="lineNum">       5 </span>            :  * file, You can obtain one at http://mozilla.org/MPL/2.0/. */
<span class="lineNum">       6 </span>            : 
<span class="lineNum">       7 </span>            : #ifndef jit_x86_shared_Assembler_x86_shared_h
<span class="lineNum">       8 </span>            : #define jit_x86_shared_Assembler_x86_shared_h
<span class="lineNum">       9 </span>            : 
<span class="lineNum">      10 </span>            : #include &lt;cstddef&gt;
<span class="lineNum">      11 </span>            : 
<span class="lineNum">      12 </span>            : #include &quot;jit/shared/Assembler-shared.h&quot;
<span class="lineNum">      13 </span>            : 
<span class="lineNum">      14 </span>            : #if defined(JS_CODEGEN_X86)
<span class="lineNum">      15 </span>            : # include &quot;jit/x86/BaseAssembler-x86.h&quot;
<span class="lineNum">      16 </span>            : #elif defined(JS_CODEGEN_X64)
<span class="lineNum">      17 </span>            : # include &quot;jit/x64/BaseAssembler-x64.h&quot;
<span class="lineNum">      18 </span>            : #else
<span class="lineNum">      19 </span>            : # error &quot;Unknown architecture!&quot;
<span class="lineNum">      20 </span>            : #endif
<span class="lineNum">      21 </span>            : 
<span class="lineNum">      22 </span>            : namespace js {
<a name="23"><span class="lineNum">      23 </span>            : namespace jit {</a>
<span class="lineNum">      24 </span>            : 
<a name="25"><span class="lineNum">      25 </span><span class="lineNoCov">          0 : struct ScratchFloat32Scope : public AutoFloatRegisterScope</span></a>
<span class="lineNum">      26 </span>            : {
<span class="lineNum">      27 </span><span class="lineNoCov">          0 :     explicit ScratchFloat32Scope(MacroAssembler&amp; masm)</span>
<span class="lineNum">      28 </span><span class="lineNoCov">          0 :       : AutoFloatRegisterScope(masm, ScratchFloat32Reg)</span>
<span class="lineNum">      29 </span><span class="lineNoCov">          0 :     { }</span>
<a name="30"><span class="lineNum">      30 </span>            : };</a>
<span class="lineNum">      31 </span>            : 
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">         28 : struct ScratchDoubleScope : public AutoFloatRegisterScope</span></a>
<span class="lineNum">      33 </span>            : {
<span class="lineNum">      34 </span><span class="lineCov">         28 :     explicit ScratchDoubleScope(MacroAssembler&amp; masm)</span>
<span class="lineNum">      35 </span><span class="lineCov">         28 :       : AutoFloatRegisterScope(masm, ScratchDoubleReg)</span>
<span class="lineNum">      36 </span><span class="lineCov">         28 :     { }</span>
<a name="37"><span class="lineNum">      37 </span>            : };</a>
<span class="lineNum">      38 </span>            : 
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 : struct ScratchSimd128Scope : public AutoFloatRegisterScope</span></a>
<span class="lineNum">      40 </span>            : {
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :     explicit ScratchSimd128Scope(MacroAssembler&amp; masm)</span>
<span class="lineNum">      42 </span><span class="lineNoCov">          0 :       : AutoFloatRegisterScope(masm, ScratchSimd128Reg)</span>
<span class="lineNum">      43 </span><span class="lineNoCov">          0 :     { }</span>
<span class="lineNum">      44 </span>            : };
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span>            : class Operand
<span class="lineNum">      47 </span>            : {
<span class="lineNum">      48 </span>            :   public:
<span class="lineNum">      49 </span>            :     enum Kind {
<span class="lineNum">      50 </span>            :         REG,
<span class="lineNum">      51 </span>            :         MEM_REG_DISP,
<span class="lineNum">      52 </span>            :         FPREG,
<span class="lineNum">      53 </span>            :         MEM_SCALE,
<span class="lineNum">      54 </span>            :         MEM_ADDRESS32
<span class="lineNum">      55 </span>            :     };
<span class="lineNum">      56 </span>            : 
<span class="lineNum">      57 </span>            :   private:
<span class="lineNum">      58 </span>            :     Kind kind_ : 4;
<span class="lineNum">      59 </span>            :     // Used as a Register::Encoding and a FloatRegister::Encoding.
<span class="lineNum">      60 </span>            :     uint32_t base_ : 5;
<span class="lineNum">      61 </span>            :     Scale scale_ : 3;
<span class="lineNum">      62 </span>            :     // We don't use all 8 bits, of course, but GCC complains if the size of
<span class="lineNum">      63 </span>            :     // this field is smaller than the size of Register::Encoding.
<span class="lineNum">      64 </span>            :     Register::Encoding index_ : 8;
<span class="lineNum">      65 </span>            :     int32_t disp_;
<a name="66"><span class="lineNum">      66 </span>            : </a>
<span class="lineNum">      67 </span>            :   public:
<span class="lineNum">      68 </span><span class="lineCov">      19031 :     explicit Operand(Register reg)</span>
<span class="lineNum">      69 </span><span class="lineCov">      19031 :       : kind_(REG),</span>
<span class="lineNum">      70 </span><span class="lineCov">      19031 :         base_(reg.encoding()),</span>
<span class="lineNum">      71 </span>            :         scale_(TimesOne),
<span class="lineNum">      72 </span>            :         index_(Registers::Invalid),
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">      38062 :         disp_(0)</span></a>
<span class="lineNum">      74 </span><span class="lineCov">      19031 :     { }</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :     explicit Operand(FloatRegister reg)</span>
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :       : kind_(FPREG),</span>
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :         base_(reg.encoding()),</span>
<span class="lineNum">      78 </span>            :         scale_(TimesOne),
<span class="lineNum">      79 </span>            :         index_(Registers::Invalid),
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :         disp_(0)</span></a>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :     { }</span>
<span class="lineNum">      82 </span><span class="lineCov">     427731 :     explicit Operand(const Address&amp; address)</span>
<span class="lineNum">      83 </span><span class="lineCov">     427731 :       : kind_(MEM_REG_DISP),</span>
<span class="lineNum">      84 </span><span class="lineCov">     427731 :         base_(address.base.encoding()),</span>
<span class="lineNum">      85 </span>            :         scale_(TimesOne),
<span class="lineNum">      86 </span>            :         index_(Registers::Invalid),
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">     855465 :         disp_(address.offset)</span></a>
<span class="lineNum">      88 </span><span class="lineCov">     427734 :     { }</span>
<span class="lineNum">      89 </span><span class="lineCov">       1166 :     explicit Operand(const BaseIndex&amp; address)</span>
<span class="lineNum">      90 </span><span class="lineCov">       1166 :       : kind_(MEM_SCALE),</span>
<span class="lineNum">      91 </span><span class="lineCov">       1166 :         base_(address.base.encoding()),</span>
<span class="lineNum">      92 </span><span class="lineCov">       1166 :         scale_(address.scale),</span>
<span class="lineNum">      93 </span><span class="lineCov">       1166 :         index_(address.index.encoding()),</span>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">       4664 :         disp_(address.offset)</span></a>
<span class="lineNum">      95 </span><span class="lineCov">       1166 :     { }</span>
<span class="lineNum">      96 </span><span class="lineCov">         28 :     Operand(Register base, Register index, Scale scale, int32_t disp = 0)</span>
<span class="lineNum">      97 </span><span class="lineCov">         28 :       : kind_(MEM_SCALE),</span>
<span class="lineNum">      98 </span><span class="lineCov">         28 :         base_(base.encoding()),</span>
<span class="lineNum">      99 </span>            :         scale_(scale),
<span class="lineNum">     100 </span><span class="lineCov">         28 :         index_(index.encoding()),</span>
<a name="101"><span class="lineNum">     101 </span><span class="lineCov">         84 :         disp_(disp)</span></a>
<span class="lineNum">     102 </span><span class="lineCov">         28 :     { }</span>
<span class="lineNum">     103 </span><span class="lineCov">      24427 :     Operand(Register reg, int32_t disp)</span>
<span class="lineNum">     104 </span><span class="lineCov">      24427 :       : kind_(MEM_REG_DISP),</span>
<span class="lineNum">     105 </span><span class="lineCov">      24427 :         base_(reg.encoding()),</span>
<span class="lineNum">     106 </span>            :         scale_(TimesOne),
<span class="lineNum">     107 </span>            :         index_(Registers::Invalid),
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">      48854 :         disp_(disp)</span></a>
<span class="lineNum">     109 </span><span class="lineCov">      24427 :     { }</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :     explicit Operand(AbsoluteAddress address)</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :       : kind_(MEM_ADDRESS32),</span>
<span class="lineNum">     112 </span>            :         base_(Registers::Invalid),
<span class="lineNum">     113 </span>            :         scale_(TimesOne),
<span class="lineNum">     114 </span>            :         index_(Registers::Invalid),
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         disp_(X86Encoding::AddressImmediate(address.addr))</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :     { }</span>
<span class="lineNum">     117 </span>            :     explicit Operand(PatchedAbsoluteAddress address)
<span class="lineNum">     118 </span>            :       : kind_(MEM_ADDRESS32),
<span class="lineNum">     119 </span>            :         base_(Registers::Invalid),
<span class="lineNum">     120 </span>            :         scale_(TimesOne),
<span class="lineNum">     121 </span>            :         index_(Registers::Invalid),
<span class="lineNum">     122 </span>            :         disp_(X86Encoding::AddressImmediate(address.addr))
<a name="123"><span class="lineNum">     123 </span>            :     { }</a>
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :     Address toAddress() const {</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(kind() == MEM_REG_DISP);</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         return Address(Register::FromCode(base()), disp());</span>
<a name="128"><span class="lineNum">     128 </span>            :     }</a>
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :     BaseIndex toBaseIndex() const {</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(kind() == MEM_SCALE);</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         return BaseIndex(Register::FromCode(base()), Register::FromCode(index()), scale(), disp());</span>
<a name="133"><span class="lineNum">     133 </span>            :     }</a>
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span><span class="lineCov">    1404363 :     Kind kind() const {</span>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">    1404363 :         return kind_;</span></a>
<span class="lineNum">     137 </span>            :     }
<span class="lineNum">     138 </span><span class="lineCov">      19165 :     Register::Encoding reg() const {</span>
<span class="lineNum">     139 </span><span class="lineCov">      19165 :         MOZ_ASSERT(kind() == REG);</span>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">      19165 :         return Register::Encoding(base_);</span></a>
<span class="lineNum">     141 </span>            :     }
<span class="lineNum">     142 </span><span class="lineCov">     453885 :     Register::Encoding base() const {</span>
<span class="lineNum">     143 </span><span class="lineCov">     453885 :         MOZ_ASSERT(kind() == MEM_REG_DISP || kind() == MEM_SCALE);</span>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">     453872 :         return Register::Encoding(base_);</span></a>
<span class="lineNum">     145 </span>            :     }
<span class="lineNum">     146 </span><span class="lineCov">       1195 :     Register::Encoding index() const {</span>
<span class="lineNum">     147 </span><span class="lineCov">       1195 :         MOZ_ASSERT(kind() == MEM_SCALE);</span>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">       1195 :         return index_;</span></a>
<span class="lineNum">     149 </span>            :     }
<span class="lineNum">     150 </span><span class="lineCov">       1194 :     Scale scale() const {</span>
<span class="lineNum">     151 </span><span class="lineCov">       1194 :         MOZ_ASSERT(kind() == MEM_SCALE);</span>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">       1194 :         return scale_;</span></a>
<span class="lineNum">     153 </span>            :     }
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :     FloatRegister::Encoding fpu() const {</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(kind() == FPREG);</span>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :         return FloatRegister::Encoding(base_);</span></a>
<span class="lineNum">     157 </span>            :     }
<span class="lineNum">     158 </span><span class="lineCov">     453369 :     int32_t disp() const {</span>
<span class="lineNum">     159 </span><span class="lineCov">     453369 :         MOZ_ASSERT(kind() == MEM_REG_DISP || kind() == MEM_SCALE);</span>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">     453355 :         return disp_;</span></a>
<span class="lineNum">     161 </span>            :     }
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :     void* address() const {</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(kind() == MEM_ADDRESS32);</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         return reinterpret_cast&lt;void*&gt;(disp_);</span>
<a name="165"><span class="lineNum">     165 </span>            :     }</a>
<span class="lineNum">     166 </span>            : 
<span class="lineNum">     167 </span><span class="lineCov">        665 :     bool containsReg(Register r) const {</span>
<span class="lineNum">     168 </span><span class="lineCov">        665 :         switch (kind()) {</span>
<span class="lineNum">     169 </span><span class="lineCov">        155 :           case REG:          return r.encoding() == reg();</span>
<span class="lineNum">     170 </span><span class="lineCov">        507 :           case MEM_REG_DISP: return r.encoding() == base();</span>
<span class="lineNum">     171 </span><span class="lineCov">          3 :           case MEM_SCALE:    return r.encoding() == base() || r.encoding() == index();</span>
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :           default:           return false;</span>
<span class="lineNum">     173 </span>            :         }
<span class="lineNum">     174 </span>            :     }
<span class="lineNum">     175 </span>            : };
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span>            : inline Imm32
<span class="lineNum">     178 </span>            : Imm64::firstHalf() const
<span class="lineNum">     179 </span>            : {
<span class="lineNum">     180 </span>            :     return low();
<span class="lineNum">     181 </span>            : }
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span>            : inline Imm32
<span class="lineNum">     184 </span>            : Imm64::secondHalf() const
<span class="lineNum">     185 </span>            : {
<span class="lineNum">     186 </span>            :     return hi();
<span class="lineNum">     187 </span>            : }
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span>            : class CPUInfo
<span class="lineNum">     190 </span>            : {
<span class="lineNum">     191 </span>            :   public:
<span class="lineNum">     192 </span>            :     // As the SSE's were introduced in order, the presence of a later SSE implies
<span class="lineNum">     193 </span>            :     // the presence of an earlier SSE. For example, SSE4_2 support implies SSE2 support.
<span class="lineNum">     194 </span>            :     enum SSEVersion {
<span class="lineNum">     195 </span>            :         UnknownSSE = 0,
<span class="lineNum">     196 </span>            :         NoSSE = 1,
<span class="lineNum">     197 </span>            :         SSE = 2,
<span class="lineNum">     198 </span>            :         SSE2 = 3,
<span class="lineNum">     199 </span>            :         SSE3 = 4,
<span class="lineNum">     200 </span>            :         SSSE3 = 5,
<span class="lineNum">     201 </span>            :         SSE4_1 = 6,
<span class="lineNum">     202 </span>            :         SSE4_2 = 7
<a name="203"><span class="lineNum">     203 </span>            :     };</a>
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :     static SSEVersion GetSSEVersion() {</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         if (maxSSEVersion == UnknownSSE)</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :             SetSSEVersion();</span>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(maxSSEVersion != UnknownSSE);</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         MOZ_ASSERT_IF(maxEnabledSSEVersion != UnknownSSE, maxSSEVersion &lt;= maxEnabledSSEVersion);</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         return maxSSEVersion;</span>
<a name="212"><span class="lineNum">     212 </span>            :     }</a>
<span class="lineNum">     213 </span>            : 
<span class="lineNum">     214 </span><span class="lineCov">       4503 :     static bool IsAVXPresent() {</span>
<span class="lineNum">     215 </span><span class="lineCov">       4503 :         if (MOZ_UNLIKELY(maxSSEVersion == UnknownSSE))</span>
<span class="lineNum">     216 </span><span class="lineCov">          3 :             SetSSEVersion();</span>
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span><span class="lineCov">       4503 :         MOZ_ASSERT_IF(!avxEnabled, !avxPresent);</span>
<span class="lineNum">     219 </span><span class="lineCov">       4503 :         return avxPresent;</span>
<span class="lineNum">     220 </span>            :     }
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span>            :   private:
<span class="lineNum">     223 </span>            :     static SSEVersion maxSSEVersion;
<span class="lineNum">     224 </span>            :     static SSEVersion maxEnabledSSEVersion;
<span class="lineNum">     225 </span>            :     static bool avxPresent;
<span class="lineNum">     226 </span>            :     static bool avxEnabled;
<span class="lineNum">     227 </span>            :     static bool popcntPresent;
<span class="lineNum">     228 </span>            :     static bool needAmdBugWorkaround;
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span>            :     static void SetSSEVersion();
<a name="231"><span class="lineNum">     231 </span>            : </a>
<span class="lineNum">     232 </span>            :   public:
<span class="lineNum">     233 </span><span class="lineCov">     355998 :     static bool IsSSE2Present() {</span>
<span class="lineNum">     234 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">     235 </span><span class="lineCov">     355998 :         return true;</span>
<span class="lineNum">     236 </span>            : #else
<span class="lineNum">     237 </span>            :         return GetSSEVersion() &gt;= SSE2;
<a name="238"><span class="lineNum">     238 </span>            : #endif</a>
<a name="239"><span class="lineNum">     239 </span>            :     }</a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :     static bool IsSSE3Present()  { return GetSSEVersion() &gt;= SSE3; }</span></a>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :     static bool IsSSSE3Present() { return GetSSEVersion() &gt;= SSSE3; }</span>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :     static bool IsSSE41Present() { return GetSSEVersion() &gt;= SSE4_1; }</span></a>
<a name="243"><span class="lineNum">     243 </span>            :     static bool IsSSE42Present() { return GetSSEVersion() &gt;= SSE4_2; }</a>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :     static bool IsPOPCNTPresent() { return popcntPresent; }</span>
<span class="lineNum">     245 </span><span class="lineCov">        375 :     static bool NeedAmdBugWorkaround() { return needAmdBugWorkaround; }</span>
<span class="lineNum">     246 </span>            : 
<span class="lineNum">     247 </span>            :     static void SetSSE3Disabled() { maxEnabledSSEVersion = SSE2; avxEnabled = false; }
<span class="lineNum">     248 </span>            :     static void SetSSE4Disabled() { maxEnabledSSEVersion = SSSE3; avxEnabled = false; }
<span class="lineNum">     249 </span>            :     static void SetAVXEnabled() { avxEnabled = true; }
<a name="250"><span class="lineNum">     250 </span>            : };</a>
<span class="lineNum">     251 </span>            : 
<span class="lineNum">     252 </span><span class="lineCov">       4503 : class AssemblerX86Shared : public AssemblerShared</span>
<span class="lineNum">     253 </span>            : {
<span class="lineNum">     254 </span>            :   protected:
<span class="lineNum">     255 </span>            :     struct RelativePatch {
<span class="lineNum">     256 </span>            :         int32_t offset;
<span class="lineNum">     257 </span>            :         void* target;
<a name="258"><span class="lineNum">     258 </span>            :         Relocation::Kind kind;</a>
<span class="lineNum">     259 </span>            : 
<span class="lineNum">     260 </span><span class="lineCov">      19650 :         RelativePatch(int32_t offset, void* target, Relocation::Kind kind)</span>
<span class="lineNum">     261 </span><span class="lineCov">      19650 :           : offset(offset),</span>
<span class="lineNum">     262 </span>            :             target(target),
<span class="lineNum">     263 </span><span class="lineCov">      19650 :             kind(kind)</span>
<span class="lineNum">     264 </span><span class="lineCov">      19650 :         { }</span>
<span class="lineNum">     265 </span>            :     };
<span class="lineNum">     266 </span>            : 
<span class="lineNum">     267 </span>            :     Vector&lt;RelativePatch, 8, SystemAllocPolicy&gt; jumps_;
<span class="lineNum">     268 </span>            :     CompactBufferWriter jumpRelocations_;
<a name="269"><span class="lineNum">     269 </span>            :     CompactBufferWriter dataRelocations_;</a>
<span class="lineNum">     270 </span>            : 
<span class="lineNum">     271 </span><span class="lineCov">       4213 :     void writeDataRelocation(ImmGCPtr ptr) {</span>
<span class="lineNum">     272 </span><span class="lineCov">       4213 :         if (ptr.value) {</span>
<span class="lineNum">     273 </span><span class="lineCov">       4213 :             if (gc::IsInsideNursery(ptr.value))</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 embedsNurseryPointers_ = true;</span>
<span class="lineNum">     275 </span><span class="lineCov">       4213 :             dataRelocations_.writeUnsigned(masm.currentOffset());</span>
<span class="lineNum">     276 </span>            :         }
<span class="lineNum">     277 </span><span class="lineCov">       4213 :     }</span>
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span>            :   protected:
<span class="lineNum">     280 </span>            :     X86Encoding::BaseAssemblerSpecific masm;
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span>            :     typedef X86Encoding::JmpSrc JmpSrc;
<span class="lineNum">     283 </span>            :     typedef X86Encoding::JmpDst JmpDst;
<a name="284"><span class="lineNum">     284 </span>            : </a>
<span class="lineNum">     285 </span>            :   public:
<span class="lineNum">     286 </span><span class="lineCov">       4503 :     AssemblerX86Shared()</span>
<span class="lineNum">     287 </span><span class="lineCov">       4503 :     {</span>
<span class="lineNum">     288 </span><span class="lineCov">       4503 :         if (!HasAVX())</span>
<span class="lineNum">     289 </span><span class="lineCov">       4503 :             masm.disableVEX();</span>
<span class="lineNum">     290 </span><span class="lineCov">       4503 :     }</span>
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span>            :     enum Condition {
<span class="lineNum">     293 </span>            :         Equal = X86Encoding::ConditionE,
<span class="lineNum">     294 </span>            :         NotEqual = X86Encoding::ConditionNE,
<span class="lineNum">     295 </span>            :         Above = X86Encoding::ConditionA,
<span class="lineNum">     296 </span>            :         AboveOrEqual = X86Encoding::ConditionAE,
<span class="lineNum">     297 </span>            :         Below = X86Encoding::ConditionB,
<span class="lineNum">     298 </span>            :         BelowOrEqual = X86Encoding::ConditionBE,
<span class="lineNum">     299 </span>            :         GreaterThan = X86Encoding::ConditionG,
<span class="lineNum">     300 </span>            :         GreaterThanOrEqual = X86Encoding::ConditionGE,
<span class="lineNum">     301 </span>            :         LessThan = X86Encoding::ConditionL,
<span class="lineNum">     302 </span>            :         LessThanOrEqual = X86Encoding::ConditionLE,
<span class="lineNum">     303 </span>            :         Overflow = X86Encoding::ConditionO,
<span class="lineNum">     304 </span>            :         CarrySet = X86Encoding::ConditionC,
<span class="lineNum">     305 </span>            :         CarryClear = X86Encoding::ConditionNC,
<span class="lineNum">     306 </span>            :         Signed = X86Encoding::ConditionS,
<span class="lineNum">     307 </span>            :         NotSigned = X86Encoding::ConditionNS,
<span class="lineNum">     308 </span>            :         Zero = X86Encoding::ConditionE,
<span class="lineNum">     309 </span>            :         NonZero = X86Encoding::ConditionNE,
<span class="lineNum">     310 </span>            :         Parity = X86Encoding::ConditionP,
<span class="lineNum">     311 </span>            :         NoParity = X86Encoding::ConditionNP
<span class="lineNum">     312 </span>            :     };
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span>            :     // If this bit is set, the vucomisd operands have to be inverted.
<span class="lineNum">     315 </span>            :     static const int DoubleConditionBitInvert = 0x10;
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span>            :     // Bit set when a DoubleCondition does not map to a single x86 condition.
<span class="lineNum">     318 </span>            :     // The macro assembler has to special-case these conditions.
<span class="lineNum">     319 </span>            :     static const int DoubleConditionBitSpecial = 0x20;
<span class="lineNum">     320 </span>            :     static const int DoubleConditionBits = DoubleConditionBitInvert | DoubleConditionBitSpecial;
<span class="lineNum">     321 </span>            : 
<span class="lineNum">     322 </span>            :     enum DoubleCondition {
<span class="lineNum">     323 </span>            :         // These conditions will only evaluate to true if the comparison is ordered - i.e. neither operand is NaN.
<span class="lineNum">     324 </span>            :         DoubleOrdered = NoParity,
<span class="lineNum">     325 </span>            :         DoubleEqual = Equal | DoubleConditionBitSpecial,
<span class="lineNum">     326 </span>            :         DoubleNotEqual = NotEqual,
<span class="lineNum">     327 </span>            :         DoubleGreaterThan = Above,
<span class="lineNum">     328 </span>            :         DoubleGreaterThanOrEqual = AboveOrEqual,
<span class="lineNum">     329 </span>            :         DoubleLessThan = Above | DoubleConditionBitInvert,
<span class="lineNum">     330 </span>            :         DoubleLessThanOrEqual = AboveOrEqual | DoubleConditionBitInvert,
<span class="lineNum">     331 </span>            :         // If either operand is NaN, these conditions always evaluate to true.
<span class="lineNum">     332 </span>            :         DoubleUnordered = Parity,
<span class="lineNum">     333 </span>            :         DoubleEqualOrUnordered = Equal,
<span class="lineNum">     334 </span>            :         DoubleNotEqualOrUnordered = NotEqual | DoubleConditionBitSpecial,
<span class="lineNum">     335 </span>            :         DoubleGreaterThanOrUnordered = Below | DoubleConditionBitInvert,
<span class="lineNum">     336 </span>            :         DoubleGreaterThanOrEqualOrUnordered = BelowOrEqual | DoubleConditionBitInvert,
<span class="lineNum">     337 </span>            :         DoubleLessThanOrUnordered = Below,
<span class="lineNum">     338 </span>            :         DoubleLessThanOrEqualOrUnordered = BelowOrEqual
<span class="lineNum">     339 </span>            :     };
<span class="lineNum">     340 </span>            : 
<span class="lineNum">     341 </span>            :     enum NaNCond {
<span class="lineNum">     342 </span>            :         NaN_HandledByCond,
<span class="lineNum">     343 </span>            :         NaN_IsTrue,
<span class="lineNum">     344 </span>            :         NaN_IsFalse
<span class="lineNum">     345 </span>            :     };
<span class="lineNum">     346 </span>            : 
<span class="lineNum">     347 </span>            :     // If the primary condition returned by ConditionFromDoubleCondition doesn't
<span class="lineNum">     348 </span>            :     // handle NaNs properly, return NaN_IsFalse if the comparison should be
<span class="lineNum">     349 </span>            :     // overridden to return false on NaN, NaN_IsTrue if it should be overridden
<a name="350"><span class="lineNum">     350 </span>            :     // to return true on NaN, or NaN_HandledByCond if no secondary check is</a>
<span class="lineNum">     351 </span>            :     // needed.
<span class="lineNum">     352 </span><span class="lineCov">         11 :     static inline NaNCond NaNCondFromDoubleCondition(DoubleCondition cond) {</span>
<span class="lineNum">     353 </span><span class="lineCov">         11 :         switch (cond) {</span>
<span class="lineNum">     354 </span>            :           case DoubleOrdered:
<span class="lineNum">     355 </span>            :           case DoubleNotEqual:
<span class="lineNum">     356 </span>            :           case DoubleGreaterThan:
<span class="lineNum">     357 </span>            :           case DoubleGreaterThanOrEqual:
<span class="lineNum">     358 </span>            :           case DoubleLessThan:
<span class="lineNum">     359 </span>            :           case DoubleLessThanOrEqual:
<span class="lineNum">     360 </span>            :           case DoubleUnordered:
<span class="lineNum">     361 </span>            :           case DoubleEqualOrUnordered:
<span class="lineNum">     362 </span>            :           case DoubleGreaterThanOrUnordered:
<span class="lineNum">     363 </span>            :           case DoubleGreaterThanOrEqualOrUnordered:
<span class="lineNum">     364 </span>            :           case DoubleLessThanOrUnordered:
<span class="lineNum">     365 </span>            :           case DoubleLessThanOrEqualOrUnordered:
<span class="lineNum">     366 </span><span class="lineCov">          5 :             return NaN_HandledByCond;</span>
<span class="lineNum">     367 </span>            :           case DoubleEqual:
<span class="lineNum">     368 </span><span class="lineCov">          3 :             return NaN_IsFalse;</span>
<span class="lineNum">     369 </span>            :           case DoubleNotEqualOrUnordered:
<span class="lineNum">     370 </span><span class="lineCov">          3 :             return NaN_IsTrue;</span>
<span class="lineNum">     371 </span>            :         }
<span class="lineNum">     372 </span>            : 
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unknown double condition&quot;);</span>
<span class="lineNum">     374 </span>            :     }
<span class="lineNum">     375 </span>            : 
<span class="lineNum">     376 </span>            :     static void StaticAsserts() {
<span class="lineNum">     377 </span>            :         // DoubleConditionBits should not interfere with x86 condition codes.
<span class="lineNum">     378 </span>            :         JS_STATIC_ASSERT(!((Equal | NotEqual | Above | AboveOrEqual | Below |
<span class="lineNum">     379 </span>            :                             BelowOrEqual | Parity | NoParity) &amp; DoubleConditionBits));
<span class="lineNum">     380 </span>            :     }
<span class="lineNum">     381 </span>            : 
<span class="lineNum">     382 </span>            :     static Condition InvertCondition(Condition cond);
<span class="lineNum">     383 </span>            :     static Condition UnsignedCondition(Condition cond);
<span class="lineNum">     384 </span>            :     static Condition ConditionWithoutEqual(Condition cond);
<span class="lineNum">     385 </span>            : 
<span class="lineNum">     386 </span>            :     static DoubleCondition InvertCondition(DoubleCondition cond);
<span class="lineNum">     387 </span>            : 
<span class="lineNum">     388 </span>            :     // Return the primary condition to test. Some primary conditions may not
<a name="389"><span class="lineNum">     389 </span>            :     // handle NaNs properly and may therefore require a secondary condition.</a>
<span class="lineNum">     390 </span>            :     // Use NaNCondFromDoubleCondition to determine what else is needed.
<span class="lineNum">     391 </span><span class="lineCov">         11 :     static inline Condition ConditionFromDoubleCondition(DoubleCondition cond) {</span>
<span class="lineNum">     392 </span><span class="lineCov">         11 :         return static_cast&lt;Condition&gt;(cond &amp; ~DoubleConditionBits);</span>
<span class="lineNum">     393 </span>            :     }
<span class="lineNum">     394 </span>            : 
<span class="lineNum">     395 </span>            :     static void TraceDataRelocations(JSTracer* trc, JitCode* code, CompactBufferReader&amp; reader);
<span class="lineNum">     396 </span>            : 
<span class="lineNum">     397 </span>            :     // MacroAssemblers hold onto gcthings, so they are traced by the GC.
<a name="398"><span class="lineNum">     398 </span>            :     void trace(JSTracer* trc);</a>
<span class="lineNum">     399 </span>            : 
<span class="lineNum">     400 </span><span class="lineCov">      36937 :     bool oom() const {</span>
<span class="lineNum">     401 </span><span class="lineCov">      73874 :         return AssemblerShared::oom() ||</span>
<span class="lineNum">     402 </span><span class="lineCov">      73874 :                masm.oom() ||</span>
<span class="lineNum">     403 </span><span class="lineCov">     110811 :                jumpRelocations_.oom() ||</span>
<span class="lineNum">     404 </span><span class="lineCov">      73874 :                dataRelocations_.oom();</span>
<a name="405"><span class="lineNum">     405 </span>            :     }</a>
<span class="lineNum">     406 </span>            : 
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :     void disableProtection() { masm.disableProtection(); }</span>
<span class="lineNum">     408 </span>            :     void enableProtection() { masm.enableProtection(); }
<span class="lineNum">     409 </span>            :     void setLowerBoundForProtection(size_t size) {
<span class="lineNum">     410 </span>            :         masm.setLowerBoundForProtection(size);
<span class="lineNum">     411 </span>            :     }
<span class="lineNum">     412 </span>            :     void unprotectRegion(unsigned char* first, size_t size) {
<span class="lineNum">     413 </span>            :         masm.unprotectRegion(first, size);
<span class="lineNum">     414 </span>            :     }
<span class="lineNum">     415 </span>            :     void reprotectRegion(unsigned char* first, size_t size) {
<span class="lineNum">     416 </span>            :         masm.reprotectRegion(first, size);
<a name="417"><span class="lineNum">     417 </span>            :     }</a>
<span class="lineNum">     418 </span>            : 
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :     void setPrinter(Sprinter* sp) {</span>
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         masm.setPrinter(sp);</span>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span><span class="lineCov">      53055 :     static const Register getStackPointer() {</span>
<span class="lineNum">     424 </span><span class="lineCov">      53055 :         return StackPointer;</span>
<span class="lineNum">     425 </span>            :     }
<a name="426"><span class="lineNum">     426 </span>            : </a>
<span class="lineNum">     427 </span>            :     void executableCopy(void* buffer);
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :     bool asmMergeWith(const AssemblerX86Shared&amp; other) {</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(other.jumps_.length() == 0);</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         if (!AssemblerShared::asmMergeWith(masm.size(), other))</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :             return false;</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         return masm.appendBuffer(other.masm);</span>
<span class="lineNum">     433 </span>            :     }
<span class="lineNum">     434 </span>            :     void processCodeLabels(uint8_t* rawCode);
<span class="lineNum">     435 </span>            :     void copyJumpRelocationTable(uint8_t* dest);
<span class="lineNum">     436 </span>            :     void copyDataRelocationTable(uint8_t* dest);
<a name="437"><span class="lineNum">     437 </span>            : </a>
<span class="lineNum">     438 </span>            :     // Size of the instruction stream, in bytes.
<span class="lineNum">     439 </span><span class="lineCov">      28667 :     size_t size() const {</span>
<span class="lineNum">     440 </span><span class="lineCov">      28667 :         return masm.size();</span>
<a name="441"><span class="lineNum">     441 </span>            :     }</a>
<span class="lineNum">     442 </span>            :     // Size of the jump relocation table, in bytes.
<span class="lineNum">     443 </span><span class="lineCov">       9038 :     size_t jumpRelocationTableBytes() const {</span>
<a name="444"><span class="lineNum">     444 </span><span class="lineCov">       9038 :         return jumpRelocations_.length();</span></a>
<span class="lineNum">     445 </span>            :     }
<span class="lineNum">     446 </span><span class="lineCov">       9038 :     size_t dataRelocationTableBytes() const {</span>
<span class="lineNum">     447 </span><span class="lineCov">       9038 :         return dataRelocations_.length();</span>
<a name="448"><span class="lineNum">     448 </span>            :     }</a>
<span class="lineNum">     449 </span>            :     // Size of the data table, in bytes.
<span class="lineNum">     450 </span><span class="lineCov">       4539 :     size_t bytesNeeded() const {</span>
<span class="lineNum">     451 </span><span class="lineCov">       9078 :         return size() +</span>
<span class="lineNum">     452 </span><span class="lineCov">       4539 :                jumpRelocationTableBytes() +</span>
<span class="lineNum">     453 </span><span class="lineCov">       4539 :                dataRelocationTableBytes();</span>
<span class="lineNum">     454 </span>            :     }
<a name="455"><span class="lineNum">     455 </span>            : </a>
<span class="lineNum">     456 </span>            :   public:
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :     void haltingAlign(int alignment) {</span>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :         masm.haltingAlign(alignment);</span></a>
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :     void nopAlign(int alignment) {</span>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :         masm.nopAlign(alignment);</span></a>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :     void writeCodePointer(CodeOffset* label) {</span>
<span class="lineNum">     464 </span>            :         // A CodeOffset only has one use, bake in the &quot;end of list&quot; value.
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         masm.jumpTablePointer(LabelBase::INVALID_OFFSET);</span>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :         label-&gt;bind(masm.size());</span></a>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :     void cmovz(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     470 </span>            :           case Operand::REG:
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :             masm.cmovz_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     473 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :             masm.cmovz_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     476 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :             masm.cmovz_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     479 </span>            :           default:
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="481"><span class="lineNum">     481 </span>            :         }</a>
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :     void movl(Imm32 imm32, Register dest) {</span>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :         masm.movl_i32r(imm32.value, dest.encoding());</span></a>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     486 </span><span class="lineCov">        391 :     void movl(Register src, Register dest) {</span>
<a name="487"><span class="lineNum">     487 </span><span class="lineCov">        391 :         masm.movl_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     488 </span><span class="lineCov">        391 :     }</span>
<span class="lineNum">     489 </span><span class="lineCov">       1747 :     void movl(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     490 </span><span class="lineCov">       1747 :         switch (src.kind()) {</span>
<span class="lineNum">     491 </span>            :           case Operand::REG:
<span class="lineNum">     492 </span><span class="lineCov">         26 :             masm.movl_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     493 </span><span class="lineCov">         26 :             break;</span>
<span class="lineNum">     494 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     495 </span><span class="lineCov">       1670 :             masm.movl_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     496 </span><span class="lineCov">       1670 :             break;</span>
<span class="lineNum">     497 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     498 </span><span class="lineCov">         51 :             masm.movl_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     499 </span><span class="lineCov">         51 :             break;</span>
<span class="lineNum">     500 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :             masm.movl_mr(src.address(), dest.encoding());</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     503 </span>            :           default:
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="505"><span class="lineNum">     505 </span>            :         }</a>
<span class="lineNum">     506 </span><span class="lineCov">       1747 :     }</span>
<span class="lineNum">     507 </span><span class="lineCov">       2601 :     void movl(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">     508 </span><span class="lineCov">       2601 :         switch (dest.kind()) {</span>
<span class="lineNum">     509 </span>            :           case Operand::REG:
<span class="lineNum">     510 </span><span class="lineCov">          3 :             masm.movl_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">     511 </span><span class="lineCov">          3 :             break;</span>
<span class="lineNum">     512 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     513 </span><span class="lineCov">       2598 :             masm.movl_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">     514 </span><span class="lineCov">       2598 :             break;</span>
<span class="lineNum">     515 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :             masm.movl_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     518 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :             masm.movl_rm(src.encoding(), dest.address());</span>
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     521 </span>            :           default:
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="523"><span class="lineNum">     523 </span>            :         }</a>
<span class="lineNum">     524 </span><span class="lineCov">       2601 :     }</span>
<span class="lineNum">     525 </span><span class="lineCov">       4123 :     void movl(Imm32 imm32, const Operand&amp; dest) {</span>
<span class="lineNum">     526 </span><span class="lineCov">       4123 :         switch (dest.kind()) {</span>
<span class="lineNum">     527 </span>            :           case Operand::REG:
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :             masm.movl_i32r(imm32.value, dest.reg());</span>
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     530 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     531 </span><span class="lineCov">       4123 :             masm.movl_i32m(imm32.value, dest.disp(), dest.base());</span>
<span class="lineNum">     532 </span><span class="lineCov">       4123 :             break;</span>
<span class="lineNum">     533 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :             masm.movl_i32m(imm32.value, dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     536 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :             masm.movl_i32m(imm32.value, dest.address());</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     539 </span>            :           default:
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     541 </span>            :         }
<span class="lineNum">     542 </span><span class="lineCov">       4123 :     }</span>
<span class="lineNum">     543 </span>            : 
<span class="lineNum">     544 </span>            :     void xchgl(Register src, Register dest) {
<span class="lineNum">     545 </span>            :         masm.xchgl_rr(src.encoding(), dest.encoding());
<span class="lineNum">     546 </span>            :     }
<span class="lineNum">     547 </span>            : 
<a name="548"><span class="lineNum">     548 </span>            :     // Eventually vmovapd should be overloaded to support loads and</a>
<span class="lineNum">     549 </span>            :     // stores too.
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :     void vmovapd(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         masm.vmovapd_rr(src.encoding(), dest.encoding());</span>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     554 </span>            : 
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :     void vmovaps(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :         masm.vmovaps_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :     void vmovaps(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     562 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :             masm.vmovaps_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     565 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :             masm.vmovaps_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     568 </span>            :           case Operand::FPREG:
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :             masm.vmovaps_rr(src.fpu(), dest.encoding());</span>
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     571 </span>            :           default:
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="573"><span class="lineNum">     573 </span>            :         }</a>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :     void vmovaps(FloatRegister src, const Operand&amp; dest) {</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">     578 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :             masm.vmovaps_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     581 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :             masm.vmovaps_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     584 </span>            :           default:
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="586"><span class="lineNum">     586 </span>            :         }</a>
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     588 </span><span class="lineCov">     165543 :     void vmovups(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     589 </span><span class="lineCov">     165543 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">     590 </span><span class="lineCov">     165543 :         switch (src.kind()) {</span>
<span class="lineNum">     591 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     592 </span><span class="lineCov">     165543 :             masm.vmovups_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     593 </span><span class="lineCov">     165522 :             break;</span>
<span class="lineNum">     594 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :             masm.vmovups_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     597 </span>            :           default:
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="599"><span class="lineNum">     599 </span>            :         }</a>
<span class="lineNum">     600 </span><span class="lineCov">     165522 :     }</span>
<span class="lineNum">     601 </span><span class="lineCov">     165673 :     void vmovups(FloatRegister src, const Operand&amp; dest) {</span>
<span class="lineNum">     602 </span><span class="lineCov">     165673 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">     603 </span><span class="lineCov">     165673 :         switch (dest.kind()) {</span>
<span class="lineNum">     604 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     605 </span><span class="lineCov">     165673 :             masm.vmovups_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">     606 </span><span class="lineCov">     165663 :             break;</span>
<span class="lineNum">     607 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :             masm.vmovups_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     610 </span>            :           default:
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     612 </span>            :         }
<span class="lineNum">     613 </span><span class="lineCov">     165663 :     }</span>
<span class="lineNum">     614 </span>            : 
<span class="lineNum">     615 </span>            :     // vmovsd is only provided in load/store form since the
<a name="616"><span class="lineNum">     616 </span>            :     // register-to-register form has different semantics (it doesn't clobber</a>
<span class="lineNum">     617 </span>            :     // the whole output register) and isn't needed currently.
<span class="lineNum">     618 </span><span class="lineCov">         16 :     void vmovsd(const Address&amp; src, FloatRegister dest) {</span>
<a name="619"><span class="lineNum">     619 </span><span class="lineCov">         16 :         masm.vmovsd_mr(src.offset, src.base.encoding(), dest.encoding());</span></a>
<span class="lineNum">     620 </span><span class="lineCov">         16 :     }</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :     void vmovsd(const BaseIndex&amp; src, FloatRegister dest) {</span>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :         masm.vmovsd_mr(src.offset, src.base.encoding(), src.index.encoding(), src.scale, dest.encoding());</span></a>
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     624 </span><span class="lineCov">          7 :     void vmovsd(FloatRegister src, const Address&amp; dest) {</span>
<a name="625"><span class="lineNum">     625 </span><span class="lineCov">          7 :         masm.vmovsd_rm(src.encoding(), dest.offset, dest.base.encoding());</span></a>
<span class="lineNum">     626 </span><span class="lineCov">          7 :     }</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :     void vmovsd(FloatRegister src, const BaseIndex&amp; dest) {</span>
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :         masm.vmovsd_rm(src.encoding(), dest.offset, dest.base.encoding(), dest.index.encoding(), dest.scale);</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     630 </span>            :     // Although vmovss is not only provided in load/store form (for the same
<span class="lineNum">     631 </span>            :     // reasons as vmovsd above), the register to register form should be only
<a name="632"><span class="lineNum">     632 </span>            :     // used in contexts where we care about not clearing the higher lanes of</a>
<span class="lineNum">     633 </span>            :     // the FloatRegister.
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :     void vmovss(const Address&amp; src, FloatRegister dest) {</span>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 :         masm.vmovss_mr(src.offset, src.base.encoding(), dest.encoding());</span></a>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :     void vmovss(const BaseIndex&amp; src, FloatRegister dest) {</span>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :         masm.vmovss_mr(src.offset, src.base.encoding(), src.index.encoding(), src.scale, dest.encoding());</span></a>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :     void vmovss(FloatRegister src, const Address&amp; dest) {</span>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :         masm.vmovss_rm(src.encoding(), dest.offset, dest.base.encoding());</span></a>
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :     void vmovss(FloatRegister src, const BaseIndex&amp; dest) {</span>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :         masm.vmovss_rm(src.encoding(), dest.offset, dest.base.encoding(), dest.index.encoding(), dest.scale);</span></a>
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :     void vmovss(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :         masm.vmovss_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :     void vmovdqu(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     652 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :             masm.vmovdqu_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     654 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     655 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :             masm.vmovdqu_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     658 </span>            :           default:
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="660"><span class="lineNum">     660 </span>            :         }</a>
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :     void vmovdqu(FloatRegister src, const Operand&amp; dest) {</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">     665 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :             masm.vmovdqu_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     668 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :             masm.vmovdqu_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     671 </span>            :           default:
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="673"><span class="lineNum">     673 </span>            :         }</a>
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :     void vmovdqa(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     678 </span>            :           case Operand::FPREG:
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :             masm.vmovdqa_rr(src.fpu(), dest.encoding());</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     681 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :             masm.vmovdqa_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     684 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :             masm.vmovdqa_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     687 </span>            :           default:
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="689"><span class="lineNum">     689 </span>            :         }</a>
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :     void vmovdqa(FloatRegister src, const Operand&amp; dest) {</span>
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">     694 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :             masm.vmovdqa_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     697 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :             masm.vmovdqa_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     700 </span>            :           default:
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="702"><span class="lineNum">     702 </span>            :         }</a>
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :     void vmovdqa(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :         masm.vmovdqa_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :     void vcvtss2sd(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :         masm.vcvtss2sd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :     void vcvtsd2ss(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 :         masm.vcvtsd2ss_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     716 </span><span class="lineCov">        656 :     void movzbl(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     717 </span><span class="lineCov">        656 :         switch (src.kind()) {</span>
<span class="lineNum">     718 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     719 </span><span class="lineCov">        124 :             masm.movzbl_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     720 </span><span class="lineCov">        124 :             break;</span>
<span class="lineNum">     721 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     722 </span><span class="lineCov">        532 :             masm.movzbl_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     723 </span><span class="lineCov">        532 :             break;</span>
<span class="lineNum">     724 </span>            :           default:
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="726"><span class="lineNum">     726 </span>            :         }</a>
<span class="lineNum">     727 </span><span class="lineCov">        656 :     }</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :     void movsbl(Register src, Register dest) {</span>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :         masm.movsbl_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :     void movsbl(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     733 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :             masm.movsbl_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     736 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :             masm.movsbl_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     739 </span>            :           default:
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="741"><span class="lineNum">     741 </span>            :         }</a>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :     void movb(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     745 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :             masm.movb_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     748 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :             masm.movb_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     751 </span>            :           default:
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="753"><span class="lineNum">     753 </span>            :         }</a>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :     void movb(Imm32 src, Register dest) {</span>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :         masm.movb_ir(src.value &amp; 255, dest.encoding());</span></a>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     758 </span><span class="lineCov">         11 :     void movb(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">     759 </span><span class="lineCov">         11 :         switch (dest.kind()) {</span>
<span class="lineNum">     760 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     761 </span><span class="lineCov">          8 :             masm.movb_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">     762 </span><span class="lineCov">          8 :             break;</span>
<span class="lineNum">     763 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     764 </span><span class="lineCov">          3 :             masm.movb_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     765 </span><span class="lineCov">          3 :             break;</span>
<span class="lineNum">     766 </span>            :           default:
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="768"><span class="lineNum">     768 </span>            :         }</a>
<span class="lineNum">     769 </span><span class="lineCov">         11 :     }</span>
<span class="lineNum">     770 </span><span class="lineCov">          4 :     void movb(Imm32 src, const Operand&amp; dest) {</span>
<span class="lineNum">     771 </span><span class="lineCov">          4 :         switch (dest.kind()) {</span>
<span class="lineNum">     772 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     773 </span><span class="lineCov">          4 :             masm.movb_im(src.value, dest.disp(), dest.base());</span>
<span class="lineNum">     774 </span><span class="lineCov">          4 :             break;</span>
<span class="lineNum">     775 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :             masm.movb_im(src.value, dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     778 </span>            :           default:
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="780"><span class="lineNum">     780 </span>            :         }</a>
<span class="lineNum">     781 </span><span class="lineCov">          4 :     }</span>
<span class="lineNum">     782 </span><span class="lineCov">        203 :     void movzwl(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     783 </span><span class="lineCov">        203 :         switch (src.kind()) {</span>
<span class="lineNum">     784 </span>            :           case Operand::REG:
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :             masm.movzwl_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     787 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     788 </span><span class="lineCov">        130 :             masm.movzwl_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     789 </span><span class="lineCov">        130 :             break;</span>
<span class="lineNum">     790 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     791 </span><span class="lineCov">         73 :             masm.movzwl_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     792 </span><span class="lineCov">         73 :             break;</span>
<span class="lineNum">     793 </span>            :           default:
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="795"><span class="lineNum">     795 </span>            :         }</a>
<span class="lineNum">     796 </span><span class="lineCov">        203 :     }</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :     void movzwl(Register src, Register dest) {</span>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :         masm.movzwl_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :     void movw(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :         masm.prefix_16_for_32();</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :         movl(src, dest);</span>
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     804 </span>            :     void movw(Imm32 src, Register dest) {
<span class="lineNum">     805 </span>            :         masm.prefix_16_for_32();
<a name="806"><span class="lineNum">     806 </span>            :         movl(src, dest);</a>
<span class="lineNum">     807 </span>            :     }
<span class="lineNum">     808 </span><span class="lineCov">         36 :     void movw(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">     809 </span><span class="lineCov">         36 :         switch (dest.kind()) {</span>
<span class="lineNum">     810 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     811 </span><span class="lineCov">         36 :             masm.movw_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">     812 </span><span class="lineCov">         36 :             break;</span>
<span class="lineNum">     813 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :             masm.movw_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     816 </span>            :           default:
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="818"><span class="lineNum">     818 </span>            :         }</a>
<span class="lineNum">     819 </span><span class="lineCov">         36 :     }</span>
<span class="lineNum">     820 </span><span class="lineCov">          4 :     void movw(Imm32 src, const Operand&amp; dest) {</span>
<span class="lineNum">     821 </span><span class="lineCov">          4 :         switch (dest.kind()) {</span>
<span class="lineNum">     822 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     823 </span><span class="lineCov">          4 :             masm.movw_im(src.value, dest.disp(), dest.base());</span>
<span class="lineNum">     824 </span><span class="lineCov">          4 :             break;</span>
<span class="lineNum">     825 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :             masm.movw_im(src.value, dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     828 </span>            :           default:
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="830"><span class="lineNum">     830 </span>            :         }</a>
<span class="lineNum">     831 </span><span class="lineCov">          4 :     }</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :     void movswl(Register src, Register dest) {</span>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :         masm.movswl_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :     void movswl(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     837 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :             masm.movswl_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     840 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :             masm.movswl_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     843 </span>            :           default:
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="845"><span class="lineNum">     845 </span>            :         }</a>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :     void leal(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">     849 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :             masm.leal_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     852 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :             masm.leal_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     855 </span>            :           default:
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     857 </span>            :         }
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :     }</span>
<a name="859"><span class="lineNum">     859 </span>            : </a>
<span class="lineNum">     860 </span>            :   protected:
<span class="lineNum">     861 </span><span class="lineCov">      40904 :     void jSrc(Condition cond, Label* label) {</span>
<span class="lineNum">     862 </span><span class="lineCov">      40904 :         if (label-&gt;bound()) {</span>
<span class="lineNum">     863 </span>            :             // The jump can be immediately encoded to the correct destination.
<span class="lineNum">     864 </span><span class="lineCov">        535 :             masm.jCC_i(static_cast&lt;X86Encoding::Condition&gt;(cond), JmpDst(label-&gt;offset()));</span>
<span class="lineNum">     865 </span>            :         } else {
<span class="lineNum">     866 </span>            :             // Thread the jump list through the unpatched jump targets.
<span class="lineNum">     867 </span><span class="lineCov">      40369 :             JmpSrc j = masm.jCC(static_cast&lt;X86Encoding::Condition&gt;(cond));</span>
<span class="lineNum">     868 </span><span class="lineCov">      40368 :             JmpSrc prev = JmpSrc(label-&gt;use(j.offset()));</span>
<span class="lineNum">     869 </span><span class="lineCov">      40368 :             masm.setNextJump(j, prev);</span>
<a name="870"><span class="lineNum">     870 </span>            :         }</a>
<span class="lineNum">     871 </span><span class="lineCov">      40903 :     }</span>
<span class="lineNum">     872 </span><span class="lineCov">       7280 :     void jmpSrc(Label* label) {</span>
<span class="lineNum">     873 </span><span class="lineCov">       7280 :         if (label-&gt;bound()) {</span>
<span class="lineNum">     874 </span>            :             // The jump can be immediately encoded to the correct destination.
<span class="lineNum">     875 </span><span class="lineCov">        695 :             masm.jmp_i(JmpDst(label-&gt;offset()));</span>
<span class="lineNum">     876 </span>            :         } else {
<span class="lineNum">     877 </span>            :             // Thread the jump list through the unpatched jump targets.
<span class="lineNum">     878 </span><span class="lineCov">       6585 :             JmpSrc j = masm.jmp();</span>
<span class="lineNum">     879 </span><span class="lineCov">       6585 :             JmpSrc prev = JmpSrc(label-&gt;use(j.offset()));</span>
<span class="lineNum">     880 </span><span class="lineCov">       6585 :             masm.setNextJump(j, prev);</span>
<span class="lineNum">     881 </span>            :         }
<span class="lineNum">     882 </span><span class="lineCov">       7280 :     }</span>
<span class="lineNum">     883 </span>            : 
<span class="lineNum">     884 </span>            :     // Comparison of EAX against the address given by a Label.
<span class="lineNum">     885 </span>            :     JmpSrc cmpSrc(Label* label) {
<span class="lineNum">     886 </span>            :         JmpSrc j = masm.cmp_eax();
<span class="lineNum">     887 </span>            :         if (label-&gt;bound()) {
<span class="lineNum">     888 </span>            :             // The jump can be immediately patched to the correct destination.
<span class="lineNum">     889 </span>            :             masm.linkJump(j, JmpDst(label-&gt;offset()));
<span class="lineNum">     890 </span>            :         } else {
<span class="lineNum">     891 </span>            :             // Thread the jump list through the unpatched jump targets.
<span class="lineNum">     892 </span>            :             JmpSrc prev = JmpSrc(label-&gt;use(j.offset()));
<span class="lineNum">     893 </span>            :             masm.setNextJump(j, prev);
<span class="lineNum">     894 </span>            :         }
<span class="lineNum">     895 </span>            :         return j;
<a name="896"><span class="lineNum">     896 </span>            :     }</a>
<span class="lineNum">     897 </span>            : 
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :     JmpSrc jSrc(Condition cond, RepatchLabel* label) {</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :         JmpSrc j = masm.jCC(static_cast&lt;X86Encoding::Condition&gt;(cond));</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :         if (label-&gt;bound()) {</span>
<span class="lineNum">     901 </span>            :             // The jump can be immediately patched to the correct destination.
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :             masm.linkJump(j, JmpDst(label-&gt;offset()));</span>
<span class="lineNum">     903 </span>            :         } else {
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :             label-&gt;use(j.offset());</span>
<span class="lineNum">     905 </span>            :         }
<a name="906"><span class="lineNum">     906 </span><span class="lineNoCov">          0 :         return j;</span></a>
<span class="lineNum">     907 </span>            :     }
<span class="lineNum">     908 </span><span class="lineCov">         21 :     JmpSrc jmpSrc(RepatchLabel* label) {</span>
<span class="lineNum">     909 </span><span class="lineCov">         21 :         JmpSrc j = masm.jmp();</span>
<span class="lineNum">     910 </span><span class="lineCov">         21 :         if (label-&gt;bound()) {</span>
<span class="lineNum">     911 </span>            :             // The jump can be immediately patched to the correct destination.
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :             masm.linkJump(j, JmpDst(label-&gt;offset()));</span>
<span class="lineNum">     913 </span>            :         } else {
<span class="lineNum">     914 </span>            :             // Thread the jump list through the unpatched jump targets.
<span class="lineNum">     915 </span><span class="lineCov">         21 :             label-&gt;use(j.offset());</span>
<span class="lineNum">     916 </span>            :         }
<span class="lineNum">     917 </span><span class="lineCov">         21 :         return j;</span>
<span class="lineNum">     918 </span>            :     }
<a name="919"><span class="lineNum">     919 </span>            : </a>
<a name="920"><span class="lineNum">     920 </span>            :   public:</a>
<a name="921"><span class="lineNum">     921 </span><span class="lineCov">         64 :     void nop() { masm.nop(); }</span></a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 :     void nop(size_t n) { masm.insert_nop(n); }</span></a>
<span class="lineNum">     923 </span><span class="lineCov">      40904 :     void j(Condition cond, Label* label) { jSrc(cond, label); }</span>
<span class="lineNum">     924 </span><span class="lineCov">       7280 :     void jmp(Label* label) { jmpSrc(label); }</span>
<span class="lineNum">     925 </span>            :     void j(Condition cond, RepatchLabel* label) { jSrc(cond, label); }
<a name="926"><span class="lineNum">     926 </span>            :     void jmp(RepatchLabel* label) { jmpSrc(label); }</a>
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :     void j(Condition cond, wasm::TrapDesc target) {</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :         Label l;</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :         j(cond, &amp;l);</span>
<a name="931"><span class="lineNum">     931 </span><span class="lineNoCov">          0 :         bindLater(&amp;l, target);</span></a>
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :     void jmp(wasm::TrapDesc target) {</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :         Label l;</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :         jmp(&amp;l);</span>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :         bindLater(&amp;l, target);</span>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     938 </span>            : 
<span class="lineNum">     939 </span><span class="lineCov">       2583 :     void jmp(const Operand&amp; op) {</span>
<span class="lineNum">     940 </span><span class="lineCov">       2583 :         switch (op.kind()) {</span>
<span class="lineNum">     941 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">     942 </span><span class="lineCov">       2384 :             masm.jmp_m(op.disp(), op.base());</span>
<span class="lineNum">     943 </span><span class="lineCov">       2384 :             break;</span>
<span class="lineNum">     944 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :             masm.jmp_m(op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     947 </span>            :           case Operand::REG:
<span class="lineNum">     948 </span><span class="lineCov">        199 :             masm.jmp_r(op.reg());</span>
<span class="lineNum">     949 </span><span class="lineCov">        199 :             break;</span>
<span class="lineNum">     950 </span>            :           default:
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">     952 </span>            :         }
<a name="953"><span class="lineNum">     953 </span><span class="lineCov">       2583 :     }</span></a>
<span class="lineNum">     954 </span>            :     void cmpEAX(Label* label) { cmpSrc(label); }
<span class="lineNum">     955 </span><span class="lineCov">     114023 :     void bind(Label* label) {</span>
<span class="lineNum">     956 </span><span class="lineCov">     114023 :         JmpDst dst(masm.label());</span>
<span class="lineNum">     957 </span><span class="lineCov">     114025 :         if (label-&gt;used()) {</span>
<span class="lineNum">     958 </span>            :             bool more;
<span class="lineNum">     959 </span><span class="lineCov">      40344 :             JmpSrc jmp(label-&gt;offset());</span>
<span class="lineNum">     960 </span><span class="lineCov">      47324 :             do {</span>
<span class="lineNum">     961 </span><span class="lineCov">      47323 :                 JmpSrc next;</span>
<span class="lineNum">     962 </span><span class="lineCov">      47323 :                 more = masm.nextJump(jmp, &amp;next);</span>
<span class="lineNum">     963 </span><span class="lineCov">      47323 :                 masm.linkJump(jmp, dst);</span>
<span class="lineNum">     964 </span><span class="lineCov">      47324 :                 jmp = next;</span>
<span class="lineNum">     965 </span>            :             } while (more);
<span class="lineNum">     966 </span>            :         }
<a name="967"><span class="lineNum">     967 </span><span class="lineCov">     114025 :         label-&gt;bind(dst.offset());</span></a>
<span class="lineNum">     968 </span><span class="lineCov">     114025 :     }</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :     void bindLater(Label* label, wasm::TrapDesc target) {</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :         if (label-&gt;used()) {</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :             JmpSrc jmp(label-&gt;offset());</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :             do {</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :                 append(wasm::TrapSite(target, jmp.offset()));</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :             } while (masm.nextJump(jmp, &amp;jmp));</span>
<span class="lineNum">     975 </span>            :         }
<a name="976"><span class="lineNum">     976 </span><span class="lineNoCov">          0 :         label-&gt;reset();</span></a>
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     978 </span><span class="lineCov">         21 :     void bind(RepatchLabel* label) {</span>
<span class="lineNum">     979 </span><span class="lineCov">         21 :         JmpDst dst(masm.label());</span>
<span class="lineNum">     980 </span><span class="lineCov">         21 :         if (label-&gt;used()) {</span>
<span class="lineNum">     981 </span><span class="lineCov">         21 :             JmpSrc jmp(label-&gt;offset());</span>
<span class="lineNum">     982 </span><span class="lineCov">         21 :             masm.linkJump(jmp, dst);</span>
<span class="lineNum">     983 </span>            :         }
<a name="984"><span class="lineNum">     984 </span><span class="lineCov">         21 :         label-&gt;bind(dst.offset());</span></a>
<span class="lineNum">     985 </span><span class="lineCov">         21 :     }</span>
<span class="lineNum">     986 </span><span class="lineCov">         17 :     void use(CodeOffset* label) {</span>
<a name="987"><span class="lineNum">     987 </span><span class="lineCov">         17 :         label-&gt;bind(currentOffset());</span></a>
<span class="lineNum">     988 </span><span class="lineCov">         17 :     }</span>
<span class="lineNum">     989 </span><span class="lineCov">      86849 :     uint32_t currentOffset() {</span>
<span class="lineNum">     990 </span><span class="lineCov">      86849 :         return masm.label().offset();</span>
<span class="lineNum">     991 </span>            :     }
<a name="992"><span class="lineNum">     992 </span>            : </a>
<span class="lineNum">     993 </span>            :     // Re-routes pending jumps to a new label.
<span class="lineNum">     994 </span><span class="lineCov">        279 :     void retarget(Label* label, Label* target) {</span>
<span class="lineNum">     995 </span><span class="lineCov">        279 :         if (!label-&gt;used())</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     997 </span>            :         bool more;
<span class="lineNum">     998 </span><span class="lineCov">        279 :         JmpSrc jmp(label-&gt;offset());</span>
<span class="lineNum">     999 </span><span class="lineCov">        305 :         do {</span>
<span class="lineNum">    1000 </span><span class="lineCov">        305 :             JmpSrc next;</span>
<span class="lineNum">    1001 </span><span class="lineCov">        305 :             more = masm.nextJump(jmp, &amp;next);</span>
<span class="lineNum">    1002 </span><span class="lineCov">        305 :             if (target-&gt;bound()) {</span>
<span class="lineNum">    1003 </span>            :                 // The jump can be immediately patched to the correct destination.
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                 masm.linkJump(jmp, JmpDst(target-&gt;offset()));</span>
<span class="lineNum">    1005 </span>            :             } else {
<span class="lineNum">    1006 </span>            :                 // Thread the jump list through the unpatched jump targets.
<span class="lineNum">    1007 </span><span class="lineCov">        305 :                 JmpSrc prev(target-&gt;use(jmp.offset()));</span>
<span class="lineNum">    1008 </span><span class="lineCov">        305 :                 masm.setNextJump(jmp, prev);</span>
<span class="lineNum">    1009 </span>            :             }
<span class="lineNum">    1010 </span><span class="lineCov">        305 :             jmp = JmpSrc(next.offset());</span>
<span class="lineNum">    1011 </span>            :         } while (more);
<span class="lineNum">    1012 </span><span class="lineCov">        279 :         label-&gt;reset();</span>
<a name="1013"><span class="lineNum">    1013 </span>            :     }</a>
<span class="lineNum">    1014 </span>            : 
<span class="lineNum">    1015 </span><span class="lineCov">         14 :     static void Bind(uint8_t* raw, CodeOffset* label, const void* address) {</span>
<span class="lineNum">    1016 </span><span class="lineCov">         14 :         if (label-&gt;bound()) {</span>
<span class="lineNum">    1017 </span><span class="lineCov">         14 :             intptr_t offset = label-&gt;offset();</span>
<span class="lineNum">    1018 </span><span class="lineCov">         14 :             X86Encoding::SetPointer(raw + offset, address);</span>
<span class="lineNum">    1019 </span>            :         }
<span class="lineNum">    1020 </span><span class="lineCov">         14 :     }</span>
<a name="1021"><span class="lineNum">    1021 </span>            : </a>
<span class="lineNum">    1022 </span>            :     // See Bind and X86Encoding::setPointer.
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :     size_t labelToPatchOffset(CodeOffset label) {</span>
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :         return label.offset() - sizeof(void*);</span>
<a name="1025"><span class="lineNum">    1025 </span>            :     }</a>
<span class="lineNum">    1026 </span>            : 
<span class="lineNum">    1027 </span><span class="lineCov">       3552 :     void ret() {</span>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineCov">       3552 :         masm.ret();</span></a>
<span class="lineNum">    1029 </span><span class="lineCov">       3552 :     }</span>
<span class="lineNum">    1030 </span><span class="lineCov">       1036 :     void retn(Imm32 n) {</span>
<span class="lineNum">    1031 </span>            :         // Remove the size of the return address which is included in the frame.
<a name="1032"><span class="lineNum">    1032 </span><span class="lineCov">       1036 :         masm.ret_i(n.value - sizeof(void*));</span></a>
<span class="lineNum">    1033 </span><span class="lineCov">       1036 :     }</span>
<span class="lineNum">    1034 </span><span class="lineCov">        373 :     CodeOffset call(Label* label) {</span>
<span class="lineNum">    1035 </span><span class="lineCov">        373 :         if (label-&gt;bound()) {</span>
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :             masm.linkJump(masm.call(), JmpDst(label-&gt;offset()));</span>
<span class="lineNum">    1037 </span>            :         } else {
<span class="lineNum">    1038 </span><span class="lineCov">        373 :             JmpSrc j = masm.call();</span>
<span class="lineNum">    1039 </span><span class="lineCov">        373 :             JmpSrc prev = JmpSrc(label-&gt;use(j.offset()));</span>
<span class="lineNum">    1040 </span><span class="lineCov">        373 :             masm.setNextJump(j, prev);</span>
<span class="lineNum">    1041 </span>            :         }
<a name="1042"><span class="lineNum">    1042 </span><span class="lineCov">        373 :         return CodeOffset(masm.currentOffset());</span></a>
<span class="lineNum">    1043 </span>            :     }
<span class="lineNum">    1044 </span><span class="lineCov">         94 :     CodeOffset call(Register reg) {</span>
<span class="lineNum">    1045 </span><span class="lineCov">         94 :         masm.call_r(reg.encoding());</span>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineCov">         94 :         return CodeOffset(masm.currentOffset());</span></a>
<span class="lineNum">    1047 </span>            :     }
<span class="lineNum">    1048 </span><span class="lineCov">      19474 :     void call(const Operand&amp; op) {</span>
<span class="lineNum">    1049 </span><span class="lineCov">      19474 :         switch (op.kind()) {</span>
<span class="lineNum">    1050 </span>            :           case Operand::REG:
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 :             masm.call_r(op.reg());</span>
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1053 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1054 </span><span class="lineCov">      19474 :             masm.call_m(op.disp(), op.base());</span>
<span class="lineNum">    1055 </span><span class="lineCov">      19474 :             break;</span>
<span class="lineNum">    1056 </span>            :           default:
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1058 </span>            :         }
<a name="1059"><span class="lineNum">    1059 </span><span class="lineCov">      19474 :     }</span></a>
<span class="lineNum">    1060 </span>            : 
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :     CodeOffset callWithPatch() {</span>
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :         return CodeOffset(masm.call().offset());</span>
<a name="1063"><span class="lineNum">    1063 </span>            :     }</a>
<span class="lineNum">    1064 </span>            : 
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :     void patchCall(uint32_t callerOffset, uint32_t calleeOffset) {</span>
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         unsigned char* code = masm.data();</span>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 :         X86Encoding::SetRel32(code + callerOffset, code + calleeOffset);</span></a>
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :     CodeOffset farJumpWithPatch() {</span>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :         return CodeOffset(masm.jmp().offset());</span></a>
<span class="lineNum">    1071 </span>            :     }
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :     void patchFarJump(CodeOffset farJump, uint32_t targetOffset) {</span>
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :         unsigned char* code = masm.data();</span>
<a name="1074"><span class="lineNum">    1074 </span><span class="lineNoCov">          0 :         X86Encoding::SetRel32(code + farJump.offset(), code + targetOffset);</span></a>
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :     static void repatchFarJump(uint8_t* code, uint32_t farJumpOffset, uint32_t targetOffset) {</span>
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         X86Encoding::SetRel32(code + farJumpOffset, code + targetOffset);</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1079 </span>            : 
<span class="lineNum">    1080 </span>            :     // This is for patching during code generation, not after.
<span class="lineNum">    1081 </span>            :     void patchAddl(CodeOffset offset, int32_t n) {
<span class="lineNum">    1082 </span>            :         unsigned char* code = masm.data();
<span class="lineNum">    1083 </span>            :         X86Encoding::SetInt32(code + offset.offset(), n);
<a name="1084"><span class="lineNum">    1084 </span>            :     }</a>
<span class="lineNum">    1085 </span>            : 
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 :     CodeOffset twoByteNop() {</span>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineNoCov">          0 :         return CodeOffset(masm.twoByteNop().offset());</span></a>
<span class="lineNum">    1088 </span>            :     }
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :     static void patchTwoByteNopToJump(uint8_t* jump, uint8_t* target) {</span>
<a name="1090"><span class="lineNum">    1090 </span><span class="lineNoCov">          0 :         X86Encoding::BaseAssembler::patchTwoByteNopToJump(jump, target);</span></a>
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :     static void patchJumpToTwoByteNop(uint8_t* jump) {</span>
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :         X86Encoding::BaseAssembler::patchJumpToTwoByteNop(jump);</span>
<a name="1094"><span class="lineNum">    1094 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1095 </span>            : 
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :     static void patchFiveByteNopToCall(uint8_t* callsite, uint8_t* target) {</span>
<a name="1097"><span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         X86Encoding::BaseAssembler::patchFiveByteNopToCall(callsite, target);</span></a>
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :     static void patchCallToFiveByteNop(uint8_t* callsite) {</span>
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         X86Encoding::BaseAssembler::patchCallToFiveByteNop(callsite);</span>
<a name="1101"><span class="lineNum">    1101 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1102 </span>            : 
<span class="lineNum">    1103 </span><span class="lineCov">      21541 :     void breakpoint() {</span>
<span class="lineNum">    1104 </span><span class="lineCov">      21541 :         masm.int3();</span>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineCov">      21541 :     }</span></a>
<a name="1106"><span class="lineNum">    1106 </span>            : </a>
<a name="1107"><span class="lineNum">    1107 </span><span class="lineCov">     331376 :     static bool HasSSE2() { return CPUInfo::IsSSE2Present(); }</span></a>
<a name="1108"><span class="lineNum">    1108 </span><span class="lineNoCov">          0 :     static bool HasSSE3() { return CPUInfo::IsSSE3Present(); }</span></a>
<a name="1109"><span class="lineNum">    1109 </span><span class="lineNoCov">          0 :     static bool HasSSSE3() { return CPUInfo::IsSSSE3Present(); }</span></a>
<a name="1110"><span class="lineNum">    1110 </span><span class="lineNoCov">          0 :     static bool HasSSE41() { return CPUInfo::IsSSE41Present(); }</span></a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineNoCov">          0 :     static bool HasPOPCNT() { return CPUInfo::IsPOPCNTPresent(); }</span></a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineCov">          4 :     static bool SupportsFloatingPoint() { return CPUInfo::IsSSE2Present(); }</span></a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineCov">          4 :     static bool SupportsUnalignedAccesses() { return true; }</span></a>
<span class="lineNum">    1114 </span><span class="lineCov">      24627 :     static bool SupportsSimd() { return CPUInfo::IsSSE2Present(); }</span>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineCov">       4503 :     static bool HasAVX() { return CPUInfo::IsAVXPresent(); }</span></a>
<span class="lineNum">    1116 </span>            : 
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :     static bool HasRoundInstruction(RoundingMode mode) {</span>
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         switch (mode) {</span>
<span class="lineNum">    1119 </span>            :           case RoundingMode::Up:
<span class="lineNum">    1120 </span>            :           case RoundingMode::Down:
<span class="lineNum">    1121 </span>            :           case RoundingMode::NearestTiesToEven:
<span class="lineNum">    1122 </span>            :           case RoundingMode::TowardsZero:
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :             return CPUInfo::IsSSE41Present();</span>
<span class="lineNum">    1124 </span>            :         }
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unexpected mode&quot;);</span>
<a name="1126"><span class="lineNum">    1126 </span>            :     }</a>
<span class="lineNum">    1127 </span>            : 
<span class="lineNum">    1128 </span><span class="lineCov">        221 :     void cmpl(Register rhs, Register lhs) {</span>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineCov">        221 :         masm.cmpl_rr(rhs.encoding(), lhs.encoding());</span></a>
<span class="lineNum">    1130 </span><span class="lineCov">        221 :     }</span>
<span class="lineNum">    1131 </span><span class="lineCov">          8 :     void cmpl(const Operand&amp; rhs, Register lhs) {</span>
<span class="lineNum">    1132 </span><span class="lineCov">          8 :         switch (rhs.kind()) {</span>
<span class="lineNum">    1133 </span>            :           case Operand::REG:
<span class="lineNum">    1134 </span><span class="lineCov">          5 :             masm.cmpl_rr(rhs.reg(), lhs.encoding());</span>
<span class="lineNum">    1135 </span><span class="lineCov">          5 :             break;</span>
<span class="lineNum">    1136 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1137 </span><span class="lineCov">          3 :             masm.cmpl_mr(rhs.disp(), rhs.base(), lhs.encoding());</span>
<span class="lineNum">    1138 </span><span class="lineCov">          3 :             break;</span>
<span class="lineNum">    1139 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :             masm.cmpl_mr(rhs.address(), lhs.encoding());</span>
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1142 </span>            :           default:
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1144"><span class="lineNum">    1144 </span>            :         }</a>
<span class="lineNum">    1145 </span><span class="lineCov">          8 :     }</span>
<span class="lineNum">    1146 </span><span class="lineCov">        101 :     void cmpl(Register rhs, const Operand&amp; lhs) {</span>
<span class="lineNum">    1147 </span><span class="lineCov">        101 :         switch (lhs.kind()) {</span>
<span class="lineNum">    1148 </span>            :           case Operand::REG:
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :             masm.cmpl_rr(rhs.encoding(), lhs.reg());</span>
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1151 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1152 </span><span class="lineCov">        101 :             masm.cmpl_rm(rhs.encoding(), lhs.disp(), lhs.base());</span>
<span class="lineNum">    1153 </span><span class="lineCov">        101 :             break;</span>
<span class="lineNum">    1154 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :             masm.cmpl_rm(rhs.encoding(), lhs.address());</span>
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1157 </span>            :           default:
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1159"><span class="lineNum">    1159 </span>            :         }</a>
<span class="lineNum">    1160 </span><span class="lineCov">        101 :     }</span>
<span class="lineNum">    1161 </span><span class="lineCov">       7659 :     void cmpl(Imm32 rhs, Register lhs) {</span>
<a name="1162"><span class="lineNum">    1162 </span><span class="lineCov">       7659 :         masm.cmpl_ir(rhs.value, lhs.encoding());</span></a>
<span class="lineNum">    1163 </span><span class="lineCov">       7659 :     }</span>
<span class="lineNum">    1164 </span><span class="lineCov">       1658 :     void cmpl(Imm32 rhs, const Operand&amp; lhs) {</span>
<span class="lineNum">    1165 </span><span class="lineCov">       1658 :         switch (lhs.kind()) {</span>
<span class="lineNum">    1166 </span>            :           case Operand::REG:
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :             masm.cmpl_ir(rhs.value, lhs.reg());</span>
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1169 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1170 </span><span class="lineCov">       1658 :             masm.cmpl_im(rhs.value, lhs.disp(), lhs.base());</span>
<span class="lineNum">    1171 </span><span class="lineCov">       1658 :             break;</span>
<span class="lineNum">    1172 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1173 </span><span class="lineNoCov">          0 :             masm.cmpl_im(rhs.value, lhs.disp(), lhs.base(), lhs.index(), lhs.scale());</span>
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1175 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    1176 </span><span class="lineNoCov">          0 :             masm.cmpl_im(rhs.value, lhs.address());</span>
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1178 </span>            :           default:
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1180 </span>            :         }
<span class="lineNum">    1181 </span><span class="lineCov">       1658 :     }</span>
<span class="lineNum">    1182 </span>            :     CodeOffset cmplWithPatch(Imm32 rhs, Register lhs) {
<span class="lineNum">    1183 </span>            :         masm.cmpl_i32r(rhs.value, lhs.encoding());
<span class="lineNum">    1184 </span>            :         return CodeOffset(masm.currentOffset());
<span class="lineNum">    1185 </span>            :     }
<span class="lineNum">    1186 </span>            :     void cmpw(Register rhs, Register lhs) {
<a name="1187"><span class="lineNum">    1187 </span>            :         masm.cmpw_rr(rhs.encoding(), lhs.encoding());</a>
<span class="lineNum">    1188 </span>            :     }
<span class="lineNum">    1189 </span><span class="lineCov">        186 :     void setCC(Condition cond, Register r) {</span>
<a name="1190"><span class="lineNum">    1190 </span><span class="lineCov">        186 :         masm.setCC_r(static_cast&lt;X86Encoding::Condition&gt;(cond), r.encoding());</span></a>
<span class="lineNum">    1191 </span><span class="lineCov">        186 :     }</span>
<span class="lineNum">    1192 </span><span class="lineCov">        796 :     void testb(Register rhs, Register lhs) {</span>
<span class="lineNum">    1193 </span><span class="lineCov">        796 :         MOZ_ASSERT(AllocatableGeneralRegisterSet(Registers::SingleByteRegs).has(rhs));</span>
<span class="lineNum">    1194 </span><span class="lineCov">        796 :         MOZ_ASSERT(AllocatableGeneralRegisterSet(Registers::SingleByteRegs).has(lhs));</span>
<span class="lineNum">    1195 </span><span class="lineCov">        796 :         masm.testb_rr(rhs.encoding(), lhs.encoding());</span>
<span class="lineNum">    1196 </span><span class="lineCov">        796 :     }</span>
<span class="lineNum">    1197 </span>            :     void testw(Register rhs, Register lhs) {
<a name="1198"><span class="lineNum">    1198 </span>            :         masm.testw_rr(lhs.encoding(), rhs.encoding());</a>
<span class="lineNum">    1199 </span>            :     }
<span class="lineNum">    1200 </span><span class="lineCov">       3248 :     void testl(Register rhs, Register lhs) {</span>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineCov">       3248 :         masm.testl_rr(lhs.encoding(), rhs.encoding());</span></a>
<span class="lineNum">    1202 </span><span class="lineCov">       3248 :     }</span>
<span class="lineNum">    1203 </span><span class="lineCov">        199 :     void testl(Imm32 rhs, Register lhs) {</span>
<a name="1204"><span class="lineNum">    1204 </span><span class="lineCov">        199 :         masm.testl_ir(rhs.value, lhs.encoding());</span></a>
<span class="lineNum">    1205 </span><span class="lineCov">        199 :     }</span>
<span class="lineNum">    1206 </span><span class="lineCov">       7960 :     void testl(Imm32 rhs, const Operand&amp; lhs) {</span>
<span class="lineNum">    1207 </span><span class="lineCov">       7960 :         switch (lhs.kind()) {</span>
<span class="lineNum">    1208 </span>            :           case Operand::REG:
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :             masm.testl_ir(rhs.value, lhs.reg());</span>
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1211 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1212 </span><span class="lineCov">       7960 :             masm.testl_i32m(rhs.value, lhs.disp(), lhs.base());</span>
<span class="lineNum">    1213 </span><span class="lineCov">       7960 :             break;</span>
<span class="lineNum">    1214 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :             masm.testl_i32m(rhs.value, lhs.address());</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1217 </span>            :           default:
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1219 </span>            :             break;
<span class="lineNum">    1220 </span>            :         }
<a name="1221"><span class="lineNum">    1221 </span><span class="lineCov">       7960 :     }</span></a>
<span class="lineNum">    1222 </span>            : 
<span class="lineNum">    1223 </span><span class="lineCov">       1155 :     void addl(Imm32 imm, Register dest) {</span>
<span class="lineNum">    1224 </span><span class="lineCov">       1155 :         masm.addl_ir(imm.value, dest.encoding());</span>
<span class="lineNum">    1225 </span><span class="lineCov">       1155 :     }</span>
<span class="lineNum">    1226 </span>            :     CodeOffset addlWithPatch(Imm32 imm, Register dest) {
<span class="lineNum">    1227 </span>            :         masm.addl_i32r(imm.value, dest.encoding());
<a name="1228"><span class="lineNum">    1228 </span>            :         return CodeOffset(masm.currentOffset());</a>
<span class="lineNum">    1229 </span>            :     }
<span class="lineNum">    1230 </span><span class="lineCov">         16 :     void addl(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1231 </span><span class="lineCov">         16 :         switch (op.kind()) {</span>
<span class="lineNum">    1232 </span>            :           case Operand::REG:
<span class="lineNum">    1233 </span><span class="lineCov">          8 :             masm.addl_ir(imm.value, op.reg());</span>
<span class="lineNum">    1234 </span><span class="lineCov">          8 :             break;</span>
<span class="lineNum">    1235 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1236 </span><span class="lineCov">          8 :             masm.addl_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1237 </span><span class="lineCov">          8 :             break;</span>
<span class="lineNum">    1238 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :             masm.addl_im(imm.value, op.address());</span>
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1241 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :             masm.addl_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1244 </span>            :           default:
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1246"><span class="lineNum">    1246 </span>            :         }</a>
<span class="lineNum">    1247 </span><span class="lineCov">         16 :     }</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :     void addw(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1250 </span>            :           case Operand::REG:
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :             masm.addw_ir(imm.value, op.reg());</span>
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1253 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :             masm.addw_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1256 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :             masm.addw_im(imm.value, op.address());</span>
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1259 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :             masm.addw_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1262 </span>            :           default:
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1264"><span class="lineNum">    1264 </span>            :         }</a>
<span class="lineNum">    1265 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1266 </span><span class="lineCov">        663 :     void subl(Imm32 imm, Register dest) {</span>
<a name="1267"><span class="lineNum">    1267 </span><span class="lineCov">        663 :         masm.subl_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">    1268 </span><span class="lineCov">        663 :     }</span>
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :     void subl(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1271 </span>            :           case Operand::REG:
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :             masm.subl_ir(imm.value, op.reg());</span>
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1274 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :             masm.subl_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1277 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :             masm.subl_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1280 </span>            :           default:
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1282"><span class="lineNum">    1282 </span>            :         }</a>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :     void subw(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1286 </span>            :           case Operand::REG:
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :             masm.subw_ir(imm.value, op.reg());</span>
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1289 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :             masm.subw_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1292 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :             masm.subw_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1294 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1295 </span>            :           default:
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1297"><span class="lineNum">    1297 </span>            :         }</a>
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1299 </span><span class="lineCov">         47 :     void addl(Register src, Register dest) {</span>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineCov">         47 :         masm.addl_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    1301 </span><span class="lineCov">         47 :     }</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :     void addl(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    1304 </span>            :           case Operand::REG:
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :             masm.addl_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1307 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :             masm.addl_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1310 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :             masm.addl_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1313 </span>            :           default:
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1315"><span class="lineNum">    1315 </span>            :         }</a>
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :     void addw(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    1319 </span>            :           case Operand::REG:
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :             masm.addw_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1322 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :             masm.addw_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1325 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :             masm.addw_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1328 </span>            :           default:
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1330"><span class="lineNum">    1330 </span>            :         }</a>
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1332 </span><span class="lineCov">         15 :     void subl(Register src, Register dest) {</span>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineCov">         15 :         masm.subl_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    1334 </span><span class="lineCov">         15 :     }</span>
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :     void subl(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    1337 </span>            :           case Operand::REG:
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :             masm.subl_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1340 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :             masm.subl_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">    1342 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1343 </span>            :           default:
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1345"><span class="lineNum">    1345 </span>            :         }</a>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :     void subl(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    1349 </span>            :           case Operand::REG:
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :             masm.subl_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1352 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :             masm.subl_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1355 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :             masm.subl_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1358 </span>            :           default:
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1360"><span class="lineNum">    1360 </span>            :         }</a>
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :     void subw(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    1364 </span>            :           case Operand::REG:
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :             masm.subw_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1367 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :             masm.subw_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1370 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :             masm.subw_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1373 </span>            :           default:
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1375"><span class="lineNum">    1375 </span>            :         }</a>
<span class="lineNum">    1376 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 :     void orl(Register reg, Register dest) {</span>
<a name="1378"><span class="lineNum">    1378 </span><span class="lineNoCov">          0 :         masm.orl_rr(reg.encoding(), dest.encoding());</span></a>
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :     void orl(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    1382 </span>            :           case Operand::REG:
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :             masm.orl_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1385 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :             masm.orl_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1388 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :             masm.orl_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1391 </span>            :           default:
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1393"><span class="lineNum">    1393 </span>            :         }</a>
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :     void orw(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    1397 </span>            :           case Operand::REG:
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :             masm.orw_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1400 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :             masm.orw_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1403 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1404 </span><span class="lineNoCov">          0 :             masm.orw_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1406 </span>            :           default:
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1408"><span class="lineNum">    1408 </span>            :         }</a>
<span class="lineNum">    1409 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 :     void orl(Imm32 imm, Register reg) {</span>
<a name="1411"><span class="lineNum">    1411 </span><span class="lineNoCov">          0 :         masm.orl_ir(imm.value, reg.encoding());</span></a>
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1413 </span><span class="lineCov">        185 :     void orl(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1414 </span><span class="lineCov">        185 :         switch (op.kind()) {</span>
<span class="lineNum">    1415 </span>            :           case Operand::REG:
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :             masm.orl_ir(imm.value, op.reg());</span>
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1418 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1419 </span><span class="lineCov">        185 :             masm.orl_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1420 </span><span class="lineCov">        185 :             break;</span>
<span class="lineNum">    1421 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :             masm.orl_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1424 </span>            :           default:
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1426"><span class="lineNum">    1426 </span>            :         }</a>
<span class="lineNum">    1427 </span><span class="lineCov">        185 :     }</span>
<span class="lineNum">    1428 </span><span class="lineNoCov">          0 :     void orw(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1430 </span>            :           case Operand::REG:
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :             masm.orw_ir(imm.value, op.reg());</span>
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1433 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :             masm.orw_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1436 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :             masm.orw_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1439 </span>            :           default:
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1441"><span class="lineNum">    1441 </span>            :         }</a>
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1443 </span><span class="lineCov">       1199 :     void xorl(Register src, Register dest) {</span>
<a name="1444"><span class="lineNum">    1444 </span><span class="lineCov">       1199 :         masm.xorl_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    1445 </span><span class="lineCov">       1199 :     }</span>
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :     void xorl(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    1448 </span>            :           case Operand::REG:
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 :             masm.xorl_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1451 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :             masm.xorl_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1454 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :             masm.xorl_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1457 </span>            :           default:
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1459"><span class="lineNum">    1459 </span>            :         }</a>
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1461 </span><span class="lineNoCov">          0 :     void xorw(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">    1462 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    1463 </span>            :           case Operand::REG:
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 :             masm.xorw_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1466 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :             masm.xorw_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1469 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :             masm.xorw_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    1471 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1472 </span>            :           default:
<span class="lineNum">    1473 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1474"><span class="lineNum">    1474 </span>            :         }</a>
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1476 </span><span class="lineCov">         37 :     void xorl(Imm32 imm, Register reg) {</span>
<a name="1477"><span class="lineNum">    1477 </span><span class="lineCov">         37 :         masm.xorl_ir(imm.value, reg.encoding());</span></a>
<span class="lineNum">    1478 </span><span class="lineCov">         37 :     }</span>
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :     void xorl(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1481 </span>            :           case Operand::REG:
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :             masm.xorl_ir(imm.value, op.reg());</span>
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1484 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1485 </span><span class="lineNoCov">          0 :             masm.xorl_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1487 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :             masm.xorl_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1490 </span>            :           default:
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1492"><span class="lineNum">    1492 </span>            :         }</a>
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :     void xorw(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1495 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1496 </span>            :           case Operand::REG:
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :             masm.xorw_ir(imm.value, op.reg());</span>
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1499 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :             masm.xorw_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1502 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1503 </span><span class="lineNoCov">          0 :             masm.xorw_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1505 </span>            :           default:
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1507"><span class="lineNum">    1507 </span>            :         }</a>
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1509 </span><span class="lineCov">        164 :     void andl(Register src, Register dest) {</span>
<a name="1510"><span class="lineNum">    1510 </span><span class="lineCov">        164 :         masm.andl_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    1511 </span><span class="lineCov">        164 :     }</span>
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :     void andl(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    1514 </span>            :           case Operand::REG:
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :             masm.andl_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1517 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :             masm.andl_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1520 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :             masm.andl_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1523 </span>            :           default:
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1525"><span class="lineNum">    1525 </span>            :         }</a>
<span class="lineNum">    1526 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :     void andw(Register src, const Operand&amp; dest) {</span>
<span class="lineNum">    1528 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    1529 </span>            :           case Operand::REG:
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :             masm.andw_rr(src.encoding(), dest.reg());</span>
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1532 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :             masm.andw_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1535 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :             masm.andw_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1538 </span>            :           default:
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1540"><span class="lineNum">    1540 </span>            :         }</a>
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1542 </span><span class="lineCov">        204 :     void andl(Imm32 imm, Register dest) {</span>
<a name="1543"><span class="lineNum">    1543 </span><span class="lineCov">        204 :         masm.andl_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">    1544 </span><span class="lineCov">        204 :     }</span>
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :     void andl(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1547 </span>            :           case Operand::REG:
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :             masm.andl_ir(imm.value, op.reg());</span>
<span class="lineNum">    1549 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1550 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1551 </span><span class="lineNoCov">          0 :             masm.andl_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1553 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :             masm.andl_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1556 </span>            :           default:
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1558"><span class="lineNum">    1558 </span>            :         }</a>
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :     void andw(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1562 </span>            :           case Operand::REG:
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :             masm.andw_ir(imm.value, op.reg());</span>
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1565 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :             masm.andw_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1568 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :             masm.andw_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1570 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1571 </span>            :           default:
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1573"><span class="lineNum">    1573 </span>            :         }</a>
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :     void addl(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    1577 </span>            :           case Operand::REG:
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 :             masm.addl_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1580 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :             masm.addl_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1583 </span>            :           default:
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1585"><span class="lineNum">    1585 </span>            :         }</a>
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1587 </span><span class="lineNoCov">          0 :     void orl(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    1589 </span>            :           case Operand::REG:
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 :             masm.orl_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1592 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :             masm.orl_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1595 </span>            :           default:
<span class="lineNum">    1596 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1597"><span class="lineNum">    1597 </span>            :         }</a>
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :     void xorl(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    1601 </span>            :           case Operand::REG:
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 :             masm.xorl_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1604 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :             masm.xorl_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1607 </span>            :           default:
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1609"><span class="lineNum">    1609 </span>            :         }</a>
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1611 </span><span class="lineCov">          4 :     void andl(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">    1612 </span><span class="lineCov">          4 :         switch (src.kind()) {</span>
<span class="lineNum">    1613 </span>            :           case Operand::REG:
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :             masm.andl_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1616 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1617 </span><span class="lineCov">          4 :             masm.andl_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">    1618 </span><span class="lineCov">          4 :             break;</span>
<span class="lineNum">    1619 </span>            :           default:
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1621"><span class="lineNum">    1621 </span>            :         }</a>
<span class="lineNum">    1622 </span><span class="lineCov">          4 :     }</span>
<span class="lineNum">    1623 </span><span class="lineNoCov">          0 :     void bsrl(const Register&amp; src, const Register&amp; dest) {</span>
<a name="1624"><span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         masm.bsrl_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :     void bsfl(const Register&amp; src, const Register&amp; dest) {</span>
<a name="1627"><span class="lineNum">    1627 </span><span class="lineNoCov">          0 :         masm.bsfl_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1629 </span><span class="lineNoCov">          0 :     void popcntl(const Register&amp; src, const Register&amp; dest) {</span>
<a name="1630"><span class="lineNum">    1630 </span><span class="lineNoCov">          0 :         masm.popcntl_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :     void imull(Register multiplier) {</span>
<a name="1633"><span class="lineNum">    1633 </span><span class="lineNoCov">          0 :         masm.imull_r(multiplier.encoding());</span></a>
<span class="lineNum">    1634 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1635 </span><span class="lineNoCov">          0 :     void umull(Register multiplier) {</span>
<a name="1636"><span class="lineNum">    1636 </span><span class="lineNoCov">          0 :         masm.mull_r(multiplier.encoding());</span></a>
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1638 </span><span class="lineNoCov">          0 :     void imull(Imm32 imm, Register dest) {</span>
<a name="1639"><span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         masm.imull_ir(imm.value, dest.encoding(), dest.encoding());</span></a>
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 :     void imull(Register src, Register dest) {</span>
<a name="1642"><span class="lineNum">    1642 </span><span class="lineNoCov">          0 :         masm.imull_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1644 </span><span class="lineNoCov">          0 :     void imull(Imm32 imm, Register src, Register dest) {</span>
<a name="1645"><span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         masm.imull_ir(imm.value, src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :     void imull(const Operand&amp; src, Register dest) {</span>
<span class="lineNum">    1648 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    1649 </span>            :           case Operand::REG:
<span class="lineNum">    1650 </span><span class="lineNoCov">          0 :             masm.imull_rr(src.reg(), dest.encoding());</span>
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1652 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1653 </span><span class="lineNoCov">          0 :             masm.imull_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1655 </span>            :           default:
<span class="lineNum">    1656 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1657"><span class="lineNum">    1657 </span>            :         }</a>
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1659 </span><span class="lineNoCov">          0 :     void negl(const Operand&amp; src) {</span>
<span class="lineNum">    1660 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    1661 </span>            :           case Operand::REG:
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :             masm.negl_r(src.reg());</span>
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1664 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1665 </span><span class="lineNoCov">          0 :             masm.negl_m(src.disp(), src.base());</span>
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1667 </span>            :           default:
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1669"><span class="lineNum">    1669 </span>            :         }</a>
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1671 </span><span class="lineNoCov">          0 :     void negl(Register reg) {</span>
<a name="1672"><span class="lineNum">    1672 </span><span class="lineNoCov">          0 :         masm.negl_r(reg.encoding());</span></a>
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 :     void notl(const Operand&amp; src) {</span>
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    1676 </span>            :           case Operand::REG:
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :             masm.notl_r(src.reg());</span>
<span class="lineNum">    1678 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1679 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1680 </span><span class="lineNoCov">          0 :             masm.notl_m(src.disp(), src.base());</span>
<span class="lineNum">    1681 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1682 </span>            :           default:
<span class="lineNum">    1683 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1684"><span class="lineNum">    1684 </span>            :         }</a>
<span class="lineNum">    1685 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1686 </span><span class="lineCov">          1 :     void notl(Register reg) {</span>
<a name="1687"><span class="lineNum">    1687 </span><span class="lineCov">          1 :         masm.notl_r(reg.encoding());</span></a>
<span class="lineNum">    1688 </span><span class="lineCov">          1 :     }</span>
<span class="lineNum">    1689 </span><span class="lineCov">          2 :     void shrl(const Imm32 imm, Register dest) {</span>
<a name="1690"><span class="lineNum">    1690 </span><span class="lineCov">          2 :         masm.shrl_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">    1691 </span><span class="lineCov">          2 :     }</span>
<span class="lineNum">    1692 </span><span class="lineCov">         12 :     void shll(const Imm32 imm, Register dest) {</span>
<a name="1693"><span class="lineNum">    1693 </span><span class="lineCov">         12 :         masm.shll_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">    1694 </span><span class="lineCov">         12 :     }</span>
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :     void sarl(const Imm32 imm, Register dest) {</span>
<a name="1696"><span class="lineNum">    1696 </span><span class="lineNoCov">          0 :         masm.sarl_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1698 </span><span class="lineNoCov">          0 :     void shrl_cl(Register dest) {</span>
<a name="1699"><span class="lineNum">    1699 </span><span class="lineNoCov">          0 :         masm.shrl_CLr(dest.encoding());</span></a>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :     void shll_cl(Register dest) {</span>
<a name="1702"><span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         masm.shll_CLr(dest.encoding());</span></a>
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1704 </span><span class="lineNoCov">          0 :     void sarl_cl(Register dest) {</span>
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :         masm.sarl_CLr(dest.encoding());</span>
<span class="lineNum">    1706 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1707 </span>            :     void shrdl_cl(Register src, Register dest) {
<span class="lineNum">    1708 </span>            :         masm.shrdl_CLr(src.encoding(), dest.encoding());
<span class="lineNum">    1709 </span>            :     }
<span class="lineNum">    1710 </span>            :     void shldl_cl(Register src, Register dest) {
<span class="lineNum">    1711 </span>            :         masm.shldl_CLr(src.encoding(), dest.encoding());
<a name="1712"><span class="lineNum">    1712 </span>            :     }</a>
<span class="lineNum">    1713 </span>            : 
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :     void roll(const Imm32 imm, Register dest) {</span>
<a name="1715"><span class="lineNum">    1715 </span><span class="lineNoCov">          0 :         masm.roll_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :     void roll_cl(Register dest) {</span>
<a name="1718"><span class="lineNum">    1718 </span><span class="lineNoCov">          0 :         masm.roll_CLr(dest.encoding());</span></a>
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :     void rorl(const Imm32 imm, Register dest) {</span>
<a name="1721"><span class="lineNum">    1721 </span><span class="lineNoCov">          0 :         masm.rorl_ir(imm.value, dest.encoding());</span></a>
<span class="lineNum">    1722 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1723 </span><span class="lineNoCov">          0 :     void rorl_cl(Register dest) {</span>
<span class="lineNum">    1724 </span><span class="lineNoCov">          0 :         masm.rorl_CLr(dest.encoding());</span>
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1726 </span>            : 
<span class="lineNum">    1727 </span>            :     void incl(const Operand&amp; op) {
<span class="lineNum">    1728 </span>            :         switch (op.kind()) {
<span class="lineNum">    1729 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1730 </span>            :             masm.incl_m32(op.disp(), op.base());
<span class="lineNum">    1731 </span>            :             break;
<span class="lineNum">    1732 </span>            :           default:
<span class="lineNum">    1733 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    1734 </span>            :         }
<span class="lineNum">    1735 </span>            :     }
<span class="lineNum">    1736 </span>            :     void lock_incl(const Operand&amp; op) {
<span class="lineNum">    1737 </span>            :         masm.prefix_lock();
<span class="lineNum">    1738 </span>            :         incl(op);
<span class="lineNum">    1739 </span>            :     }
<span class="lineNum">    1740 </span>            : 
<span class="lineNum">    1741 </span>            :     void decl(const Operand&amp; op) {
<span class="lineNum">    1742 </span>            :         switch (op.kind()) {
<span class="lineNum">    1743 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1744 </span>            :             masm.decl_m32(op.disp(), op.base());
<span class="lineNum">    1745 </span>            :             break;
<span class="lineNum">    1746 </span>            :           default:
<span class="lineNum">    1747 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    1748 </span>            :         }
<span class="lineNum">    1749 </span>            :     }
<span class="lineNum">    1750 </span>            :     void lock_decl(const Operand&amp; op) {
<span class="lineNum">    1751 </span>            :         masm.prefix_lock();
<span class="lineNum">    1752 </span>            :         decl(op);
<a name="1753"><span class="lineNum">    1753 </span>            :     }</a>
<span class="lineNum">    1754 </span>            : 
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :     void addb(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1757 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1758 </span><span class="lineNoCov">          0 :             masm.addb_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1759 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1760 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1761 </span><span class="lineNoCov">          0 :             masm.addb_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1763 </span>            :           default:
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1765 </span>            :             break;
<a name="1766"><span class="lineNum">    1766 </span>            :         }</a>
<span class="lineNum">    1767 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1768 </span><span class="lineNoCov">          0 :     void addb(Register src, const Operand&amp; op) {</span>
<span class="lineNum">    1769 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1770 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 :             masm.addb_rm(src.encoding(), op.disp(), op.base());</span>
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1773 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1774 </span><span class="lineNoCov">          0 :             masm.addb_rm(src.encoding(), op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1776 </span>            :           default:
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1778 </span>            :             break;
<span class="lineNum">    1779 </span>            :         }
<a name="1780"><span class="lineNum">    1780 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1781 </span>            : 
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :     void subb(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1784 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :             masm.subb_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1787 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :             masm.subb_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1789 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1790 </span>            :           default:
<span class="lineNum">    1791 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1792 </span>            :             break;
<a name="1793"><span class="lineNum">    1793 </span>            :         }</a>
<span class="lineNum">    1794 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :     void subb(Register src, const Operand&amp; op) {</span>
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1797 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1798 </span><span class="lineNoCov">          0 :             masm.subb_rm(src.encoding(), op.disp(), op.base());</span>
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1800 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :             masm.subb_rm(src.encoding(), op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1803 </span>            :           default:
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1805 </span>            :             break;
<span class="lineNum">    1806 </span>            :         }
<a name="1807"><span class="lineNum">    1807 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1808 </span>            : 
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :     void andb(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1810 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1811 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :             masm.andb_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1814 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 :             masm.andb_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1817 </span>            :           default:
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1819 </span>            :             break;
<a name="1820"><span class="lineNum">    1820 </span>            :         }</a>
<span class="lineNum">    1821 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :     void andb(Register src, const Operand&amp; op) {</span>
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1824 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :             masm.andb_rm(src.encoding(), op.disp(), op.base());</span>
<span class="lineNum">    1826 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1827 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :             masm.andb_rm(src.encoding(), op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1830 </span>            :           default:
<span class="lineNum">    1831 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1832 </span>            :             break;
<span class="lineNum">    1833 </span>            :         }
<a name="1834"><span class="lineNum">    1834 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1835 </span>            : 
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 :     void orb(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1838 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1839 </span><span class="lineNoCov">          0 :             masm.orb_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1841 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :             masm.orb_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1843 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1844 </span>            :           default:
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1846 </span>            :             break;
<a name="1847"><span class="lineNum">    1847 </span>            :         }</a>
<span class="lineNum">    1848 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1849 </span><span class="lineNoCov">          0 :     void orb(Register src, const Operand&amp; op) {</span>
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1851 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1852 </span><span class="lineNoCov">          0 :             masm.orb_rm(src.encoding(), op.disp(), op.base());</span>
<span class="lineNum">    1853 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1854 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :             masm.orb_rm(src.encoding(), op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1857 </span>            :           default:
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1859 </span>            :             break;
<span class="lineNum">    1860 </span>            :         }
<a name="1861"><span class="lineNum">    1861 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1862 </span>            : 
<span class="lineNum">    1863 </span><span class="lineNoCov">          0 :     void xorb(Imm32 imm, const Operand&amp; op) {</span>
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1865 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :             masm.xorb_im(imm.value, op.disp(), op.base());</span>
<span class="lineNum">    1867 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1868 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :             masm.xorb_im(imm.value, op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1871 </span>            :           default:
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1873 </span>            :             break;
<a name="1874"><span class="lineNum">    1874 </span>            :         }</a>
<span class="lineNum">    1875 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :     void xorb(Register src, const Operand&amp; op) {</span>
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :         switch (op.kind()) {</span>
<span class="lineNum">    1878 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1879 </span><span class="lineNoCov">          0 :             masm.xorb_rm(src.encoding(), op.disp(), op.base());</span>
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1881 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :             masm.xorb_rm(src.encoding(), op.disp(), op.base(), op.index(), op.scale());</span>
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1884 </span>            :           default:
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    1886 </span>            :             break;
<span class="lineNum">    1887 </span>            :         }
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 :     }</span>
<a name="1889"><span class="lineNum">    1889 </span>            : </a>
<span class="lineNum">    1890 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :     void lock_addb(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1892 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :         addb(src, op);</span>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1895 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :     void lock_subb(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :         subb(src, op);</span>
<a name="1899"><span class="lineNum">    1899 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1900 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :     void lock_andb(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1902 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :         andb(src, op);</span>
<a name="1904"><span class="lineNum">    1904 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1905 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 :     void lock_orb(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1908 </span><span class="lineNoCov">          0 :         orb(src, op);</span>
<a name="1909"><span class="lineNum">    1909 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1910 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1911 </span><span class="lineNoCov">          0 :     void lock_xorb(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :         xorb(src, op);</span>
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :     }</span>
<a name="1915"><span class="lineNum">    1915 </span>            : </a>
<span class="lineNum">    1916 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :     void lock_addw(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :         addw(src, op);</span>
<a name="1920"><span class="lineNum">    1920 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1921 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :     void lock_subw(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :         subw(src, op);</span>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1926 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 :     void lock_andw(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :         andw(src, op);</span>
<a name="1930"><span class="lineNum">    1930 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1931 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :     void lock_orw(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :         orw(src, op);</span>
<a name="1935"><span class="lineNum">    1935 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1936 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :     void lock_xorw(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1938 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 :         xorw(src, op);</span>
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1941 </span>            : 
<span class="lineNum">    1942 </span>            :     // Note, lock_addl(imm, op) is used for a memory barrier on non-SSE2 systems,
<a name="1943"><span class="lineNum">    1943 </span>            :     // among other things.  Do not optimize, replace by XADDL, or similar.</a>
<span class="lineNum">    1944 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1945 </span><span class="lineNoCov">          0 :     void lock_addl(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1947 </span><span class="lineNoCov">          0 :         addl(src, op);</span>
<a name="1948"><span class="lineNum">    1948 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1949 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1950 </span><span class="lineNoCov">          0 :     void lock_subl(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1951 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :         subl(src, op);</span>
<a name="1953"><span class="lineNum">    1953 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1954 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :     void lock_andl(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1956 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :         andl(src, op);</span>
<a name="1958"><span class="lineNum">    1958 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1959 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1960 </span><span class="lineNoCov">          0 :     void lock_orl(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1962 </span><span class="lineNoCov">          0 :         orl(src, op);</span>
<a name="1963"><span class="lineNum">    1963 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1964 </span>            :     template&lt;typename T&gt;
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :     void lock_xorl(T src, const Operand&amp; op) {</span>
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :         xorl(src, op);</span>
<a name="1968"><span class="lineNum">    1968 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1969 </span>            : 
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :     void lock_cmpxchgb(Register src, const Operand&amp; mem) {</span>
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1972 </span><span class="lineNoCov">          0 :         switch (mem.kind()) {</span>
<span class="lineNum">    1973 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :             masm.cmpxchgb(src.encoding(), mem.disp(), mem.base());</span>
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1976 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1977 </span><span class="lineNoCov">          0 :             masm.cmpxchgb(src.encoding(), mem.disp(), mem.base(), mem.index(), mem.scale());</span>
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1979 </span>            :           default:
<span class="lineNum">    1980 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1981"><span class="lineNum">    1981 </span>            :         }</a>
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :     void lock_cmpxchgw(Register src, const Operand&amp; mem) {</span>
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :         switch (mem.kind()) {</span>
<span class="lineNum">    1986 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 :             masm.cmpxchgw(src.encoding(), mem.disp(), mem.base());</span>
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1989 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :             masm.cmpxchgw(src.encoding(), mem.disp(), mem.base(), mem.index(), mem.scale());</span>
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1992 </span>            :           default:
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="1994"><span class="lineNum">    1994 </span>            :         }</a>
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1996 </span><span class="lineNoCov">          0 :     void lock_cmpxchgl(Register src, const Operand&amp; mem) {</span>
<span class="lineNum">    1997 </span><span class="lineNoCov">          0 :         masm.prefix_lock();</span>
<span class="lineNum">    1998 </span><span class="lineNoCov">          0 :         switch (mem.kind()) {</span>
<span class="lineNum">    1999 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :             masm.cmpxchgl(src.encoding(), mem.disp(), mem.base());</span>
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2002 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2003 </span><span class="lineNoCov">          0 :             masm.cmpxchgl(src.encoding(), mem.disp(), mem.base(), mem.index(), mem.scale());</span>
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2005 </span>            :           default:
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    2007 </span>            :         }
<a name="2008"><span class="lineNum">    2008 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2009 </span>            : 
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :     void xchgb(Register src, const Operand&amp; mem) {</span>
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :         switch (mem.kind()) {</span>
<span class="lineNum">    2012 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :             masm.xchgb_rm(src.encoding(), mem.disp(), mem.base());</span>
<span class="lineNum">    2014 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2015 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2016 </span><span class="lineNoCov">          0 :             masm.xchgb_rm(src.encoding(), mem.disp(), mem.base(), mem.index(), mem.scale());</span>
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2018 </span>            :           default:
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2020"><span class="lineNum">    2020 </span>            :         }</a>
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2022 </span><span class="lineNoCov">          0 :     void xchgw(Register src, const Operand&amp; mem) {</span>
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :         switch (mem.kind()) {</span>
<span class="lineNum">    2024 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :             masm.xchgw_rm(src.encoding(), mem.disp(), mem.base());</span>
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2027 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :             masm.xchgw_rm(src.encoding(), mem.disp(), mem.base(), mem.index(), mem.scale());</span>
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2030 </span>            :           default:
<span class="lineNum">    2031 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2032"><span class="lineNum">    2032 </span>            :         }</a>
<span class="lineNum">    2033 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2034 </span><span class="lineNoCov">          0 :     void xchgl(Register src, const Operand&amp; mem) {</span>
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :         switch (mem.kind()) {</span>
<span class="lineNum">    2036 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :             masm.xchgl_rm(src.encoding(), mem.disp(), mem.base());</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2039 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :             masm.xchgl_rm(src.encoding(), mem.disp(), mem.base(), mem.index(), mem.scale());</span>
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2042 </span>            :           default:
<span class="lineNum">    2043 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    2044 </span>            :         }
<a name="2045"><span class="lineNum">    2045 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2046 </span>            : 
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :     void lock_xaddb(Register srcdest, const Operand&amp; mem) {</span>
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :         switch (mem.kind()) {</span>
<span class="lineNum">    2049 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :             masm.lock_xaddb_rm(srcdest.encoding(), mem.disp(), mem.base());</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2052 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2053 </span><span class="lineNoCov">          0 :             masm.lock_xaddb_rm(srcdest.encoding(), mem.disp(), mem.base(), mem.index(), mem.scale());</span>
<span class="lineNum">    2054 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2055 </span>            :           default:
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2057"><span class="lineNum">    2057 </span>            :         }</a>
<span class="lineNum">    2058 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :     void lock_xaddw(Register srcdest, const Operand&amp; mem) {</span>
<span class="lineNum">    2060 </span><span class="lineNoCov">          0 :         masm.prefix_16_for_32();</span>
<a name="2061"><span class="lineNum">    2061 </span><span class="lineNoCov">          0 :         lock_xaddl(srcdest, mem);</span></a>
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :     void lock_xaddl(Register srcdest, const Operand&amp; mem) {</span>
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :         switch (mem.kind()) {</span>
<span class="lineNum">    2065 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2066 </span><span class="lineNoCov">          0 :             masm.lock_xaddl_rm(srcdest.encoding(), mem.disp(), mem.base());</span>
<span class="lineNum">    2067 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2068 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :             masm.lock_xaddl_rm(srcdest.encoding(), mem.disp(), mem.base(), mem.index(), mem.scale());</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2071 </span>            :           default:
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    2073 </span>            :         }
<a name="2074"><span class="lineNum">    2074 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2075 </span>            : 
<span class="lineNum">    2076 </span><span class="lineCov">       6210 :     void push(const Imm32 imm) {</span>
<span class="lineNum">    2077 </span><span class="lineCov">       6210 :         masm.push_i(imm.value);</span>
<a name="2078"><span class="lineNum">    2078 </span><span class="lineCov">       6210 :     }</span></a>
<span class="lineNum">    2079 </span>            : 
<span class="lineNum">    2080 </span><span class="lineCov">       4030 :     void push(const Operand&amp; src) {</span>
<span class="lineNum">    2081 </span><span class="lineCov">       4030 :         switch (src.kind()) {</span>
<span class="lineNum">    2082 </span>            :           case Operand::REG:
<span class="lineNum">    2083 </span><span class="lineNoCov">          0 :             masm.push_r(src.reg());</span>
<span class="lineNum">    2084 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2085 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2086 </span><span class="lineCov">       4030 :             masm.push_m(src.disp(), src.base());</span>
<span class="lineNum">    2087 </span><span class="lineCov">       4030 :             break;</span>
<span class="lineNum">    2088 </span>            :           default:
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2090"><span class="lineNum">    2090 </span>            :         }</a>
<span class="lineNum">    2091 </span><span class="lineCov">       4030 :     }</span>
<span class="lineNum">    2092 </span><span class="lineCov">     143086 :     void push(Register src) {</span>
<a name="2093"><span class="lineNum">    2093 </span><span class="lineCov">     143086 :         masm.push_r(src.encoding());</span></a>
<span class="lineNum">    2094 </span><span class="lineCov">     143090 :     }</span>
<span class="lineNum">    2095 </span><span class="lineCov">         24 :     void push(const Address&amp; src) {</span>
<span class="lineNum">    2096 </span><span class="lineCov">         24 :         masm.push_m(src.offset, src.base.encoding());</span>
<a name="2097"><span class="lineNum">    2097 </span><span class="lineCov">         24 :     }</span></a>
<span class="lineNum">    2098 </span>            : 
<span class="lineNum">    2099 </span><span class="lineCov">        665 :     void pop(const Operand&amp; src) {</span>
<span class="lineNum">    2100 </span><span class="lineCov">        665 :         switch (src.kind()) {</span>
<span class="lineNum">    2101 </span>            :           case Operand::REG:
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :             masm.pop_r(src.reg());</span>
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2104 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2105 </span><span class="lineCov">        665 :             masm.pop_m(src.disp(), src.base());</span>
<span class="lineNum">    2106 </span><span class="lineCov">        665 :             break;</span>
<span class="lineNum">    2107 </span>            :           default:
<span class="lineNum">    2108 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2109"><span class="lineNum">    2109 </span>            :         }</a>
<span class="lineNum">    2110 </span><span class="lineCov">        665 :     }</span>
<span class="lineNum">    2111 </span><span class="lineCov">     117823 :     void pop(Register src) {</span>
<span class="lineNum">    2112 </span><span class="lineCov">     117823 :         masm.pop_r(src.encoding());</span>
<span class="lineNum">    2113 </span><span class="lineCov">     117824 :     }</span>
<span class="lineNum">    2114 </span>            :     void pop(const Address&amp; src) {
<span class="lineNum">    2115 </span>            :         masm.pop_m(src.offset, src.base.encoding());
<a name="2116"><span class="lineNum">    2116 </span>            :     }</a>
<span class="lineNum">    2117 </span>            : 
<span class="lineNum">    2118 </span><span class="lineNoCov">          0 :     void pushFlags() {</span>
<a name="2119"><span class="lineNum">    2119 </span><span class="lineNoCov">          0 :         masm.push_flags();</span></a>
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2121 </span><span class="lineNoCov">          0 :     void popFlags() {</span>
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :         masm.pop_flags();</span>
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2124 </span>            : 
<span class="lineNum">    2125 </span>            : #ifdef JS_CODEGEN_X86
<span class="lineNum">    2126 </span>            :     void pushAllRegs() {
<span class="lineNum">    2127 </span>            :         masm.pusha();
<span class="lineNum">    2128 </span>            :     }
<span class="lineNum">    2129 </span>            :     void popAllRegs() {
<span class="lineNum">    2130 </span>            :         masm.popa();
<span class="lineNum">    2131 </span>            :     }
<span class="lineNum">    2132 </span>            : #endif
<a name="2133"><span class="lineNum">    2133 </span>            : </a>
<span class="lineNum">    2134 </span>            :     // Zero-extend byte to 32-bit integer.
<span class="lineNum">    2135 </span><span class="lineCov">         61 :     void movzbl(Register src, Register dest) {</span>
<span class="lineNum">    2136 </span><span class="lineCov">         61 :         masm.movzbl_rr(src.encoding(), dest.encoding());</span>
<a name="2137"><span class="lineNum">    2137 </span><span class="lineCov">         61 :     }</span></a>
<span class="lineNum">    2138 </span>            : 
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :     void cdq() {</span>
<a name="2140"><span class="lineNum">    2140 </span><span class="lineNoCov">          0 :         masm.cdq();</span></a>
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :     void idiv(Register divisor) {</span>
<a name="2143"><span class="lineNum">    2143 </span><span class="lineNoCov">          0 :         masm.idivl_r(divisor.encoding());</span></a>
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :     void udiv(Register divisor) {</span>
<span class="lineNum">    2146 </span><span class="lineNoCov">          0 :         masm.divl_r(divisor.encoding());</span>
<a name="2147"><span class="lineNum">    2147 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2148 </span>            : 
<span class="lineNum">    2149 </span><span class="lineNoCov">          0 :     void vpinsrb(unsigned lane, Register src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE41());</span>
<a name="2151"><span class="lineNum">    2151 </span><span class="lineNoCov">          0 :         masm.vpinsrb_irr(lane, src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2153 </span><span class="lineNoCov">          0 :     void vpinsrw(unsigned lane, Register src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :         masm.vpinsrw_irr(lane, src1.encoding(), src0.encoding(), dest.encoding());</span>
<a name="2155"><span class="lineNum">    2155 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2156 </span>            : 
<span class="lineNum">    2157 </span><span class="lineNoCov">          0 :     void vpinsrd(unsigned lane, Register src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE41());</span>
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :         masm.vpinsrd_irr(lane, src1.encoding(), src0.encoding(), dest.encoding());</span>
<a name="2160"><span class="lineNum">    2160 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2161 </span>            : 
<span class="lineNum">    2162 </span><span class="lineNoCov">          0 :     void vpextrb(unsigned lane, FloatRegister src, Register dest) {</span>
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE41());</span>
<a name="2164"><span class="lineNum">    2164 </span><span class="lineNoCov">          0 :         masm.vpextrb_irr(lane, src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :     void vpextrw(unsigned lane, FloatRegister src, Register dest) {</span>
<a name="2167"><span class="lineNum">    2167 </span><span class="lineNoCov">          0 :         masm.vpextrw_irr(lane, src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :     void vpextrd(unsigned lane, FloatRegister src, Register dest) {</span>
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE41());</span>
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :         masm.vpextrd_irr(lane, src.encoding(), dest.encoding());</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2173 </span>            :     void vpsrldq(Imm32 shift, FloatRegister src0, FloatRegister dest) {
<span class="lineNum">    2174 </span>            :         MOZ_ASSERT(HasSSE2());
<a name="2175"><span class="lineNum">    2175 </span>            :         masm.vpsrldq_ir(shift.value, src0.encoding(), dest.encoding());</a>
<span class="lineNum">    2176 </span>            :     }
<span class="lineNum">    2177 </span><span class="lineNoCov">          0 :     void vpsllq(Imm32 shift, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2178 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 :         masm.vpsllq_ir(shift.value, src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2180 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2181 </span>            :     void vpsrlq(Imm32 shift, FloatRegister src0, FloatRegister dest) {
<span class="lineNum">    2182 </span>            :         MOZ_ASSERT(HasSSE2());
<a name="2183"><span class="lineNum">    2183 </span>            :         masm.vpsrlq_ir(shift.value, src0.encoding(), dest.encoding());</a>
<span class="lineNum">    2184 </span>            :     }
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :     void vpslld(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2186 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2187"><span class="lineNum">    2187 </span><span class="lineNoCov">          0 :         masm.vpslld_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2189 </span><span class="lineNoCov">          0 :     void vpslld(Imm32 count, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2191"><span class="lineNum">    2191 </span><span class="lineNoCov">          0 :         masm.vpslld_ir(count.value, src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :     void vpsrad(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2195"><span class="lineNum">    2195 </span><span class="lineNoCov">          0 :         masm.vpsrad_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2196 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2197 </span><span class="lineNoCov">          0 :     void vpsrad(Imm32 count, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2198 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2199"><span class="lineNum">    2199 </span><span class="lineNoCov">          0 :         masm.vpsrad_ir(count.value, src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :     void vpsrld(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2202 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2203"><span class="lineNum">    2203 </span><span class="lineNoCov">          0 :         masm.vpsrld_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2205 </span><span class="lineNoCov">          0 :     void vpsrld(Imm32 count, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :         masm.vpsrld_ir(count.value, src0.encoding(), dest.encoding());</span>
<a name="2208"><span class="lineNum">    2208 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2209 </span>            : 
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 :     void vpsllw(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2212"><span class="lineNum">    2212 </span><span class="lineNoCov">          0 :         masm.vpsllw_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :     void vpsllw(Imm32 count, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2215 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2216"><span class="lineNum">    2216 </span><span class="lineNoCov">          0 :         masm.vpsllw_ir(count.value, src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2217 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2218 </span><span class="lineNoCov">          0 :     void vpsraw(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2220"><span class="lineNum">    2220 </span><span class="lineNoCov">          0 :         masm.vpsraw_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2222 </span><span class="lineNoCov">          0 :     void vpsraw(Imm32 count, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2224"><span class="lineNum">    2224 </span><span class="lineNoCov">          0 :         masm.vpsraw_ir(count.value, src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2226 </span><span class="lineNoCov">          0 :     void vpsrlw(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2227 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2228"><span class="lineNum">    2228 </span><span class="lineNoCov">          0 :         masm.vpsrlw_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :     void vpsrlw(Imm32 count, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2232 </span><span class="lineNoCov">          0 :         masm.vpsrlw_ir(count.value, src0.encoding(), dest.encoding());</span>
<a name="2233"><span class="lineNum">    2233 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2234 </span>            : 
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :     void vcvtsi2sd(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2238 </span>            :           case Operand::REG:
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :             masm.vcvtsi2sd_rr(src1.reg(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2240 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2241 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :             masm.vcvtsi2sd_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2244 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2245 </span><span class="lineNoCov">          0 :             masm.vcvtsi2sd_mr(src1.disp(), src1.base(), src1.index(), src1.scale(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2246 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2247 </span>            :           default:
<span class="lineNum">    2248 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2249"><span class="lineNum">    2249 </span>            :         }</a>
<span class="lineNum">    2250 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2251 </span><span class="lineCov">         26 :     void vcvttsd2si(FloatRegister src, Register dest) {</span>
<span class="lineNum">    2252 </span><span class="lineCov">         26 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2253"><span class="lineNum">    2253 </span><span class="lineCov">         26 :         masm.vcvttsd2si_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2254 </span><span class="lineCov">         26 :     }</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :     void vcvttss2si(FloatRegister src, Register dest) {</span>
<span class="lineNum">    2256 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :         masm.vcvttss2si_rr(src.encoding(), dest.encoding());</span>
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2259 </span>            :     void vcvtsi2ss(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {
<span class="lineNum">    2260 </span>            :         MOZ_ASSERT(HasSSE2());
<span class="lineNum">    2261 </span>            :         switch (src1.kind()) {
<span class="lineNum">    2262 </span>            :           case Operand::REG:
<span class="lineNum">    2263 </span>            :             masm.vcvtsi2ss_rr(src1.reg(), src0.encoding(), dest.encoding());
<span class="lineNum">    2264 </span>            :             break;
<span class="lineNum">    2265 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2266 </span>            :             masm.vcvtsi2ss_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());
<span class="lineNum">    2267 </span>            :             break;
<span class="lineNum">    2268 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2269 </span>            :             masm.vcvtsi2ss_mr(src1.disp(), src1.base(), src1.index(), src1.scale(), src0.encoding(), dest.encoding());
<span class="lineNum">    2270 </span>            :             break;
<span class="lineNum">    2271 </span>            :           default:
<span class="lineNum">    2272 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<a name="2273"><span class="lineNum">    2273 </span>            :         }</a>
<span class="lineNum">    2274 </span>            :     }
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :     void vcvtsi2ss(Register src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2276 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2277"><span class="lineNum">    2277 </span><span class="lineNoCov">          0 :         masm.vcvtsi2ss_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2279 </span><span class="lineCov">         58 :     void vcvtsi2sd(Register src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2280 </span><span class="lineCov">         58 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2281"><span class="lineNum">    2281 </span><span class="lineCov">         58 :         masm.vcvtsi2sd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2282 </span><span class="lineCov">         58 :     }</span>
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 :     void vcvttps2dq(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2285"><span class="lineNum">    2285 </span><span class="lineNoCov">          0 :         masm.vcvttps2dq_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :     void vcvtdq2ps(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">    2288 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2289"><span class="lineNum">    2289 </span><span class="lineNoCov">          0 :         masm.vcvtdq2ps_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2290 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2291 </span><span class="lineNoCov">          0 :     void vmovmskpd(FloatRegister src, Register dest) {</span>
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2293"><span class="lineNum">    2293 </span><span class="lineNoCov">          0 :         masm.vmovmskpd_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :     void vmovmskps(FloatRegister src, Register dest) {</span>
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2297"><span class="lineNum">    2297 </span><span class="lineNoCov">          0 :         masm.vmovmskps_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2299 </span><span class="lineNoCov">          0 :     void vpmovmskb(FloatRegister src, Register dest) {</span>
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :         masm.vpmovmskb_rr(src.encoding(), dest.encoding());</span>
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2303 </span>            :     void vptest(FloatRegister rhs, FloatRegister lhs) {
<span class="lineNum">    2304 </span>            :         MOZ_ASSERT(HasSSE41());
<a name="2305"><span class="lineNum">    2305 </span>            :         masm.vptest_rr(rhs.encoding(), lhs.encoding());</a>
<span class="lineNum">    2306 </span>            :     }
<span class="lineNum">    2307 </span><span class="lineCov">         38 :     void vucomisd(FloatRegister rhs, FloatRegister lhs) {</span>
<span class="lineNum">    2308 </span><span class="lineCov">         38 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2309"><span class="lineNum">    2309 </span><span class="lineCov">         38 :         masm.vucomisd_rr(rhs.encoding(), lhs.encoding());</span></a>
<span class="lineNum">    2310 </span><span class="lineCov">         38 :     }</span>
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :     void vucomiss(FloatRegister rhs, FloatRegister lhs) {</span>
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :         masm.vucomiss_rr(rhs.encoding(), lhs.encoding());</span>
<a name="2314"><span class="lineNum">    2314 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2315 </span>            : 
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :     void vpcmpeqb(const Operand&amp; rhs, FloatRegister lhs, FloatRegister dest) {</span>
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2318 </span><span class="lineNoCov">          0 :         switch (rhs.kind()) {</span>
<span class="lineNum">    2319 </span>            :           case Operand::FPREG:
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :             masm.vpcmpeqb_rr(rhs.fpu(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2321 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2322 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :             masm.vpcmpeqb_mr(rhs.disp(), rhs.base(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2325 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2326 </span><span class="lineNoCov">          0 :             masm.vpcmpeqb_mr(rhs.address(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2328 </span>            :           default:
<span class="lineNum">    2329 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2330"><span class="lineNum">    2330 </span>            :         }</a>
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :     void vpcmpgtb(const Operand&amp; rhs, FloatRegister lhs, FloatRegister dest) {</span>
<span class="lineNum">    2333 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2334 </span><span class="lineNoCov">          0 :         switch (rhs.kind()) {</span>
<span class="lineNum">    2335 </span>            :           case Operand::FPREG:
<span class="lineNum">    2336 </span><span class="lineNoCov">          0 :             masm.vpcmpgtb_rr(rhs.fpu(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2338 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2339 </span><span class="lineNoCov">          0 :             masm.vpcmpgtb_mr(rhs.disp(), rhs.base(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2341 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2342 </span><span class="lineNoCov">          0 :             masm.vpcmpgtb_mr(rhs.address(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2343 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2344 </span>            :           default:
<span class="lineNum">    2345 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    2346 </span>            :         }
<a name="2347"><span class="lineNum">    2347 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2348 </span>            : 
<span class="lineNum">    2349 </span><span class="lineNoCov">          0 :     void vpcmpeqw(const Operand&amp; rhs, FloatRegister lhs, FloatRegister dest) {</span>
<span class="lineNum">    2350 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 :         switch (rhs.kind()) {</span>
<span class="lineNum">    2352 </span>            :           case Operand::FPREG:
<span class="lineNum">    2353 </span><span class="lineNoCov">          0 :             masm.vpcmpeqw_rr(rhs.fpu(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2354 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2355 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 :             masm.vpcmpeqw_mr(rhs.disp(), rhs.base(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2357 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2358 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2359 </span><span class="lineNoCov">          0 :             masm.vpcmpeqw_mr(rhs.address(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2360 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2361 </span>            :           default:
<span class="lineNum">    2362 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2363"><span class="lineNum">    2363 </span>            :         }</a>
<span class="lineNum">    2364 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :     void vpcmpgtw(const Operand&amp; rhs, FloatRegister lhs, FloatRegister dest) {</span>
<span class="lineNum">    2366 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2367 </span><span class="lineNoCov">          0 :         switch (rhs.kind()) {</span>
<span class="lineNum">    2368 </span>            :           case Operand::FPREG:
<span class="lineNum">    2369 </span><span class="lineNoCov">          0 :             masm.vpcmpgtw_rr(rhs.fpu(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2371 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2372 </span><span class="lineNoCov">          0 :             masm.vpcmpgtw_mr(rhs.disp(), rhs.base(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2373 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2374 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2375 </span><span class="lineNoCov">          0 :             masm.vpcmpgtw_mr(rhs.address(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2376 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2377 </span>            :           default:
<span class="lineNum">    2378 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    2379 </span>            :         }
<a name="2380"><span class="lineNum">    2380 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2381 </span>            : 
<span class="lineNum">    2382 </span><span class="lineNoCov">          0 :     void vpcmpeqd(const Operand&amp; rhs, FloatRegister lhs, FloatRegister dest) {</span>
<span class="lineNum">    2383 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :         switch (rhs.kind()) {</span>
<span class="lineNum">    2385 </span>            :           case Operand::FPREG:
<span class="lineNum">    2386 </span><span class="lineNoCov">          0 :             masm.vpcmpeqd_rr(rhs.fpu(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2387 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2388 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2389 </span><span class="lineNoCov">          0 :             masm.vpcmpeqd_mr(rhs.disp(), rhs.base(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2390 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2391 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2392 </span><span class="lineNoCov">          0 :             masm.vpcmpeqd_mr(rhs.address(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2394 </span>            :           default:
<span class="lineNum">    2395 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2396"><span class="lineNum">    2396 </span>            :         }</a>
<span class="lineNum">    2397 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2398 </span><span class="lineNoCov">          0 :     void vpcmpgtd(const Operand&amp; rhs, FloatRegister lhs, FloatRegister dest) {</span>
<span class="lineNum">    2399 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2400 </span><span class="lineNoCov">          0 :         switch (rhs.kind()) {</span>
<span class="lineNum">    2401 </span>            :           case Operand::FPREG:
<span class="lineNum">    2402 </span><span class="lineNoCov">          0 :             masm.vpcmpgtd_rr(rhs.fpu(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2403 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2404 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2405 </span><span class="lineNoCov">          0 :             masm.vpcmpgtd_mr(rhs.disp(), rhs.base(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2406 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2407 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2408 </span><span class="lineNoCov">          0 :             masm.vpcmpgtd_mr(rhs.address(), lhs.encoding(), dest.encoding());</span>
<span class="lineNum">    2409 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2410 </span>            :           default:
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    2412 </span>            :         }
<a name="2413"><span class="lineNum">    2413 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2414 </span>            : 
<span class="lineNum">    2415 </span><span class="lineNoCov">          0 :     void vcmpps(uint8_t order, Operand src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2416 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2417 </span>            :         // :TODO: (Bug 1132894) See LIRGeneratorX86Shared::lowerForFPU
<span class="lineNum">    2418 </span>            :         // FIXME: This logic belongs in the MacroAssembler.
<span class="lineNum">    2419 </span><span class="lineNoCov">          0 :         if (!HasAVX() &amp;&amp; !src0.aliases(dest)) {</span>
<span class="lineNum">    2420 </span><span class="lineNoCov">          0 :             if (src1.kind() == Operand::FPREG &amp;&amp;</span>
<span class="lineNum">    2421 </span><span class="lineNoCov">          0 :                 dest.aliases(FloatRegister::FromCode(src1.fpu())))</span>
<span class="lineNum">    2422 </span>            :             {
<span class="lineNum">    2423 </span><span class="lineNoCov">          0 :                 vmovdqa(src1, ScratchSimd128Reg);</span>
<span class="lineNum">    2424 </span><span class="lineNoCov">          0 :                 src1 = Operand(ScratchSimd128Reg);</span>
<span class="lineNum">    2425 </span>            :             }
<span class="lineNum">    2426 </span><span class="lineNoCov">          0 :             vmovdqa(src0, dest);</span>
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :             src0 = dest;</span>
<span class="lineNum">    2428 </span>            :         }
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2430 </span>            :           case Operand::FPREG:
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 :             masm.vcmpps_rr(order, src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2432 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2433 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 :             masm.vcmpps_mr(order, src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2435 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2436 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2437 </span><span class="lineNoCov">          0 :             masm.vcmpps_mr(order, src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2439 </span>            :           default:
<span class="lineNum">    2440 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2441"><span class="lineNum">    2441 </span>            :         }</a>
<span class="lineNum">    2442 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2443 </span><span class="lineNoCov">          0 :     void vcmpeqps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<a name="2444"><span class="lineNum">    2444 </span><span class="lineNoCov">          0 :         vcmpps(X86Encoding::ConditionCmp_EQ, src1, src0, dest);</span></a>
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2446 </span><span class="lineNoCov">          0 :     void vcmpltps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<a name="2447"><span class="lineNum">    2447 </span><span class="lineNoCov">          0 :         vcmpps(X86Encoding::ConditionCmp_LT, src1, src0, dest);</span></a>
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2449 </span><span class="lineNoCov">          0 :     void vcmpleps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<a name="2450"><span class="lineNum">    2450 </span><span class="lineNoCov">          0 :         vcmpps(X86Encoding::ConditionCmp_LE, src1, src0, dest);</span></a>
<span class="lineNum">    2451 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2452 </span><span class="lineNoCov">          0 :     void vcmpunordps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<a name="2453"><span class="lineNum">    2453 </span><span class="lineNoCov">          0 :         vcmpps(X86Encoding::ConditionCmp_UNORD, src1, src0, dest);</span></a>
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :     void vcmpneqps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2456 </span><span class="lineNoCov">          0 :         vcmpps(X86Encoding::ConditionCmp_NEQ, src1, src0, dest);</span>
<span class="lineNum">    2457 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2458 </span>            :     void vcmpordps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {
<a name="2459"><span class="lineNum">    2459 </span>            :         vcmpps(X86Encoding::ConditionCmp_ORD, src1, src0, dest);</a>
<span class="lineNum">    2460 </span>            :     }
<span class="lineNum">    2461 </span><span class="lineNoCov">          0 :     void vrcpps(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    2462 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2463 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    2464 </span>            :           case Operand::FPREG:
<span class="lineNum">    2465 </span><span class="lineNoCov">          0 :             masm.vrcpps_rr(src.fpu(), dest.encoding());</span>
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2467 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2468 </span><span class="lineNoCov">          0 :             masm.vrcpps_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">    2469 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2470 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2471 </span><span class="lineNoCov">          0 :             masm.vrcpps_mr(src.address(), dest.encoding());</span>
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2473 </span>            :           default:
<span class="lineNum">    2474 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2475"><span class="lineNum">    2475 </span>            :         }</a>
<span class="lineNum">    2476 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2477 </span><span class="lineNoCov">          0 :     void vsqrtps(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    2478 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2479 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    2480 </span>            :           case Operand::FPREG:
<span class="lineNum">    2481 </span><span class="lineNoCov">          0 :             masm.vsqrtps_rr(src.fpu(), dest.encoding());</span>
<span class="lineNum">    2482 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2483 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 :             masm.vsqrtps_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">    2485 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2486 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2487 </span><span class="lineNoCov">          0 :             masm.vsqrtps_mr(src.address(), dest.encoding());</span>
<span class="lineNum">    2488 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2489 </span>            :           default:
<span class="lineNum">    2490 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2491"><span class="lineNum">    2491 </span>            :         }</a>
<span class="lineNum">    2492 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2493 </span><span class="lineNoCov">          0 :     void vrsqrtps(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2495 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    2496 </span>            :           case Operand::FPREG:
<span class="lineNum">    2497 </span><span class="lineNoCov">          0 :             masm.vrsqrtps_rr(src.fpu(), dest.encoding());</span>
<span class="lineNum">    2498 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2499 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2500 </span><span class="lineNoCov">          0 :             masm.vrsqrtps_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">    2501 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2502 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2503 </span><span class="lineNoCov">          0 :             masm.vrsqrtps_mr(src.address(), dest.encoding());</span>
<span class="lineNum">    2504 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2505 </span>            :           default:
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2507"><span class="lineNum">    2507 </span>            :         }</a>
<span class="lineNum">    2508 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :     void vmovd(Register src, FloatRegister dest) {</span>
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2511"><span class="lineNum">    2511 </span><span class="lineNoCov">          0 :         masm.vmovd_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2512 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :     void vmovd(FloatRegister src, Register dest) {</span>
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="2515"><span class="lineNum">    2515 </span><span class="lineNoCov">          0 :         masm.vmovd_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2517 </span><span class="lineNoCov">          0 :     void vmovd(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    2520 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :             masm.vmovd_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2523 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :             masm.vmovd_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">    2525 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2526 </span>            :           default:
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2528"><span class="lineNum">    2528 </span>            :         }</a>
<span class="lineNum">    2529 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 :     void vmovd(FloatRegister src, const Operand&amp; dest) {</span>
<span class="lineNum">    2531 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2532 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    2533 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2534 </span><span class="lineNoCov">          0 :             masm.vmovd_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    2535 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2536 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2537 </span><span class="lineNoCov">          0 :             masm.vmovd_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2539 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2540 </span><span class="lineNoCov">          0 :             masm.vmovq_rm(src.encoding(), dest.address());</span>
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2542 </span>            :           default:
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2544"><span class="lineNum">    2544 </span>            :         }</a>
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :     void vmovq(const Operand&amp; src, FloatRegister dest) {</span>
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :         switch (src.kind()) {</span>
<span class="lineNum">    2549 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2550 </span><span class="lineNoCov">          0 :             masm.vmovq_mr(src.disp(), src.base(), dest.encoding());</span>
<span class="lineNum">    2551 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2552 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :             masm.vmovq_mr(src.disp(), src.base(), src.index(), src.scale(), dest.encoding());</span>
<span class="lineNum">    2554 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2555 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2556 </span><span class="lineNoCov">          0 :             masm.vmovq_mr(src.address(), dest.encoding());</span>
<span class="lineNum">    2557 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2558 </span>            :           default:
<span class="lineNum">    2559 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2560"><span class="lineNum">    2560 </span>            :         }</a>
<span class="lineNum">    2561 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2562 </span><span class="lineNoCov">          0 :     void vmovq(FloatRegister src, const Operand&amp; dest) {</span>
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2564 </span><span class="lineNoCov">          0 :         switch (dest.kind()) {</span>
<span class="lineNum">    2565 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2566 </span><span class="lineNoCov">          0 :             masm.vmovq_rm(src.encoding(), dest.disp(), dest.base());</span>
<span class="lineNum">    2567 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2568 </span>            :           case Operand::MEM_SCALE:
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :             masm.vmovq_rm(src.encoding(), dest.disp(), dest.base(), dest.index(), dest.scale());</span>
<span class="lineNum">    2570 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2571 </span>            :           default:
<span class="lineNum">    2572 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2573"><span class="lineNum">    2573 </span>            :         }</a>
<span class="lineNum">    2574 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2575 </span><span class="lineNoCov">          0 :     void vpaddb(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2576 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2577 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2578 </span>            :           case Operand::FPREG:
<span class="lineNum">    2579 </span><span class="lineNoCov">          0 :             masm.vpaddb_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2581 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2582 </span><span class="lineNoCov">          0 :             masm.vpaddb_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2583 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2584 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2585 </span><span class="lineNoCov">          0 :             masm.vpaddb_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2586 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2587 </span>            :           default:
<span class="lineNum">    2588 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2589"><span class="lineNum">    2589 </span>            :         }</a>
<span class="lineNum">    2590 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2591 </span><span class="lineNoCov">          0 :     void vpsubb(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2592 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2593 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2594 </span>            :           case Operand::FPREG:
<span class="lineNum">    2595 </span><span class="lineNoCov">          0 :             masm.vpsubb_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2597 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 :             masm.vpsubb_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2599 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2600 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :             masm.vpsubb_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2603 </span>            :           default:
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2605"><span class="lineNum">    2605 </span>            :         }</a>
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2607 </span><span class="lineNoCov">          0 :     void vpaddsb(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2608 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2609 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2610 </span>            :           case Operand::FPREG:
<span class="lineNum">    2611 </span><span class="lineNoCov">          0 :             masm.vpaddsb_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2612 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2613 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2614 </span><span class="lineNoCov">          0 :             masm.vpaddsb_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2615 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2616 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2617 </span><span class="lineNoCov">          0 :             masm.vpaddsb_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2618 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2619 </span>            :           default:
<span class="lineNum">    2620 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2621"><span class="lineNum">    2621 </span>            :         }</a>
<span class="lineNum">    2622 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2623 </span><span class="lineNoCov">          0 :     void vpaddusb(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2624 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2625 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2626 </span>            :           case Operand::FPREG:
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 :             masm.vpaddusb_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2629 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2630 </span><span class="lineNoCov">          0 :             masm.vpaddusb_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2631 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2632 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 :             masm.vpaddusb_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2634 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2635 </span>            :           default:
<span class="lineNum">    2636 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2637"><span class="lineNum">    2637 </span>            :         }</a>
<span class="lineNum">    2638 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2639 </span><span class="lineNoCov">          0 :     void vpsubsb(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2640 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2641 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2642 </span>            :           case Operand::FPREG:
<span class="lineNum">    2643 </span><span class="lineNoCov">          0 :             masm.vpsubsb_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2644 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2645 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2646 </span><span class="lineNoCov">          0 :             masm.vpsubsb_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2647 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2648 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :             masm.vpsubsb_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2650 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2651 </span>            :           default:
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2653"><span class="lineNum">    2653 </span>            :         }</a>
<span class="lineNum">    2654 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :     void vpsubusb(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2656 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2657 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2658 </span>            :           case Operand::FPREG:
<span class="lineNum">    2659 </span><span class="lineNoCov">          0 :             masm.vpsubusb_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2660 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2661 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2662 </span><span class="lineNoCov">          0 :             masm.vpsubusb_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2663 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2664 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2665 </span><span class="lineNoCov">          0 :             masm.vpsubusb_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2666 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2667 </span>            :           default:
<span class="lineNum">    2668 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2669"><span class="lineNum">    2669 </span>            :         }</a>
<span class="lineNum">    2670 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2671 </span><span class="lineNoCov">          0 :     void vpaddw(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2672 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2673 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2674 </span>            :           case Operand::FPREG:
<span class="lineNum">    2675 </span><span class="lineNoCov">          0 :             masm.vpaddw_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2676 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2677 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2678 </span><span class="lineNoCov">          0 :             masm.vpaddw_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2680 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2681 </span><span class="lineNoCov">          0 :             masm.vpaddw_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2682 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2683 </span>            :           default:
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2685"><span class="lineNum">    2685 </span>            :         }</a>
<span class="lineNum">    2686 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2687 </span><span class="lineNoCov">          0 :     void vpsubw(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2688 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2689 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2690 </span>            :           case Operand::FPREG:
<span class="lineNum">    2691 </span><span class="lineNoCov">          0 :             masm.vpsubw_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2692 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2693 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :             masm.vpsubw_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2696 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :             masm.vpsubw_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2698 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2699 </span>            :           default:
<span class="lineNum">    2700 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2701"><span class="lineNum">    2701 </span>            :         }</a>
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2703 </span><span class="lineNoCov">          0 :     void vpaddsw(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2706 </span>            :           case Operand::FPREG:
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :             masm.vpaddsw_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2708 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2709 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2710 </span><span class="lineNoCov">          0 :             masm.vpaddsw_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2711 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2712 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2713 </span><span class="lineNoCov">          0 :             masm.vpaddsw_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2715 </span>            :           default:
<span class="lineNum">    2716 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2717"><span class="lineNum">    2717 </span>            :         }</a>
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :     void vpaddusw(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2720 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2721 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2722 </span>            :           case Operand::FPREG:
<span class="lineNum">    2723 </span><span class="lineNoCov">          0 :             masm.vpaddusw_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2724 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2725 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2726 </span><span class="lineNoCov">          0 :             masm.vpaddusw_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2727 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2728 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2729 </span><span class="lineNoCov">          0 :             masm.vpaddusw_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2730 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2731 </span>            :           default:
<span class="lineNum">    2732 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2733"><span class="lineNum">    2733 </span>            :         }</a>
<span class="lineNum">    2734 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 :     void vpsubsw(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2737 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2738 </span>            :           case Operand::FPREG:
<span class="lineNum">    2739 </span><span class="lineNoCov">          0 :             masm.vpsubsw_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2740 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2741 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :             masm.vpsubsw_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2744 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2745 </span><span class="lineNoCov">          0 :             masm.vpsubsw_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2747 </span>            :           default:
<span class="lineNum">    2748 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2749"><span class="lineNum">    2749 </span>            :         }</a>
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2751 </span><span class="lineNoCov">          0 :     void vpsubusw(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2752 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2753 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2754 </span>            :           case Operand::FPREG:
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 :             masm.vpsubusw_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2756 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2757 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2758 </span><span class="lineNoCov">          0 :             masm.vpsubusw_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2760 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :             masm.vpsubusw_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2762 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2763 </span>            :           default:
<span class="lineNum">    2764 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2765"><span class="lineNum">    2765 </span>            :         }</a>
<span class="lineNum">    2766 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2767 </span><span class="lineNoCov">          0 :     void vpaddd(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2768 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2769 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2770 </span>            :           case Operand::FPREG:
<span class="lineNum">    2771 </span><span class="lineNoCov">          0 :             masm.vpaddd_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2772 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2773 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2774 </span><span class="lineNoCov">          0 :             masm.vpaddd_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2775 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2776 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2777 </span><span class="lineNoCov">          0 :             masm.vpaddd_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2778 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2779 </span>            :           default:
<span class="lineNum">    2780 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2781"><span class="lineNum">    2781 </span>            :         }</a>
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2783 </span><span class="lineNoCov">          0 :     void vpsubd(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2785 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2786 </span>            :           case Operand::FPREG:
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :             masm.vpsubd_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2788 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2789 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2790 </span><span class="lineNoCov">          0 :             masm.vpsubd_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2791 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2792 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2793 </span><span class="lineNoCov">          0 :             masm.vpsubd_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2794 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2795 </span>            :           default:
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2797"><span class="lineNum">    2797 </span>            :         }</a>
<span class="lineNum">    2798 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 :     void vpmuludq(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2800 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2801 </span><span class="lineNoCov">          0 :         masm.vpmuludq_rr(src1.encoding(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2802 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2803 </span>            :     void vpmuludq(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {
<span class="lineNum">    2804 </span>            :         MOZ_ASSERT(HasSSE2());
<span class="lineNum">    2805 </span>            :         switch (src1.kind()) {
<span class="lineNum">    2806 </span>            :           case Operand::FPREG:
<span class="lineNum">    2807 </span>            :             masm.vpmuludq_rr(src1.fpu(), src0.encoding(), dest.encoding());
<span class="lineNum">    2808 </span>            :             break;
<span class="lineNum">    2809 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2810 </span>            :             masm.vpmuludq_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());
<span class="lineNum">    2811 </span>            :             break;
<span class="lineNum">    2812 </span>            :           default:
<span class="lineNum">    2813 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<a name="2814"><span class="lineNum">    2814 </span>            :         }</a>
<span class="lineNum">    2815 </span>            :     }
<span class="lineNum">    2816 </span><span class="lineNoCov">          0 :     void vpmullw(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2817 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2819 </span>            :           case Operand::FPREG:
<span class="lineNum">    2820 </span><span class="lineNoCov">          0 :             masm.vpmullw_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2821 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2822 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :             masm.vpmullw_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2824 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2825 </span>            :           default:
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2827"><span class="lineNum">    2827 </span>            :         }</a>
<span class="lineNum">    2828 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2829 </span><span class="lineNoCov">          0 :     void vpmulld(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2830 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE41());</span>
<span class="lineNum">    2831 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2832 </span>            :           case Operand::FPREG:
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :             masm.vpmulld_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2834 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2835 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :             masm.vpmulld_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2837 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2838 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :             masm.vpmulld_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2840 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2841 </span>            :           default:
<span class="lineNum">    2842 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2843"><span class="lineNum">    2843 </span>            :         }</a>
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2845 </span><span class="lineNoCov">          0 :     void vaddps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2847 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2848 </span>            :           case Operand::FPREG:
<span class="lineNum">    2849 </span><span class="lineNoCov">          0 :             masm.vaddps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2850 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2851 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :             masm.vaddps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2853 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2854 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2855 </span><span class="lineNoCov">          0 :             masm.vaddps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2856 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2857 </span>            :           default:
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2859"><span class="lineNum">    2859 </span>            :         }</a>
<span class="lineNum">    2860 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2861 </span><span class="lineNoCov">          0 :     void vsubps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2862 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2863 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2864 </span>            :           case Operand::FPREG:
<span class="lineNum">    2865 </span><span class="lineNoCov">          0 :             masm.vsubps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2867 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2868 </span><span class="lineNoCov">          0 :             masm.vsubps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2869 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2870 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2871 </span><span class="lineNoCov">          0 :             masm.vsubps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2872 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2873 </span>            :           default:
<span class="lineNum">    2874 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2875"><span class="lineNum">    2875 </span>            :         }</a>
<span class="lineNum">    2876 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2877 </span><span class="lineNoCov">          0 :     void vmulps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2878 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2880 </span>            :           case Operand::FPREG:
<span class="lineNum">    2881 </span><span class="lineNoCov">          0 :             masm.vmulps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2883 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :             masm.vmulps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2886 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2887 </span><span class="lineNoCov">          0 :             masm.vmulps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2888 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2889 </span>            :           default:
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2891"><span class="lineNum">    2891 </span>            :         }</a>
<span class="lineNum">    2892 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2893 </span><span class="lineNoCov">          0 :     void vdivps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2894 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2895 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2896 </span>            :           case Operand::FPREG:
<span class="lineNum">    2897 </span><span class="lineNoCov">          0 :             masm.vdivps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2898 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2899 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 :             masm.vdivps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2901 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2902 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :             masm.vdivps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2904 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2905 </span>            :           default:
<span class="lineNum">    2906 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2907"><span class="lineNum">    2907 </span>            :         }</a>
<span class="lineNum">    2908 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2909 </span><span class="lineNoCov">          0 :     void vmaxps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2910 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2911 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2912 </span>            :           case Operand::FPREG:
<span class="lineNum">    2913 </span><span class="lineNoCov">          0 :             masm.vmaxps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2914 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2915 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2916 </span><span class="lineNoCov">          0 :             masm.vmaxps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2917 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2918 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2919 </span><span class="lineNoCov">          0 :             masm.vmaxps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2920 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2921 </span>            :           default:
<span class="lineNum">    2922 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2923"><span class="lineNum">    2923 </span>            :         }</a>
<span class="lineNum">    2924 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :     void vminps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2926 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2927 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2928 </span>            :           case Operand::FPREG:
<span class="lineNum">    2929 </span><span class="lineNoCov">          0 :             masm.vminps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2930 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2931 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2932 </span><span class="lineNoCov">          0 :             masm.vminps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2933 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2934 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2935 </span><span class="lineNoCov">          0 :             masm.vminps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2936 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2937 </span>            :           default:
<span class="lineNum">    2938 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2939"><span class="lineNum">    2939 </span>            :         }</a>
<span class="lineNum">    2940 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2941 </span><span class="lineNoCov">          0 :     void vandps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2942 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2943 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2944 </span>            :           case Operand::FPREG:
<span class="lineNum">    2945 </span><span class="lineNoCov">          0 :             masm.vandps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2946 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2947 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2948 </span><span class="lineNoCov">          0 :             masm.vandps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2949 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2950 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2951 </span><span class="lineNoCov">          0 :             masm.vandps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2952 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2953 </span>            :           default:
<span class="lineNum">    2954 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2955"><span class="lineNum">    2955 </span>            :         }</a>
<span class="lineNum">    2956 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2957 </span><span class="lineNoCov">          0 :     void vandnps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2958 </span>            :         // Negates bits of dest and then applies AND
<span class="lineNum">    2959 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2960 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2961 </span>            :           case Operand::FPREG:
<span class="lineNum">    2962 </span><span class="lineNoCov">          0 :             masm.vandnps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2963 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2964 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2965 </span><span class="lineNoCov">          0 :             masm.vandnps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2966 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2967 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2968 </span><span class="lineNoCov">          0 :             masm.vandnps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2969 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2970 </span>            :           default:
<span class="lineNum">    2971 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2972"><span class="lineNum">    2972 </span>            :         }</a>
<span class="lineNum">    2973 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2974 </span><span class="lineNoCov">          0 :     void vorps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2975 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2976 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2977 </span>            :           case Operand::FPREG:
<span class="lineNum">    2978 </span><span class="lineNoCov">          0 :             masm.vorps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2979 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2980 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2981 </span><span class="lineNoCov">          0 :             masm.vorps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2982 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2983 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    2984 </span><span class="lineNoCov">          0 :             masm.vorps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2985 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2986 </span>            :           default:
<span class="lineNum">    2987 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="2988"><span class="lineNum">    2988 </span>            :         }</a>
<span class="lineNum">    2989 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2990 </span><span class="lineNoCov">          0 :     void vxorps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    2991 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    2992 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    2993 </span>            :           case Operand::FPREG:
<span class="lineNum">    2994 </span><span class="lineNoCov">          0 :             masm.vxorps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2995 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2996 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    2997 </span><span class="lineNoCov">          0 :             masm.vxorps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    2999 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    3000 </span><span class="lineNoCov">          0 :             masm.vxorps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3001 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3002 </span>            :           default:
<span class="lineNum">    3003 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    3004 </span>            :         }
<span class="lineNum">    3005 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3006 </span>            :     void vpand(FloatRegister src1, FloatRegister src0, FloatRegister dest) {
<span class="lineNum">    3007 </span>            :         MOZ_ASSERT(HasSSE2());
<a name="3008"><span class="lineNum">    3008 </span>            :         masm.vpand_rr(src1.encoding(), src0.encoding(), dest.encoding());</a>
<span class="lineNum">    3009 </span>            :     }
<span class="lineNum">    3010 </span><span class="lineNoCov">          0 :     void vpand(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3011 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3012 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3013 </span>            :           case Operand::FPREG:
<span class="lineNum">    3014 </span><span class="lineNoCov">          0 :             masm.vpand_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3016 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3017 </span><span class="lineNoCov">          0 :             masm.vpand_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3018 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3019 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    3020 </span><span class="lineNoCov">          0 :             masm.vpand_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3021 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3022 </span>            :           default:
<span class="lineNum">    3023 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3024"><span class="lineNum">    3024 </span>            :         }</a>
<span class="lineNum">    3025 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3026 </span><span class="lineNoCov">          0 :     void vpor(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3027 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3028"><span class="lineNum">    3028 </span><span class="lineNoCov">          0 :         masm.vpor_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3030 </span><span class="lineNoCov">          0 :     void vpor(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3031 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3033 </span>            :           case Operand::FPREG:
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 :             masm.vpor_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3035 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3036 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3037 </span><span class="lineNoCov">          0 :             masm.vpor_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3038 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3039 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    3040 </span><span class="lineNoCov">          0 :             masm.vpor_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3041 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3042 </span>            :           default:
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3044"><span class="lineNum">    3044 </span>            :         }</a>
<span class="lineNum">    3045 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3046 </span><span class="lineNoCov">          0 :     void vpxor(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3048"><span class="lineNum">    3048 </span><span class="lineNoCov">          0 :         masm.vpxor_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3049 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3050 </span><span class="lineNoCov">          0 :     void vpxor(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3051 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3052 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3053 </span>            :           case Operand::FPREG:
<span class="lineNum">    3054 </span><span class="lineNoCov">          0 :             masm.vpxor_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3056 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 :             masm.vpxor_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3058 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3059 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    3060 </span><span class="lineNoCov">          0 :             masm.vpxor_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3062 </span>            :           default:
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    3064 </span>            :         }
<span class="lineNum">    3065 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3066 </span>            :     void vpandn(FloatRegister src1, FloatRegister src0, FloatRegister dest) {
<span class="lineNum">    3067 </span>            :         MOZ_ASSERT(HasSSE2());
<span class="lineNum">    3068 </span>            :         masm.vpandn_rr(src1.encoding(), src0.encoding(), dest.encoding());
<span class="lineNum">    3069 </span>            :     }
<span class="lineNum">    3070 </span>            :     void vpandn(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {
<span class="lineNum">    3071 </span>            :         MOZ_ASSERT(HasSSE2());
<span class="lineNum">    3072 </span>            :         switch (src1.kind()) {
<span class="lineNum">    3073 </span>            :           case Operand::FPREG:
<span class="lineNum">    3074 </span>            :             masm.vpandn_rr(src1.fpu(), src0.encoding(), dest.encoding());
<span class="lineNum">    3075 </span>            :             break;
<span class="lineNum">    3076 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3077 </span>            :             masm.vpandn_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());
<span class="lineNum">    3078 </span>            :             break;
<span class="lineNum">    3079 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    3080 </span>            :             masm.vpandn_mr(src1.address(), src0.encoding(), dest.encoding());
<span class="lineNum">    3081 </span>            :             break;
<span class="lineNum">    3082 </span>            :           default:
<span class="lineNum">    3083 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    3084 </span>            :         }
<a name="3085"><span class="lineNum">    3085 </span>            :     }</a>
<span class="lineNum">    3086 </span>            : 
<span class="lineNum">    3087 </span><span class="lineNoCov">          0 :     void vpshufd(uint32_t mask, FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3089"><span class="lineNum">    3089 </span><span class="lineNoCov">          0 :         masm.vpshufd_irr(mask, src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3090 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3091 </span><span class="lineNoCov">          0 :     void vpshufd(uint32_t mask, const Operand&amp; src1, FloatRegister dest) {</span>
<span class="lineNum">    3092 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3093 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3094 </span>            :           case Operand::FPREG:
<span class="lineNum">    3095 </span><span class="lineNoCov">          0 :             masm.vpshufd_irr(mask, src1.fpu(), dest.encoding());</span>
<span class="lineNum">    3096 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3097 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :             masm.vpshufd_imr(mask, src1.disp(), src1.base(), dest.encoding());</span>
<span class="lineNum">    3099 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3100 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    3101 </span><span class="lineNoCov">          0 :             masm.vpshufd_imr(mask, src1.address(), dest.encoding());</span>
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3103 </span>            :           default:
<span class="lineNum">    3104 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<span class="lineNum">    3105 </span>            :         }
<a name="3106"><span class="lineNum">    3106 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3107 </span>            : 
<span class="lineNum">    3108 </span><span class="lineNoCov">          0 :     void vpshuflw(uint32_t mask, FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3110 </span><span class="lineNoCov">          0 :         masm.vpshuflw_irr(mask, src.encoding(), dest.encoding());</span>
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3112 </span>            :     void vpshufhw(uint32_t mask, FloatRegister src, FloatRegister dest) {
<span class="lineNum">    3113 </span>            :         MOZ_ASSERT(HasSSE2());
<a name="3114"><span class="lineNum">    3114 </span>            :         masm.vpshufhw_irr(mask, src.encoding(), dest.encoding());</a>
<span class="lineNum">    3115 </span>            :     }
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :     void vpshufb(FloatRegister mask, FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">    3117 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSSE3());</span>
<a name="3118"><span class="lineNum">    3118 </span><span class="lineNoCov">          0 :         masm.vpshufb_rr(mask.encoding(), src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3119 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :     void vmovddup(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE3());</span>
<a name="3122"><span class="lineNum">    3122 </span><span class="lineNoCov">          0 :         masm.vmovddup_rr(src.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3123 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 :     void vmovhlps(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3125 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3126"><span class="lineNum">    3126 </span><span class="lineNoCov">          0 :         masm.vmovhlps_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3127 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :     void vmovlhps(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3129 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3130"><span class="lineNum">    3130 </span><span class="lineNoCov">          0 :         masm.vmovlhps_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3131 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :     void vunpcklps(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3133 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3134"><span class="lineNum">    3134 </span><span class="lineNoCov">          0 :         masm.vunpcklps_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3135 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3136 </span><span class="lineNoCov">          0 :     void vunpcklps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3137 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3138 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3139 </span>            :           case Operand::FPREG:
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :             masm.vunpcklps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3141 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3142 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3143 </span><span class="lineNoCov">          0 :             masm.vunpcklps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3144 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3145 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    3146 </span><span class="lineNoCov">          0 :             masm.vunpcklps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3147 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3148 </span>            :           default:
<span class="lineNum">    3149 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3150"><span class="lineNum">    3150 </span>            :         }</a>
<span class="lineNum">    3151 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3152 </span><span class="lineNoCov">          0 :     void vunpckhps(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3153 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3154"><span class="lineNum">    3154 </span><span class="lineNoCov">          0 :         masm.vunpckhps_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3155 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3156 </span><span class="lineNoCov">          0 :     void vunpckhps(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3157 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3158 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3159 </span>            :           case Operand::FPREG:
<span class="lineNum">    3160 </span><span class="lineNoCov">          0 :             masm.vunpckhps_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3161 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3162 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 :             masm.vunpckhps_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3164 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3165 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    3166 </span><span class="lineNoCov">          0 :             masm.vunpckhps_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3167 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3168 </span>            :           default:
<span class="lineNum">    3169 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3170"><span class="lineNum">    3170 </span>            :         }</a>
<span class="lineNum">    3171 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3172 </span><span class="lineNoCov">          0 :     void vshufps(uint32_t mask, FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3173 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3174"><span class="lineNum">    3174 </span><span class="lineNoCov">          0 :         masm.vshufps_irr(mask, src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3175 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3176 </span><span class="lineNoCov">          0 :     void vshufps(uint32_t mask, const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3178 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3179 </span>            :           case Operand::FPREG:
<span class="lineNum">    3180 </span><span class="lineNoCov">          0 :             masm.vshufps_irr(mask, src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3181 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3182 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3183 </span><span class="lineNoCov">          0 :             masm.vshufps_imr(mask, src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3184 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3185 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    3186 </span><span class="lineNoCov">          0 :             masm.vshufps_imr(mask, src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3187 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3188 </span>            :           default:
<span class="lineNum">    3189 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3190"><span class="lineNum">    3190 </span>            :         }</a>
<span class="lineNum">    3191 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3192 </span><span class="lineNoCov">          0 :     void vaddsd(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3193 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3194"><span class="lineNum">    3194 </span><span class="lineNoCov">          0 :         masm.vaddsd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3195 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3196 </span><span class="lineNoCov">          0 :     void vaddss(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3197 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3198"><span class="lineNum">    3198 </span><span class="lineNoCov">          0 :         masm.vaddss_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3199 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3200 </span><span class="lineNoCov">          0 :     void vaddsd(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3201 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3202 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3203 </span>            :           case Operand::FPREG:
<span class="lineNum">    3204 </span><span class="lineNoCov">          0 :             masm.vaddsd_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3205 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3206 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3207 </span><span class="lineNoCov">          0 :             masm.vaddsd_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3209 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    3210 </span><span class="lineNoCov">          0 :             masm.vaddsd_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3212 </span>            :           default:
<span class="lineNum">    3213 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3214"><span class="lineNum">    3214 </span>            :         }</a>
<span class="lineNum">    3215 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3216 </span><span class="lineNoCov">          0 :     void vaddss(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3217 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3218 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3219 </span>            :           case Operand::FPREG:
<span class="lineNum">    3220 </span><span class="lineNoCov">          0 :             masm.vaddss_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3221 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3222 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3223 </span><span class="lineNoCov">          0 :             masm.vaddss_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3224 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3225 </span>            :           case Operand::MEM_ADDRESS32:
<span class="lineNum">    3226 </span><span class="lineNoCov">          0 :             masm.vaddss_mr(src1.address(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3227 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3228 </span>            :           default:
<span class="lineNum">    3229 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3230"><span class="lineNum">    3230 </span>            :         }</a>
<span class="lineNum">    3231 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3232 </span><span class="lineNoCov">          0 :     void vsubsd(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3233 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3234"><span class="lineNum">    3234 </span><span class="lineNoCov">          0 :         masm.vsubsd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3235 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3236 </span><span class="lineNoCov">          0 :     void vsubss(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3237 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3238"><span class="lineNum">    3238 </span><span class="lineNoCov">          0 :         masm.vsubss_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3239 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3240 </span><span class="lineNoCov">          0 :     void vsubsd(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3241 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3242 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3243 </span>            :           case Operand::FPREG:
<span class="lineNum">    3244 </span><span class="lineNoCov">          0 :             masm.vsubsd_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3245 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3246 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3247 </span><span class="lineNoCov">          0 :             masm.vsubsd_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3248 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3249 </span>            :           default:
<span class="lineNum">    3250 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3251"><span class="lineNum">    3251 </span>            :         }</a>
<span class="lineNum">    3252 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3253 </span><span class="lineNoCov">          0 :     void vsubss(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3254 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3255 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3256 </span>            :           case Operand::FPREG:
<span class="lineNum">    3257 </span><span class="lineNoCov">          0 :             masm.vsubss_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3258 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3259 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3260 </span><span class="lineNoCov">          0 :             masm.vsubss_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3261 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3262 </span>            :           default:
<span class="lineNum">    3263 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3264"><span class="lineNum">    3264 </span>            :         }</a>
<span class="lineNum">    3265 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3266 </span><span class="lineNoCov">          0 :     void vmulsd(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3267 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3268"><span class="lineNum">    3268 </span><span class="lineNoCov">          0 :         masm.vmulsd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3269 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3270 </span><span class="lineNoCov">          0 :     void vmulsd(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3271 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3272 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3273 </span>            :           case Operand::FPREG:
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 :             masm.vmulsd_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3275 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3276 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3277 </span><span class="lineNoCov">          0 :             masm.vmulsd_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3278 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3279 </span>            :           default:
<span class="lineNum">    3280 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3281"><span class="lineNum">    3281 </span>            :         }</a>
<span class="lineNum">    3282 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 :     void vmulss(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3286 </span>            :           case Operand::FPREG:
<span class="lineNum">    3287 </span><span class="lineNoCov">          0 :             masm.vmulss_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3289 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :             masm.vmulss_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3292 </span>            :           default:
<span class="lineNum">    3293 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3294"><span class="lineNum">    3294 </span>            :         }</a>
<span class="lineNum">    3295 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 :     void vmulss(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3297 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3298"><span class="lineNum">    3298 </span><span class="lineNoCov">          0 :         masm.vmulss_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3299 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3300 </span><span class="lineCov">          1 :     void vdivsd(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3301 </span><span class="lineCov">          1 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3302"><span class="lineNum">    3302 </span><span class="lineCov">          1 :         masm.vdivsd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3303 </span><span class="lineCov">          1 :     }</span>
<span class="lineNum">    3304 </span><span class="lineNoCov">          0 :     void vdivss(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3305 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3306"><span class="lineNum">    3306 </span><span class="lineNoCov">          0 :         masm.vdivss_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3307 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3308 </span><span class="lineNoCov">          0 :     void vdivsd(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3309 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3310 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3311 </span>            :           case Operand::FPREG:
<span class="lineNum">    3312 </span><span class="lineNoCov">          0 :             masm.vdivsd_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3313 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3314 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3315 </span><span class="lineNoCov">          0 :             masm.vdivsd_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3316 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3317 </span>            :           default:
<span class="lineNum">    3318 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3319"><span class="lineNum">    3319 </span>            :         }</a>
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3321 </span><span class="lineNoCov">          0 :     void vdivss(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3322 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3323 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3324 </span>            :           case Operand::FPREG:
<span class="lineNum">    3325 </span><span class="lineNoCov">          0 :             masm.vdivss_rr(src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3326 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3327 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3328 </span><span class="lineNoCov">          0 :             masm.vdivss_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3329 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3330 </span>            :           default:
<span class="lineNum">    3331 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3332"><span class="lineNum">    3332 </span>            :         }</a>
<span class="lineNum">    3333 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3334 </span><span class="lineCov">         59 :     void vxorpd(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3335 </span><span class="lineCov">         59 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3336"><span class="lineNum">    3336 </span><span class="lineCov">         59 :         masm.vxorpd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3337 </span><span class="lineCov">         59 :     }</span>
<span class="lineNum">    3338 </span><span class="lineNoCov">          0 :     void vxorps(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3339 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3340"><span class="lineNum">    3340 </span><span class="lineNoCov">          0 :         masm.vxorps_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3341 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3342 </span><span class="lineNoCov">          0 :     void vorpd(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3343 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3344"><span class="lineNum">    3344 </span><span class="lineNoCov">          0 :         masm.vorpd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3345 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3346 </span><span class="lineNoCov">          0 :     void vorps(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3347 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3348"><span class="lineNum">    3348 </span><span class="lineNoCov">          0 :         masm.vorps_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3349 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3350 </span><span class="lineNoCov">          0 :     void vandpd(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3351 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3352"><span class="lineNum">    3352 </span><span class="lineNoCov">          0 :         masm.vandpd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3353 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3354 </span><span class="lineNoCov">          0 :     void vandps(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3355 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3356"><span class="lineNum">    3356 </span><span class="lineNoCov">          0 :         masm.vandps_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3357 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3358 </span><span class="lineNoCov">          0 :     void vsqrtsd(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3359 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3360"><span class="lineNum">    3360 </span><span class="lineNoCov">          0 :         masm.vsqrtsd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3361 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :     void vsqrtss(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3363 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3364 </span><span class="lineNoCov">          0 :         masm.vsqrtss_rr(src1.encoding(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :     }</span>
<a name="3366"><span class="lineNum">    3366 </span>            : </a>
<span class="lineNum">    3367 </span>            :     static X86Encoding::RoundingMode
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 :     ToX86RoundingMode(RoundingMode mode) {</span>
<span class="lineNum">    3369 </span><span class="lineNoCov">          0 :         switch (mode) {</span>
<span class="lineNum">    3370 </span>            :           case RoundingMode::Up:
<span class="lineNum">    3371 </span><span class="lineNoCov">          0 :             return X86Encoding::RoundUp;</span>
<span class="lineNum">    3372 </span>            :           case RoundingMode::Down:
<span class="lineNum">    3373 </span><span class="lineNoCov">          0 :             return X86Encoding::RoundDown;</span>
<span class="lineNum">    3374 </span>            :           case RoundingMode::NearestTiesToEven:
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :             return X86Encoding::RoundToNearest;</span>
<span class="lineNum">    3376 </span>            :           case RoundingMode::TowardsZero:
<span class="lineNum">    3377 </span><span class="lineNoCov">          0 :             return X86Encoding::RoundToZero;</span>
<span class="lineNum">    3378 </span>            :         }
<a name="3379"><span class="lineNum">    3379 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unexpected mode&quot;);</span></a>
<span class="lineNum">    3380 </span>            :     }
<span class="lineNum">    3381 </span><span class="lineNoCov">          0 :     void vroundsd(X86Encoding::RoundingMode mode, FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3382 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE41());</span>
<a name="3383"><span class="lineNum">    3383 </span><span class="lineNoCov">          0 :         masm.vroundsd_irr(mode, src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3384 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :     void vroundss(X86Encoding::RoundingMode mode, FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE41());</span>
<span class="lineNum">    3387 </span><span class="lineNoCov">          0 :         masm.vroundss_irr(mode, src1.encoding(), src0.encoding(), dest.encoding());</span>
<a name="3388"><span class="lineNum">    3388 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3389 </span>            : 
<span class="lineNum">    3390 </span><span class="lineNoCov">          0 :     unsigned vinsertpsMask(unsigned sourceLane, unsigned destLane, unsigned zeroMask = 0)</span>
<span class="lineNum">    3391 </span>            :     {
<span class="lineNum">    3392 </span>            :         // Note that the sourceLane bits are ignored in the case of a source
<span class="lineNum">    3393 </span>            :         // memory operand, and the source is the given 32-bits memory location.
<span class="lineNum">    3394 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(zeroMask &lt; 16);</span>
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :         unsigned ret = zeroMask ;</span>
<span class="lineNum">    3396 </span><span class="lineNoCov">          0 :         ret |= destLane &lt;&lt; 4;</span>
<span class="lineNum">    3397 </span><span class="lineNoCov">          0 :         ret |= sourceLane &lt;&lt; 6;</span>
<span class="lineNum">    3398 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(ret &lt; 256);</span>
<a name="3399"><span class="lineNum">    3399 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<span class="lineNum">    3400 </span>            :     }
<span class="lineNum">    3401 </span><span class="lineNoCov">          0 :     void vinsertps(uint32_t mask, FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3402 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE41());</span>
<a name="3403"><span class="lineNum">    3403 </span><span class="lineNoCov">          0 :         masm.vinsertps_irr(mask, src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3404 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3405 </span><span class="lineNoCov">          0 :     void vinsertps(uint32_t mask, const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3406 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE41());</span>
<span class="lineNum">    3407 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3408 </span>            :           case Operand::FPREG:
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :             masm.vinsertps_irr(mask, src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3410 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3411 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3412 </span><span class="lineNoCov">          0 :             masm.vinsertps_imr(mask, src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3413 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3414 </span>            :           default:
<span class="lineNum">    3415 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3416"><span class="lineNum">    3416 </span>            :         }</a>
<span class="lineNum">    3417 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3418 </span><span class="lineNoCov">          0 :     unsigned blendpsMask(bool x, bool y, bool z, bool w) {</span>
<span class="lineNum">    3419 </span><span class="lineNoCov">          0 :         return (x &lt;&lt; 0) | (y &lt;&lt; 1) | (z &lt;&lt; 2) | (w &lt;&lt; 3);</span>
<span class="lineNum">    3420 </span>            :     }
<span class="lineNum">    3421 </span>            :     void vblendps(unsigned mask, FloatRegister src1, FloatRegister src0, FloatRegister dest) {
<span class="lineNum">    3422 </span>            :         MOZ_ASSERT(HasSSE41());
<a name="3423"><span class="lineNum">    3423 </span>            :         masm.vblendps_irr(mask, src1.encoding(), src0.encoding(), dest.encoding());</a>
<span class="lineNum">    3424 </span>            :     }
<span class="lineNum">    3425 </span><span class="lineNoCov">          0 :     void vblendps(unsigned mask, const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3426 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE41());</span>
<span class="lineNum">    3427 </span><span class="lineNoCov">          0 :         switch (src1.kind()) {</span>
<span class="lineNum">    3428 </span>            :           case Operand::FPREG:
<span class="lineNum">    3429 </span><span class="lineNoCov">          0 :             masm.vblendps_irr(mask, src1.fpu(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3430 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3431 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3432 </span><span class="lineNoCov">          0 :             masm.vblendps_imr(mask, src1.disp(), src1.base(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3433 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    3434 </span>            :           default:
<span class="lineNum">    3435 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected operand kind&quot;);</span>
<a name="3436"><span class="lineNum">    3436 </span>            :         }</a>
<span class="lineNum">    3437 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3438 </span><span class="lineNoCov">          0 :     void vblendvps(FloatRegister mask, FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3439 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE41());</span>
<span class="lineNum">    3440 </span><span class="lineNoCov">          0 :         masm.vblendvps_rr(mask.encoding(), src1.encoding(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3441 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3442 </span>            :     void vblendvps(FloatRegister mask, const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {
<span class="lineNum">    3443 </span>            :         MOZ_ASSERT(HasSSE41());
<span class="lineNum">    3444 </span>            :         switch (src1.kind()) {
<span class="lineNum">    3445 </span>            :           case Operand::FPREG:
<span class="lineNum">    3446 </span>            :             masm.vblendvps_rr(mask.encoding(), src1.fpu(), src0.encoding(), dest.encoding());
<span class="lineNum">    3447 </span>            :             break;
<span class="lineNum">    3448 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3449 </span>            :             masm.vblendvps_mr(mask.encoding(), src1.disp(), src1.base(), src0.encoding(), dest.encoding());
<span class="lineNum">    3450 </span>            :             break;
<span class="lineNum">    3451 </span>            :           default:
<span class="lineNum">    3452 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<a name="3453"><span class="lineNum">    3453 </span>            :         }</a>
<span class="lineNum">    3454 </span>            :     }
<span class="lineNum">    3455 </span><span class="lineNoCov">          0 :     void vmovsldup(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE3());</span>
<span class="lineNum">    3457 </span><span class="lineNoCov">          0 :         masm.vmovsldup_rr(src.encoding(), dest.encoding());</span>
<span class="lineNum">    3458 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3459 </span>            :     void vmovsldup(const Operand&amp; src, FloatRegister dest) {
<span class="lineNum">    3460 </span>            :         MOZ_ASSERT(HasSSE3());
<span class="lineNum">    3461 </span>            :         switch (src.kind()) {
<span class="lineNum">    3462 </span>            :           case Operand::FPREG:
<span class="lineNum">    3463 </span>            :             masm.vmovsldup_rr(src.fpu(), dest.encoding());
<span class="lineNum">    3464 </span>            :             break;
<span class="lineNum">    3465 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3466 </span>            :             masm.vmovsldup_mr(src.disp(), src.base(), dest.encoding());
<span class="lineNum">    3467 </span>            :             break;
<span class="lineNum">    3468 </span>            :           default:
<span class="lineNum">    3469 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<a name="3470"><span class="lineNum">    3470 </span>            :         }</a>
<span class="lineNum">    3471 </span>            :     }
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 :     void vmovshdup(FloatRegister src, FloatRegister dest) {</span>
<span class="lineNum">    3473 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE3());</span>
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :         masm.vmovshdup_rr(src.encoding(), dest.encoding());</span>
<span class="lineNum">    3475 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3476 </span>            :     void vmovshdup(const Operand&amp; src, FloatRegister dest) {
<span class="lineNum">    3477 </span>            :         MOZ_ASSERT(HasSSE3());
<span class="lineNum">    3478 </span>            :         switch (src.kind()) {
<span class="lineNum">    3479 </span>            :           case Operand::FPREG:
<span class="lineNum">    3480 </span>            :             masm.vmovshdup_rr(src.fpu(), dest.encoding());
<span class="lineNum">    3481 </span>            :             break;
<span class="lineNum">    3482 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3483 </span>            :             masm.vmovshdup_mr(src.disp(), src.base(), dest.encoding());
<span class="lineNum">    3484 </span>            :             break;
<span class="lineNum">    3485 </span>            :           default:
<span class="lineNum">    3486 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<a name="3487"><span class="lineNum">    3487 </span>            :         }</a>
<span class="lineNum">    3488 </span>            :     }
<span class="lineNum">    3489 </span><span class="lineNoCov">          0 :     void vminsd(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3491 </span><span class="lineNoCov">          0 :         masm.vminsd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3492 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3493 </span>            :     void vminsd(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {
<span class="lineNum">    3494 </span>            :         MOZ_ASSERT(HasSSE2());
<span class="lineNum">    3495 </span>            :         switch (src1.kind()) {
<span class="lineNum">    3496 </span>            :           case Operand::FPREG:
<span class="lineNum">    3497 </span>            :             masm.vminsd_rr(src1.fpu(), src0.encoding(), dest.encoding());
<span class="lineNum">    3498 </span>            :             break;
<span class="lineNum">    3499 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3500 </span>            :             masm.vminsd_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());
<span class="lineNum">    3501 </span>            :             break;
<span class="lineNum">    3502 </span>            :           default:
<span class="lineNum">    3503 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<a name="3504"><span class="lineNum">    3504 </span>            :         }</a>
<span class="lineNum">    3505 </span>            :     }
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 :     void vminss(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3507 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<a name="3508"><span class="lineNum">    3508 </span><span class="lineNoCov">          0 :         masm.vminss_rr(src1.encoding(), src0.encoding(), dest.encoding());</span></a>
<span class="lineNum">    3509 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3510 </span><span class="lineNoCov">          0 :     void vmaxsd(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3511 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3512 </span><span class="lineNoCov">          0 :         masm.vmaxsd_rr(src1.encoding(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3513 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3514 </span>            :     void vmaxsd(const Operand&amp; src1, FloatRegister src0, FloatRegister dest) {
<span class="lineNum">    3515 </span>            :         MOZ_ASSERT(HasSSE2());
<span class="lineNum">    3516 </span>            :         switch (src1.kind()) {
<span class="lineNum">    3517 </span>            :           case Operand::FPREG:
<span class="lineNum">    3518 </span>            :             masm.vmaxsd_rr(src1.fpu(), src0.encoding(), dest.encoding());
<span class="lineNum">    3519 </span>            :             break;
<span class="lineNum">    3520 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3521 </span>            :             masm.vmaxsd_mr(src1.disp(), src1.base(), src0.encoding(), dest.encoding());
<span class="lineNum">    3522 </span>            :             break;
<span class="lineNum">    3523 </span>            :           default:
<span class="lineNum">    3524 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<a name="3525"><span class="lineNum">    3525 </span>            :         }</a>
<span class="lineNum">    3526 </span>            :     }
<span class="lineNum">    3527 </span><span class="lineNoCov">          0 :     void vmaxss(FloatRegister src1, FloatRegister src0, FloatRegister dest) {</span>
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(HasSSE2());</span>
<span class="lineNum">    3529 </span><span class="lineNoCov">          0 :         masm.vmaxss_rr(src1.encoding(), src0.encoding(), dest.encoding());</span>
<span class="lineNum">    3530 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3531 </span>            :     void fisttp(const Operand&amp; dest) {
<span class="lineNum">    3532 </span>            :         MOZ_ASSERT(HasSSE3());
<span class="lineNum">    3533 </span>            :         switch (dest.kind()) {
<span class="lineNum">    3534 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3535 </span>            :             masm.fisttp_m(dest.disp(), dest.base());
<span class="lineNum">    3536 </span>            :             break;
<span class="lineNum">    3537 </span>            :           default:
<span class="lineNum">    3538 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    3539 </span>            :         }
<span class="lineNum">    3540 </span>            :     }
<span class="lineNum">    3541 </span>            :     void fistp(const Operand&amp; dest) {
<span class="lineNum">    3542 </span>            :         switch (dest.kind()) {
<span class="lineNum">    3543 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3544 </span>            :             masm.fistp_m(dest.disp(), dest.base());
<span class="lineNum">    3545 </span>            :             break;
<span class="lineNum">    3546 </span>            :           default:
<span class="lineNum">    3547 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    3548 </span>            :         }
<span class="lineNum">    3549 </span>            :     }
<span class="lineNum">    3550 </span>            :     void fnstcw(const Operand&amp; dest) {
<span class="lineNum">    3551 </span>            :         switch (dest.kind()) {
<span class="lineNum">    3552 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3553 </span>            :             masm.fnstcw_m(dest.disp(), dest.base());
<span class="lineNum">    3554 </span>            :             break;
<span class="lineNum">    3555 </span>            :           default:
<span class="lineNum">    3556 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    3557 </span>            :         }
<span class="lineNum">    3558 </span>            :     }
<span class="lineNum">    3559 </span>            :     void fldcw(const Operand&amp; dest) {
<span class="lineNum">    3560 </span>            :         switch (dest.kind()) {
<span class="lineNum">    3561 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3562 </span>            :             masm.fldcw_m(dest.disp(), dest.base());
<span class="lineNum">    3563 </span>            :             break;
<span class="lineNum">    3564 </span>            :           default:
<span class="lineNum">    3565 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    3566 </span>            :         }
<span class="lineNum">    3567 </span>            :     }
<span class="lineNum">    3568 </span>            :     void fnstsw(const Operand&amp; dest) {
<span class="lineNum">    3569 </span>            :         switch (dest.kind()) {
<span class="lineNum">    3570 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3571 </span>            :             masm.fnstsw_m(dest.disp(), dest.base());
<span class="lineNum">    3572 </span>            :             break;
<span class="lineNum">    3573 </span>            :           default:
<span class="lineNum">    3574 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    3575 </span>            :         }
<span class="lineNum">    3576 </span>            :     }
<span class="lineNum">    3577 </span>            :     void fld(const Operand&amp; dest) {
<span class="lineNum">    3578 </span>            :         switch (dest.kind()) {
<span class="lineNum">    3579 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3580 </span>            :             masm.fld_m(dest.disp(), dest.base());
<span class="lineNum">    3581 </span>            :             break;
<span class="lineNum">    3582 </span>            :           default:
<span class="lineNum">    3583 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    3584 </span>            :         }
<span class="lineNum">    3585 </span>            :     }
<span class="lineNum">    3586 </span>            :     void fld32(const Operand&amp; dest) {
<span class="lineNum">    3587 </span>            :         switch (dest.kind()) {
<span class="lineNum">    3588 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3589 </span>            :             masm.fld32_m(dest.disp(), dest.base());
<span class="lineNum">    3590 </span>            :             break;
<span class="lineNum">    3591 </span>            :           default:
<span class="lineNum">    3592 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    3593 </span>            :         }
<span class="lineNum">    3594 </span>            :     }
<span class="lineNum">    3595 </span>            :     void fstp(const Operand&amp; src) {
<span class="lineNum">    3596 </span>            :         switch (src.kind()) {
<span class="lineNum">    3597 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3598 </span>            :             masm.fstp_m(src.disp(), src.base());
<span class="lineNum">    3599 </span>            :             break;
<span class="lineNum">    3600 </span>            :           default:
<span class="lineNum">    3601 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    3602 </span>            :         }
<span class="lineNum">    3603 </span>            :     }
<span class="lineNum">    3604 </span>            :     void fstp32(const Operand&amp; src) {
<span class="lineNum">    3605 </span>            :         switch (src.kind()) {
<span class="lineNum">    3606 </span>            :           case Operand::MEM_REG_DISP:
<span class="lineNum">    3607 </span>            :             masm.fstp32_m(src.disp(), src.base());
<span class="lineNum">    3608 </span>            :             break;
<span class="lineNum">    3609 </span>            :           default:
<span class="lineNum">    3610 </span>            :             MOZ_CRASH(&quot;unexpected operand kind&quot;);
<span class="lineNum">    3611 </span>            :         }
<span class="lineNum">    3612 </span>            :     }
<a name="3613"><span class="lineNum">    3613 </span>            : </a>
<span class="lineNum">    3614 </span>            :     // Defined for compatibility with ARM's assembler
<span class="lineNum">    3615 </span><span class="lineCov">         21 :     uint32_t actualIndex(uint32_t x) {</span>
<span class="lineNum">    3616 </span><span class="lineCov">         21 :         return x;</span>
<a name="3617"><span class="lineNum">    3617 </span>            :     }</a>
<span class="lineNum">    3618 </span>            : 
<span class="lineNum">    3619 </span><span class="lineCov">         19 :     void flushBuffer() {</span>
<span class="lineNum">    3620 </span><span class="lineCov">         19 :     }</span>
<span class="lineNum">    3621 </span>            : 
<a name="3622"><span class="lineNum">    3622 </span>            :     // Patching.</a>
<span class="lineNum">    3623 </span>            : 
<span class="lineNum">    3624 </span><span class="lineCov">       9508 :     static size_t PatchWrite_NearCallSize() {</span>
<a name="3625"><span class="lineNum">    3625 </span><span class="lineCov">       9508 :         return 5;</span></a>
<span class="lineNum">    3626 </span>            :     }
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 :     static uintptr_t GetPointer(uint8_t* instPtr) {</span>
<span class="lineNum">    3628 </span><span class="lineNoCov">          0 :         uintptr_t* ptr = ((uintptr_t*) instPtr) - 1;</span>
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :         return *ptr;</span>
<span class="lineNum">    3630 </span>            :     }
<a name="3631"><span class="lineNum">    3631 </span>            :     // Write a relative call at the start location |dataLabel|.</a>
<span class="lineNum">    3632 </span>            :     // Note that this DOES NOT patch data that comes before |label|.
<span class="lineNum">    3633 </span><span class="lineNoCov">          0 :     static void PatchWrite_NearCall(CodeLocationLabel startLabel, CodeLocationLabel target) {</span>
<span class="lineNum">    3634 </span><span class="lineNoCov">          0 :         uint8_t* start = startLabel.raw();</span>
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 :         *start = 0xE8;</span>
<span class="lineNum">    3636 </span><span class="lineNoCov">          0 :         ptrdiff_t offset = target - startLabel - PatchWrite_NearCallSize();</span>
<span class="lineNum">    3637 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(int32_t(offset) == offset);</span>
<span class="lineNum">    3638 </span><span class="lineNoCov">          0 :         *((int32_t*) (start + 1)) = offset;</span>
<a name="3639"><span class="lineNum">    3639 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3640 </span>            : 
<span class="lineNum">    3641 </span><span class="lineNoCov">          0 :     static void PatchWrite_Imm32(CodeLocationLabel dataLabel, Imm32 toWrite) {</span>
<span class="lineNum">    3642 </span><span class="lineNoCov">          0 :         *((int32_t*) dataLabel.raw() - 1) = toWrite.value;</span>
<a name="3643"><span class="lineNum">    3643 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3644 </span>            : 
<span class="lineNum">    3645 </span><span class="lineCov">      20756 :     static void PatchDataWithValueCheck(CodeLocationLabel data, PatchedImmPtr newData,</span>
<span class="lineNum">    3646 </span>            :                                         PatchedImmPtr expectedData) {
<span class="lineNum">    3647 </span>            :         // The pointer given is a pointer to *after* the data.
<span class="lineNum">    3648 </span><span class="lineCov">      20756 :         uintptr_t* ptr = ((uintptr_t*) data.raw()) - 1;</span>
<span class="lineNum">    3649 </span><span class="lineCov">      20756 :         MOZ_ASSERT(*ptr == (uintptr_t)expectedData.value);</span>
<a name="3650"><span class="lineNum">    3650 </span><span class="lineCov">      20756 :         *ptr = (uintptr_t)newData.value;</span></a>
<span class="lineNum">    3651 </span><span class="lineCov">      20756 :     }</span>
<span class="lineNum">    3652 </span><span class="lineCov">      20756 :     static void PatchDataWithValueCheck(CodeLocationLabel data, ImmPtr newData, ImmPtr expectedData) {</span>
<span class="lineNum">    3653 </span><span class="lineCov">      20756 :         PatchDataWithValueCheck(data, PatchedImmPtr(newData.value), PatchedImmPtr(expectedData.value));</span>
<a name="3654"><span class="lineNum">    3654 </span><span class="lineCov">      20756 :     }</span></a>
<span class="lineNum">    3655 </span>            : 
<span class="lineNum">    3656 </span><span class="lineNoCov">          0 :     static void PatchInstructionImmediate(uint8_t* code, PatchedImmPtr imm) {</span>
<span class="lineNum">    3657 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unused.&quot;);</span>
<a name="3658"><span class="lineNum">    3658 </span>            :     }</a>
<span class="lineNum">    3659 </span>            : 
<span class="lineNum">    3660 </span><span class="lineCov">         64 :     static uint32_t NopSize() {</span>
<span class="lineNum">    3661 </span><span class="lineCov">         64 :         return 1;</span>
<span class="lineNum">    3662 </span>            :     }
<span class="lineNum">    3663 </span>            :     static uint8_t* NextInstruction(uint8_t* cur, uint32_t* count) {
<span class="lineNum">    3664 </span>            :         MOZ_CRASH(&quot;nextInstruction NYI on x86&quot;);
<span class="lineNum">    3665 </span>            :     }
<a name="3666"><span class="lineNum">    3666 </span>            : </a>
<span class="lineNum">    3667 </span>            :     // Toggle a jmp or cmp emitted by toggledJump().
<span class="lineNum">    3668 </span><span class="lineNoCov">          0 :     static void ToggleToJmp(CodeLocationLabel inst) {</span>
<span class="lineNum">    3669 </span><span class="lineNoCov">          0 :         uint8_t* ptr = (uint8_t*)inst.raw();</span>
<span class="lineNum">    3670 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(*ptr == 0x3D);</span>
<a name="3671"><span class="lineNum">    3671 </span><span class="lineNoCov">          0 :         *ptr = 0xE9;</span></a>
<span class="lineNum">    3672 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3673 </span><span class="lineNoCov">          0 :     static void ToggleToCmp(CodeLocationLabel inst) {</span>
<span class="lineNum">    3674 </span><span class="lineNoCov">          0 :         uint8_t* ptr = (uint8_t*)inst.raw();</span>
<span class="lineNum">    3675 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(*ptr == 0xE9);</span>
<a name="3676"><span class="lineNum">    3676 </span><span class="lineNoCov">          0 :         *ptr = 0x3D;</span></a>
<span class="lineNum">    3677 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3678 </span><span class="lineNoCov">          0 :     static void ToggleCall(CodeLocationLabel inst, bool enabled) {</span>
<span class="lineNum">    3679 </span><span class="lineNoCov">          0 :         uint8_t* ptr = (uint8_t*)inst.raw();</span>
<span class="lineNum">    3680 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(*ptr == 0x3D || // CMP</span>
<span class="lineNum">    3681 </span>            :                    *ptr == 0xE8);  // CALL
<span class="lineNum">    3682 </span><span class="lineNoCov">          0 :         *ptr = enabled ? 0xE8 : 0x3D;</span>
<span class="lineNum">    3683 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3684 </span>            : 
<span class="lineNum">    3685 </span>            :     MOZ_COLD void verifyHeapAccessDisassembly(uint32_t begin, uint32_t end,
<span class="lineNum">    3686 </span>            :                                               const Disassembler::HeapAccess&amp; heapAccess);
<span class="lineNum">    3687 </span>            : };
<span class="lineNum">    3688 </span>            : 
<span class="lineNum">    3689 </span>            : } // namespace jit
<span class="lineNum">    3690 </span>            : } // namespace js
<span class="lineNum">    3691 </span>            : 
<span class="lineNum">    3692 </span>            : #endif /* jit_x86_shared_Assembler_x86_shared_h */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
