INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Unify_Instruc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conct_Out_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Data31_to_4x8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SliptD_IN_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/design_1/ip/design_1_Conct_Out_RAM_0_1/sim/design_1_Conct_Out_RAM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Conct_Out_RAM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/design_1/ip/design_1_RAM_IP_31_24_0/sim/design_1_RAM_IP_31_24_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_RAM_IP_31_24_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/design_1/ip/design_1_RAM_IP_31_24_1/sim/design_1_RAM_IP_31_24_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_RAM_IP_31_24_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/design_1/ip/design_1_RAM_IP_31_24_2/sim/design_1_RAM_IP_31_24_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_RAM_IP_31_24_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/design_1/ip/design_1_SliptD_IN_RAM_0_1/sim/design_1_SliptD_IN_RAM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_SliptD_IN_RAM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/RegFile_IP/ip/RegFile_IP_blk_mem_gen_0_0/sim/RegFile_IP_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_IP_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/RegFile_IP/ip/RegFile_IP_blk_mem_gen_0_1/sim/RegFile_IP_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_IP_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/RegFile_IP/sim/RegFile_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_blk_mem_gen_0_0/sim/Instruction_Mem_IP_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem_IP_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_IP_Instruction_31_24_0/sim/Instruction_Mem_IP_IP_Instruction_31_24_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem_IP_IP_Instruction_31_24_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_IP_Instruction_31_24_1/sim/Instruction_Mem_IP_IP_Instruction_31_24_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem_IP_IP_Instruction_31_24_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_IP_Instruction_31_24_2/sim/Instruction_Mem_IP_IP_Instruction_31_24_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem_IP_IP_Instruction_31_24_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Address_Adder_0_1/sim/Instruction_Mem_IP_Address_Adder_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem_IP_Address_Adder_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Address_Adder_0_2/sim/Instruction_Mem_IP_Address_Adder_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem_IP_Address_Adder_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Address_Adder_1_0/sim/Instruction_Mem_IP_Address_Adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem_IP_Address_Adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Conct_Out_RAM_0_0/sim/Instruction_Mem_IP_Conct_Out_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem_IP_Conct_Out_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.ip_user_files/bd/Instruction_Mem_IP/sim/Instruction_Mem_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/CondCode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondCode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Decode_Instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/HALT_AND_CLK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALT_AND_CLK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/imports/hdl/Instruction_Mem_IP_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem_IP_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/InterruptController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrController
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Mux32b_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32b_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Mux5b_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5b_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PS2_keyboard_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/imports/hdl/RegFile_IP_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_IP_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Toplyr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toplyr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/VeSPA_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VeSPA_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/imports/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sim_1/new/Toplyr_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toplyr_TB
