5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd long_exp3.vcd -o long_exp3.cdd -v long_exp3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" long_exp3.v 1 20 1
2 1 6 d000d 1 1 1004 0 0 1 1 d
2 2 6 90009 1 1 1004 0 0 1 1 c
2 3 6 90009 1 1a 1044 1 2 1 18 0 1 1 0 0 0
2 4 5 90009 1 1 1004 0 0 1 1 b
2 5 5 9000d 1 19 1004 3 4 1 18 0 1 1 0 0 0
2 6 5 50005 0 1 1410 0 0 1 1 a
2 7 5 5000d 2 36 6 5 6
1 b 3 70005 1 0 0 0 1 17 0 1 0 0 0
1 c 3 70008 1 0 0 0 1 17 0 1 0 0 0
1 d 3 7000b 1 0 0 0 1 17 0 1 0 0 0
1 a 5 60005 1 0 0 0 1 17 1 1 0 0 0
4 7 f 7 7
3 1 main.$u0 "main.$u0" long_exp3.v 0 18 1
