{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669658226848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669658226848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 23:27:06 2022 " "Processing started: Mon Nov 28 23:27:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669658226848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658226848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658226848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669658227728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669658227728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_8x1-Dataflow " "Found design unit 1: Mux16_8x1-Dataflow" {  } { { "Mux16_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_8x1 " "Found entity 1: Mux16_8x1" {  } { { "Mux16_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter7-struct " "Found design unit 1: Shifter7-struct" {  } { { "Shifter7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter7 " "Found entity 1: Shifter7" {  } { { "Shifter7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-struct " "Found design unit 1: SE10-struct" {  } { { "SE10.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-struct " "Found design unit 1: SE7-struct" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-struct " "Found design unit 1: Register_File-struct" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_16bit-struct " "Found design unit 1: Register_16bit-struct" {  } { { "Register_16bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_16bit " "Found entity 1: Register_16bit" {  } { { "Register_16bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_3bit-struct " "Found design unit 1: Register_3bit-struct" {  } { { "Register_3bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_3bit " "Found entity 1: Register_3bit" {  } { { "Register_3bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_4x1-Dataflow " "Found design unit 1: Mux16_4x1-Dataflow" {  } { { "Mux16_4x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_4x1 " "Found entity 1: Mux16_4x1" {  } { { "Mux16_4x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_2x1-Dataflow " "Found design unit 1: Mux16_2x1-Dataflow" {  } { { "Mux16_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_2x1 " "Found entity 1: Mux16_2x1" {  } { { "Mux16_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_8x1-Dataflow " "Found design unit 1: Mux3_8x1-Dataflow" {  } { { "Mux3_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_8x1 " "Found entity 1: Mux3_8x1" {  } { { "Mux3_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_4x1-Dataflow1 " "Found design unit 1: Mux3_4x1-Dataflow1" {  } { { "Mux3_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_4x1 " "Found entity 1: Mux3_4x1" {  } { { "Mux3_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-struct " "Found design unit 1: Memory-struct" {  } { { "Memory.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_en-behave " "Found design unit 1: dff_en-behave" {  } { { "dff_en.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_en " "Found entity 1: dff_en" {  } { { "dff_en.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Struct " "Found design unit 1: Datapath-Struct" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behave " "Found design unit 1: FSM-behave" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_CPU-arch " "Found design unit 1: IITB_CPU-arch" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_CPU " "Found entity 1: IITB_CPU" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_CPU " "Elaborating entity \"IITB_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669658240282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:My_FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:My_FSM\"" {  } { { "IITB_CPU.vhd" "My_FSM" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruc FSM.vhd(64) " "VHDL Process Statement warning at FSM.vhd(64): signal \"instruc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(65) " "VHDL Process Statement warning at FSM.vhd(65): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"C_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State FSM.vhd(69) " "VHDL Process Statement warning at FSM.vhd(69): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(223) " "VHDL Process Statement warning at FSM.vhd(223): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(257) " "VHDL Process Statement warning at FSM.vhd(257): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(262) " "VHDL Process Statement warning at FSM.vhd(262): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(315) " "VHDL Process Statement warning at FSM.vhd(315): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(320) " "VHDL Process Statement warning at FSM.vhd(320): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:My_Datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:My_Datapath\"" {  } { { "IITB_CPU.vhd" "My_Datapath" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_16bit Datapath:My_Datapath\|Register_16bit:T1 " "Elaborating entity \"Register_16bit\" for hierarchy \"Datapath:My_Datapath\|Register_16bit:T1\"" {  } { { "Datapath.vhdl" "T1" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_2x1 Datapath:My_Datapath\|Mux16_2x1:Loop_Mux " "Elaborating entity \"Mux16_2x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_2x1:Loop_Mux\"" {  } { { "Datapath.vhdl" "Loop_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Datapath:My_Datapath\|Register_file:Reg_File " "Elaborating entity \"Register_file\" for hierarchy \"Datapath:My_Datapath\|Register_file:Reg_File\"" {  } { { "Datapath.vhdl" "Reg_File" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Data Register_file.vhd(21) " "VHDL Process Statement warning at Register_file.vhd(21): inferring latch(es) for signal or variable \"Data\", which holds its previous value in one or more paths through the process" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_4x1 Datapath:My_Datapath\|Mux3_4x1:A1_Mux " "Elaborating entity \"Mux3_4x1\" for hierarchy \"Datapath:My_Datapath\|Mux3_4x1:A1_Mux\"" {  } { { "Datapath.vhdl" "A1_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_8x1 Datapath:My_Datapath\|Mux3_8x1:A3_Mux " "Elaborating entity \"Mux3_8x1\" for hierarchy \"Datapath:My_Datapath\|Mux3_8x1:A3_Mux\"" {  } { { "Datapath.vhdl" "A3_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_8x1 Datapath:My_Datapath\|Mux16_8x1:D3_Mux " "Elaborating entity \"Mux16_8x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_8x1:D3_Mux\"" {  } { { "Datapath.vhdl" "D3_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 Datapath:My_Datapath\|SE7:T2_SE7 " "Elaborating entity \"SE7\" for hierarchy \"Datapath:My_Datapath\|SE7:T2_SE7\"" {  } { { "Datapath.vhdl" "T2_SE7" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 Datapath:My_Datapath\|SE10:T2_SE10 " "Elaborating entity \"SE10\" for hierarchy \"Datapath:My_Datapath\|SE10:T2_SE10\"" {  } { { "Datapath.vhdl" "T2_SE10" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter7 Datapath:My_Datapath\|Shifter7:T2_shift " "Elaborating entity \"Shifter7\" for hierarchy \"Datapath:My_Datapath\|Shifter7:T2_shift\"" {  } { { "Datapath.vhdl" "T2_shift" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:My_Datapath\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:My_Datapath\|ALU:alu1\"" {  } { { "Datapath.vhdl" "alu1" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum ALU.vhd(40) " "Verilog HDL or VHDL warning at ALU.vhd(40): object \"sum\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669658240370 "|IITB_CPU|Datapath:My_Datapath|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_4x1 Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux " "Elaborating entity \"Mux16_4x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux\"" {  } { { "Datapath.vhdl" "ALU_B_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en Datapath:My_Datapath\|dff_en:carry_dff " "Elaborating entity \"dff_en\" for hierarchy \"Datapath:My_Datapath\|dff_en:carry_dff\"" {  } { { "Datapath.vhdl" "carry_dff" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Datapath:My_Datapath\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Datapath:My_Datapath\|Memory:mem\"" {  } { { "Datapath.vhdl" "mem" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240370 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath:My_Datapath\|Memory:mem\|Data " "RAM logic \"Datapath:My_Datapath\|Memory:mem\|Data\" is uninferred due to asynchronous read logic" {  } { { "Memory.vhd" "Data" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1669658240796 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669658240796 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1669658241134 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669658241338 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 23:27:21 2022 " "Processing ended: Mon Nov 28 23:27:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669658241338 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669658241338 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669658241338 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658241338 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669658226848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669658226848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 23:27:06 2022 " "Processing started: Mon Nov 28 23:27:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669658226848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658226848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658226848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669658227728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669658227728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_8x1-Dataflow " "Found design unit 1: Mux16_8x1-Dataflow" {  } { { "Mux16_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_8x1 " "Found entity 1: Mux16_8x1" {  } { { "Mux16_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter7-struct " "Found design unit 1: Shifter7-struct" {  } { { "Shifter7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter7 " "Found entity 1: Shifter7" {  } { { "Shifter7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-struct " "Found design unit 1: SE10-struct" {  } { { "SE10.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-struct " "Found design unit 1: SE7-struct" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/SE7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-struct " "Found design unit 1: Register_File-struct" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_16bit-struct " "Found design unit 1: Register_16bit-struct" {  } { { "Register_16bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_16bit " "Found entity 1: Register_16bit" {  } { { "Register_16bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_3bit-struct " "Found design unit 1: Register_3bit-struct" {  } { { "Register_3bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_3bit " "Found entity 1: Register_3bit" {  } { { "Register_3bit.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_4x1-Dataflow " "Found design unit 1: Mux16_4x1-Dataflow" {  } { { "Mux16_4x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_4x1 " "Found entity 1: Mux16_4x1" {  } { { "Mux16_4x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_2x1-Dataflow " "Found design unit 1: Mux16_2x1-Dataflow" {  } { { "Mux16_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_2x1 " "Found entity 1: Mux16_2x1" {  } { { "Mux16_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_8x1-Dataflow " "Found design unit 1: Mux3_8x1-Dataflow" {  } { { "Mux3_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_8x1 " "Found entity 1: Mux3_8x1" {  } { { "Mux3_8x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_4x1-Dataflow1 " "Found design unit 1: Mux3_4x1-Dataflow1" {  } { { "Mux3_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_4x1 " "Found entity 1: Mux3_4x1" {  } { { "Mux3_2x1.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-struct " "Found design unit 1: Memory-struct" {  } { { "Memory.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_en-behave " "Found design unit 1: dff_en-behave" {  } { { "dff_en.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_en " "Found entity 1: dff_en" {  } { { "dff_en.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/dff_en.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Struct " "Found design unit 1: Datapath-Struct" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhdl" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behave " "Found design unit 1: FSM-behave" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_CPU-arch " "Found design unit 1: IITB_CPU-arch" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_CPU " "Found entity 1: IITB_CPU" {  } { { "IITB_CPU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669658240198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_CPU " "Elaborating entity \"IITB_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669658240282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:My_FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:My_FSM\"" {  } { { "IITB_CPU.vhd" "My_FSM" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruc FSM.vhd(64) " "VHDL Process Statement warning at FSM.vhd(64): signal \"instruc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(65) " "VHDL Process Statement warning at FSM.vhd(65): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"C_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State FSM.vhd(69) " "VHDL Process Statement warning at FSM.vhd(69): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(223) " "VHDL Process Statement warning at FSM.vhd(223): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(257) " "VHDL Process Statement warning at FSM.vhd(257): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(262) " "VHDL Process Statement warning at FSM.vhd(262): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(315) " "VHDL Process Statement warning at FSM.vhd(315): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(320) " "VHDL Process Statement warning at FSM.vhd(320): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/FSM.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 "|IITB_CPU|FSM:My_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:My_Datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:My_Datapath\"" {  } { { "IITB_CPU.vhd" "My_Datapath" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_16bit Datapath:My_Datapath\|Register_16bit:T1 " "Elaborating entity \"Register_16bit\" for hierarchy \"Datapath:My_Datapath\|Register_16bit:T1\"" {  } { { "Datapath.vhdl" "T1" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_2x1 Datapath:My_Datapath\|Mux16_2x1:Loop_Mux " "Elaborating entity \"Mux16_2x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_2x1:Loop_Mux\"" {  } { { "Datapath.vhdl" "Loop_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Datapath:My_Datapath\|Register_file:Reg_File " "Elaborating entity \"Register_file\" for hierarchy \"Datapath:My_Datapath\|Register_file:Reg_File\"" {  } { { "Datapath.vhdl" "Reg_File" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Data Register_file.vhd(21) " "VHDL Process Statement warning at Register_file.vhd(21): inferring latch(es) for signal or variable \"Data\", which holds its previous value in one or more paths through the process" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[7\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[6\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240308 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[5\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[4\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[3\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[2\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[1\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[0\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[0\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[1\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[1\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[2\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[2\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[3\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[3\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[4\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[4\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[5\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[5\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[6\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[6\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[7\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[7\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[8\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[8\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[9\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[9\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[10\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[10\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[11\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[11\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[12\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[12\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[13\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[13\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[14\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[14\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[15\] Register_file.vhd(21) " "Inferred latch for \"Data\[0\]\[15\]\" at Register_file.vhd(21)" {  } { { "Register_file.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658240323 "|IITB_CPU|Datapath:My_Datapath|Register_file:Reg_File"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_4x1 Datapath:My_Datapath\|Mux3_4x1:A1_Mux " "Elaborating entity \"Mux3_4x1\" for hierarchy \"Datapath:My_Datapath\|Mux3_4x1:A1_Mux\"" {  } { { "Datapath.vhdl" "A1_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_8x1 Datapath:My_Datapath\|Mux3_8x1:A3_Mux " "Elaborating entity \"Mux3_8x1\" for hierarchy \"Datapath:My_Datapath\|Mux3_8x1:A3_Mux\"" {  } { { "Datapath.vhdl" "A3_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_8x1 Datapath:My_Datapath\|Mux16_8x1:D3_Mux " "Elaborating entity \"Mux16_8x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_8x1:D3_Mux\"" {  } { { "Datapath.vhdl" "D3_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 Datapath:My_Datapath\|SE7:T2_SE7 " "Elaborating entity \"SE7\" for hierarchy \"Datapath:My_Datapath\|SE7:T2_SE7\"" {  } { { "Datapath.vhdl" "T2_SE7" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 Datapath:My_Datapath\|SE10:T2_SE10 " "Elaborating entity \"SE10\" for hierarchy \"Datapath:My_Datapath\|SE10:T2_SE10\"" {  } { { "Datapath.vhdl" "T2_SE10" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter7 Datapath:My_Datapath\|Shifter7:T2_shift " "Elaborating entity \"Shifter7\" for hierarchy \"Datapath:My_Datapath\|Shifter7:T2_shift\"" {  } { { "Datapath.vhdl" "T2_shift" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:My_Datapath\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:My_Datapath\|ALU:alu1\"" {  } { { "Datapath.vhdl" "alu1" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum ALU.vhd(40) " "Verilog HDL or VHDL warning at ALU.vhd(40): object \"sum\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/ALU.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669658240370 "|IITB_CPU|Datapath:My_Datapath|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_4x1 Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux " "Elaborating entity \"Mux16_4x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux\"" {  } { { "Datapath.vhdl" "ALU_B_Mux" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en Datapath:My_Datapath\|dff_en:carry_dff " "Elaborating entity \"dff_en\" for hierarchy \"Datapath:My_Datapath\|dff_en:carry_dff\"" {  } { { "Datapath.vhdl" "carry_dff" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Datapath:My_Datapath\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Datapath:My_Datapath\|Memory:mem\"" {  } { { "Datapath.vhdl" "mem" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669658240370 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath:My_Datapath\|Memory:mem\|Data " "RAM logic \"Datapath:My_Datapath\|Memory:mem\|Data\" is uninferred due to asynchronous read logic" {  } { { "Memory.vhd" "Data" { Text "C:/SEM3/VHDL Github/IITB_CPU/VHDL_Implementation/Memory.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1669658240796 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669658240796 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1669658241134 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669658241338 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 23:27:21 2022 " "Processing ended: Mon Nov 28 23:27:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669658241338 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669658241338 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669658241338 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669658241338 ""}
