$date
	Wed Mar 30 01:36:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AND_test $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module UUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#5
1#
#10
0#
1"
#15
1!
1#
#20
