                   SYNTHESIS REPORT

====================Information====================
user_name: test2
top_name: ysyx_210153
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40

====================Synthesis Log====================
Errors
1. Error: Value for list 'object_list' must have 1 elements. (CMD-036)
2. Error: Can't find lib_cells matching '*/*FILL*'. (UID-109)

Warnings
1. Warning: Clock group CLK_clock_others_1 has all design clocks in one group. (TIM-182)
2. Warning: The trip points for the library named S011HD1P_X32Y2D128_SS_1.08_125 differ from those in the library named scc011ums_hd_lvt_ss_v1p08_125c_ccs. (TIM-164)
3. Warning: Clock group CLK_clock_others_1 has all design clocks in one group. (TIM-182)
4. Warning: Clock group CLK_clock_others_1 has all design clocks in one group. (TIM-182)
5. Warning: Clock group CLK_clock_others_1 has all design clocks in one group. (TIM-182)
6. Warning: Clock group CLK_clock_others_1 has all design clocks in one group. (TIM-182)
7. Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)


****** Message Summary: 2 Error(s), 7 Warning(s) ******

=====================Synthesis Report====================

#========================================================================


# Area


#========================================================================


total      std        mem  ipio  sub_harden


1504058.8  1504058.8  0.0  0.0   0.0 




#========================================================================


# Cell Count


#========================================================================


total  std    mem  ipio  sub_harden


98286  98286  0    0     0 




#========================================================================
