git clone --depth 1 --no-tags https://github.com/yuhei1horibe/clock-divider.git f:/verilog_sva_gh_scraper/data/full_repos/186213867
git clone --depth 1 --no-tags https://github.com/manasir66/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/186560199
git clone --depth 1 --no-tags https://github.com/zsylov/vr_debounce.git f:/verilog_sva_gh_scraper/data/full_repos/185399880
git clone --depth 1 --no-tags https://github.com/Siddhartha123/Hack-computer.git f:/verilog_sva_gh_scraper/data/full_repos/186748134
git clone --depth 1 --no-tags https://github.com/nikolay966/ae18.git f:/verilog_sva_gh_scraper/data/full_repos/188822654
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/lab4_starter.git f:/verilog_sva_gh_scraper/data/full_repos/187767990
git clone --depth 1 --no-tags https://github.com/KID0/verilog_learning.git f:/verilog_sva_gh_scraper/data/full_repos/190978250
git clone --depth 1 --no-tags https://github.com/Verdvana/FAMS.git f:/verilog_sva_gh_scraper/data/full_repos/190539844
git clone --depth 1 --no-tags https://github.com/pedestrianlove/CODE.git f:/verilog_sva_gh_scraper/data/full_repos/190184312
git clone --depth 1 --no-tags https://github.com/xy-shen/Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/189413767
git clone --depth 1 --no-tags https://github.com/donggua127/control_board.git f:/verilog_sva_gh_scraper/data/full_repos/188806661
git clone --depth 1 --no-tags https://github.com/ZSci/AES-on-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/185294113
git clone --depth 1 --no-tags https://github.com/blueGorae/Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/185931293
git clone --depth 1 --no-tags https://github.com/jospicant/FPGA_PulseIn.git f:/verilog_sva_gh_scraper/data/full_repos/187288198
git clone --depth 1 --no-tags https://github.com/RAYHAN01/EECS470_Proj4.git f:/verilog_sva_gh_scraper/data/full_repos/191109097
git clone --depth 1 --no-tags https://github.com/Hades2001/i8080toRGB-AnlogIC-.git f:/verilog_sva_gh_scraper/data/full_repos/186375603
git clone --depth 1 --no-tags https://github.com/MoinakG2/KRSSG_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/186338189
git clone --depth 1 --no-tags https://github.com/Munay-K/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/187712539
git clone --depth 1 --no-tags https://github.com/lvyangdi/GA.git f:/verilog_sva_gh_scraper/data/full_repos/189146675
git clone --depth 1 --no-tags https://github.com/pcornier/vga.git f:/verilog_sva_gh_scraper/data/full_repos/190745388
git clone --depth 1 --no-tags https://github.com/lifanyuan/delta-sigma.git f:/verilog_sva_gh_scraper/data/full_repos/185698734
git clone --depth 1 --no-tags https://github.com/beenfhb/face_detect_open..git f:/verilog_sva_gh_scraper/data/full_repos/186859992
git clone --depth 1 --no-tags https://github.com/tamerbali/EV3-TRACK3R-Robot.git f:/verilog_sva_gh_scraper/data/full_repos/190285240
git clone --depth 1 --no-tags https://github.com/alighazal/Traffic-light-simulator.git f:/verilog_sva_gh_scraper/data/full_repos/190937503
git clone --depth 1 --no-tags https://github.com/BenTsai7/MIPS-multi-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/188166386
git clone --depth 1 --no-tags https://github.com/MarziehAhmadiNa/FPGA-project.git f:/verilog_sva_gh_scraper/data/full_repos/188246969
git clone --depth 1 --no-tags https://github.com/NhanNgocThien/mips-com.git f:/verilog_sva_gh_scraper/data/full_repos/187949487
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/SMK_G-Sensor_ACP.git f:/verilog_sva_gh_scraper/data/full_repos/186449143
git clone --depth 1 --no-tags https://github.com/hotwolf/RVC.git f:/verilog_sva_gh_scraper/data/full_repos/187708913
git clone --depth 1 --no-tags https://github.com/DoyyaO/Z180.git f:/verilog_sva_gh_scraper/data/full_repos/186265640
git clone --depth 1 --no-tags https://github.com/MParygin/v.specialistm.git f:/verilog_sva_gh_scraper/data/full_repos/190847783
git clone --depth 1 --no-tags https://github.com/evilactually/mojo-v3-hello-world.git f:/verilog_sva_gh_scraper/data/full_repos/189873467
git clone --depth 1 --no-tags https://github.com/dakirk/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/187963015
git clone --depth 1 --no-tags https://github.com/Deepansh1992/TenGEthernetMac.git f:/verilog_sva_gh_scraper/data/full_repos/190098893
git clone --depth 1 --no-tags https://github.com/victoresque/genie.git f:/verilog_sva_gh_scraper/data/full_repos/190329062
git clone --depth 1 --no-tags https://github.com/nikolay966/Intel-80486DX2.git f:/verilog_sva_gh_scraper/data/full_repos/188820290
git clone --depth 1 --no-tags https://github.com/blueGorae/Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/188137063
git clone --depth 1 --no-tags https://github.com/raiyyanfaisal09/UART_IPCORE_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/189996236
git clone --depth 1 --no-tags https://github.com/r888800009/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/190767774
git clone --depth 1 --no-tags https://github.com/ugurkanates/CSE-433-Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/190439225
git clone --depth 1 --no-tags https://github.com/sdanthinne/FPGAVisualizer.git f:/verilog_sva_gh_scraper/data/full_repos/190285925
git clone --depth 1 --no-tags https://github.com/Hades2001/Anlogic_Tang_Examples.git f:/verilog_sva_gh_scraper/data/full_repos/185328023
git clone --depth 1 --no-tags https://github.com/euidong/MipsCPU.git f:/verilog_sva_gh_scraper/data/full_repos/186393343
git clone --depth 1 --no-tags https://github.com/nikolay966/Intel-80486DX.git f:/verilog_sva_gh_scraper/data/full_repos/188821668
git clone --depth 1 --no-tags https://github.com/scarv/xcrypto-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/189295005
git clone --depth 1 --no-tags https://github.com/rtzeromega/TicketSeller.git f:/verilog_sva_gh_scraper/data/full_repos/187347523
git clone --depth 1 --no-tags https://github.com/forestLoop/Learning-EI332.git f:/verilog_sva_gh_scraper/data/full_repos/189940829
git clone --depth 1 --no-tags https://github.com/nganinho/sobel.git f:/verilog_sva_gh_scraper/data/full_repos/187008266
git clone --depth 1 --no-tags https://github.com/noahsalk/AES-Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/185722695
git clone --depth 1 --no-tags https://github.com/Nydia-Goodwin/FPGA-beeper-music.git f:/verilog_sva_gh_scraper/data/full_repos/187563955
git clone --depth 1 --no-tags https://github.com/zahramo/Cache.git f:/verilog_sva_gh_scraper/data/full_repos/190645660
git clone --depth 1 --no-tags https://github.com/YutLan/Verilog_quartus.git f:/verilog_sva_gh_scraper/data/full_repos/189995067
git clone --depth 1 --no-tags https://github.com/iPankajrai/Verilog-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/189859459
git clone --depth 1 --no-tags https://github.com/jameswang1016/Graduation_Project.git f:/verilog_sva_gh_scraper/data/full_repos/187472520
git clone --depth 1 --no-tags https://github.com/qiaopengju/computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/190329595
git clone --depth 1 --no-tags https://github.com/tronium/verilog_cordic.git f:/verilog_sva_gh_scraper/data/full_repos/189872549
git clone --depth 1 --no-tags https://github.com/himingway/Complex-Digital-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/185398148
git clone --depth 1 --no-tags https://github.com/tchad/floating_point_adder.git f:/verilog_sva_gh_scraper/data/full_repos/186365525
git clone --depth 1 --no-tags https://github.com/somuk1234/Reaction_Timer.git f:/verilog_sva_gh_scraper/data/full_repos/185946467
git clone --depth 1 --no-tags https://github.com/JiaminL/Pipeline-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/189397497
git clone --depth 1 --no-tags https://github.com/avashist003/Memory_Arbiter_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/187667824
git clone --depth 1 --no-tags https://github.com/dillonhuff/vivado_synth.git f:/verilog_sva_gh_scraper/data/full_repos/188354442
git clone --depth 1 --no-tags https://github.com/JunyeonL/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/185917640
git clone --depth 1 --no-tags https://github.com/bmartini/stream-filter.git f:/verilog_sva_gh_scraper/data/full_repos/185628295
git clone --depth 1 --no-tags https://github.com/JeckSmit/pic16f628A.git f:/verilog_sva_gh_scraper/data/full_repos/187613357
git clone --depth 1 --no-tags https://github.com/JeckSmit/verilog-cpu-pic16C84.git f:/verilog_sva_gh_scraper/data/full_repos/185396236
git clone --depth 1 --no-tags https://github.com/Jayashree29/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/189856271
git clone --depth 1 --no-tags https://github.com/asmak1051/Verilog-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/185291101
git clone --depth 1 --no-tags https://github.com/DimitriosPt/128x16-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/185974260
git clone --depth 1 --no-tags https://github.com/kr7roshan/Slot-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/185628118
git clone --depth 1 --no-tags https://github.com/lukeographer/magstripe.git f:/verilog_sva_gh_scraper/data/full_repos/186522520
git clone --depth 1 --no-tags https://github.com/farzinlize/debounce.git f:/verilog_sva_gh_scraper/data/full_repos/186348253
git clone --depth 1 --no-tags https://github.com/Rambus200/FPGA-Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/186461803
git clone --depth 1 --no-tags https://github.com/SimonNgj/DE2-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/186820307
git clone --depth 1 --no-tags https://github.com/gururajbhupal/Ent_SSD.git f:/verilog_sva_gh_scraper/data/full_repos/186773523
git clone --depth 1 --no-tags https://github.com/moisotico/Proyecto-Digitales-II.git f:/verilog_sva_gh_scraper/data/full_repos/186338122
git clone --depth 1 --no-tags https://github.com/JeckSmit/MOS65C02-microprocessor-.git f:/verilog_sva_gh_scraper/data/full_repos/186410502
git clone --depth 1 --no-tags https://github.com/jorenvandeweyer/hwsw_project.git f:/verilog_sva_gh_scraper/data/full_repos/186369048
git clone --depth 1 --no-tags https://github.com/brweidner/riscv_stb.git f:/verilog_sva_gh_scraper/data/full_repos/185301529
git clone --depth 1 --no-tags https://github.com/ghminaei/MIPS-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/186277659
git clone --depth 1 --no-tags https://github.com/tparsa/MIPS-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/186283172
git clone --depth 1 --no-tags https://github.com/ChenRuHsieh/CS-412500-Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/188091283
git clone --depth 1 --no-tags https://github.com/ChenRuHsieh/EE-223002-Logic-Design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/188089257
git clone --depth 1 --no-tags https://github.com/7smd7/MIPS-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/187031539
git clone --depth 1 --no-tags https://github.com/JairoDaniel/SoCMinimoParaRelojDespertador.git f:/verilog_sva_gh_scraper/data/full_repos/187171241
git clone --depth 1 --no-tags https://github.com/amr1997sam/AES-SMALL.git f:/verilog_sva_gh_scraper/data/full_repos/188690585
git clone --depth 1 --no-tags https://github.com/alitoufighi/architecture-lab-exam.git f:/verilog_sva_gh_scraper/data/full_repos/187971552
git clone --depth 1 --no-tags https://github.com/target-encoder/Vending-Machine-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/187921244
git clone --depth 1 --no-tags https://github.com/Old-Fritz/Schema.git f:/verilog_sva_gh_scraper/data/full_repos/188415883
git clone --depth 1 --no-tags https://github.com/mlovatonv/mips-datapath.git f:/verilog_sva_gh_scraper/data/full_repos/188914305
git clone --depth 1 --no-tags https://github.com/hessamhz/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/190531434
git clone --depth 1 --no-tags https://github.com/JihadElhofy/SBqM.git f:/verilog_sva_gh_scraper/data/full_repos/190208622
git clone --depth 1 --no-tags https://github.com/mihhus/display.git f:/verilog_sva_gh_scraper/data/full_repos/190696207
git clone --depth 1 --no-tags https://github.com/a-Ahmed13/Mips-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/191109952
git clone --depth 1 --no-tags https://github.com/ferdiakdogan/arithmetic-logic-processor.git f:/verilog_sva_gh_scraper/data/full_repos/191066114
git clone --depth 1 --no-tags https://github.com/dreambbqchild/HDMITest.git f:/verilog_sva_gh_scraper/data/full_repos/185313719
git clone --depth 1 --no-tags https://github.com/DarkWayC0de/EdC_Pr2.git f:/verilog_sva_gh_scraper/data/full_repos/185431677
git clone --depth 1 --no-tags https://github.com/Luffky/MIPS_CPU_55.git f:/verilog_sva_gh_scraper/data/full_repos/185366052
git clone --depth 1 --no-tags https://github.com/bit-logic-computer-design-2019/simple-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/185394621
git clone --depth 1 --no-tags https://github.com/VladTM23/OC.git f:/verilog_sva_gh_scraper/data/full_repos/185975680
