V. Suresh Babu , P. S. Haseena , M. R. Baiju, A Floating Gate MOSFET Based Current Reference with Subtraction Technique, Proceedings of the 2010 IEEE Annual Symposium on VLSI, p.206-209, July 05-07, 2010[doi>10.1109/ISVLSI.2010.52]
John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990[doi>10.1109/12.55696]
P. Hasler and T. S. Lande. 2001. Overview of floating gate devices, circuits and systems. IEEE J. Solid State Circuits 48, 1 (2001), 1--3.
J. Jasielski, S. Kuta, W. Machowski, and W. Kolodziejski. 2013. An analog dual delay locked loop using coarse and fine programmable delay elements. In Proceedings of the IEEE International Conference on Mixed Design of Integrated Circuits and Systems. 185--190.
L. H. Jung, T. Lehmann, G. J. Suaning, and N. H. Lovell. 2011. A semi-static threshold-triggered delay element for low power applications. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 833--836.
Mac Y. C. Kao , Kun-Ting Tsai , Shih-Chieh Chang, A robust architecture for post-silicon skew tuning, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Mineo Kaneko, Timing-test scheduling for constraint-graph based post-silicon skew tuning, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.460-465, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378679]
J. B. Kobenge and H. Yang. 2009. A power efficient digitally programmable delay element for low power VLSI applications. In Proceedings of the IEEE Asia Symposium on Quality Electronic Design. 83--87.
Kyoung-Hwan Lim , Deokjin Joo , Taewhan Kim, An Optimal Allocation Algorithm of Adjustable Delay Buffers and Practical Extensions for Clock Skew Optimization in Multiple Power Mode Designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.32 n.3, p.392-405, March 2013[doi>10.1109/TCAD.2012.2220769]
Mohammad Maymandi-Nejad , Manoj Sachdev, A digitally programmable delay element: design and analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.871-878, October 2003[doi>10.1109/TVLSI.2003.810787]
N. R. Mahapatra, A. Tareen, and S. V. Garimella. 2002. Comparison and analysis of delay elements. In Proceedings of the IEEE Midwest Symposium on Circuits and Systems. 473--476.
T. T. Nguyen, K. Shon, and S.-W. Kim. 2007. A delay line with highly linear thermal sensitivity. In Proceedings of the IEEE Midwest Symposium on Circuits and Systems. 899--902.
N. Parthibhan , S. Ravi , Kittur Harish Mallikarjun, Clock Skew Optimization in Pre and Post CTS, Proceedings of the 2012 International Conference on Advances in Computing and Communications, p.146-149, August 09-11, 2012[doi>10.1109/ICACC.2012.33]
Y.-S. Park, H.-R. Kim, J.-H. Oh, Y.-K. Choi, and B.-S. Kong. 2009. Compact 0.7-V CMOS voltage/current reference with 54/29-ppm/<sup>o</sup>Ctemperature coefficient. In Proceedings of the IEEE International SoC Design Conference. 496--499.
T. Shibata, R. Zhang, S. P. Levitan, D. E. Nikonov, and G. I. Bourianoff. 2012. CMOS supporting circuitries for nano-oscillator-based associative memories. In Proceedings of the IEEE International Workshop on Cellular Nanoscale Networks and their Applications. 1--4.
T. Shibata and T. Ohmi. 1992. A functional MOS transistor featuring gate-level weighted sum and threshold operations. IEEE Trans. Electron Devices 39, 6 (1992), 1444--1455.
K. Uy, P. A. Reyes-Abu, and W. Chung. 2009. A high precision temperature insensitive current and voltage reference generator. World Academy of Science, Engineering and Technology 50 (2009), 966--969.
K. Woo, S. Meninger, T. Xanthopoulos, E. Crain, and D. Ha, and D. Ham. 2009. Dual-DLL-based CMOS all-digital temperature sensor for microprocessor thermal monitoring. In Proceedings of the IEEE Solid-State Circuits Conference (ISSCC). 68--69.
J.-L. Yang, C.-W. Chao, and S.-M. Lin. 2006. Tunable delay element for low power VLSI circuit design. In Proceedings of the IEEE Region Conference (TENCON). 1--4.
J. Zhang, S. R. Cooper, A. R. Lapietra, M. W. Mattern, R. M. Guidash, and E. G. Friedman. 2004. A low power thyristor-based CMOS programmable delay element. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 769--72.
