%\begin{enumerate}
\item In the circuit diagram shown below, the logic gates operate with a supply voltage of $1$ V. NAND and XNOR have $200$ ps and $400$ ps input-to-output delay,
respectively.

At time $t = T$, $A(t) = 0 $, $B(t) = 1$ and $Z(t) = 0$. When the inputs are changed to $A(t) = 1$, $t = 2T$, a 1 V pulse is observed at $Z$. The pulse width of the 1 V pulse is \rule{30pt}{1pt} ps.


\hfill{(GATE IN 2022)}

  \begin{figure}[!ht]
	  \includegraphics[width=\columnwidth]{figs/gate}
         \caption{circuit}
   \label{figs:fig1}
  \end{figure}

\begin{enumerate}
\item $ 100 $
\item $ 400 $
\item $ 200 $ 
\item $ 600 $
\end{enumerate}`
\end{enumerate}
