
*** Running vivado
    with args -log meisha_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source meisha_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source meisha_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.145 ; gain = 307.430 ; free physical = 2000684 ; free virtual = 2022634
INFO: [Synth 8-638] synthesizing module 'meisha_ila_0_0' [/home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_ila_0_0/synth/meisha_ila_0_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'meisha_ila_0_0' (48#1) [/home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_ila_0_0/synth/meisha_ila_0_0.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 1676.672 ; gain = 655.957 ; free physical = 2000334 ; free virtual = 2022286
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1676.672 ; gain = 655.957 ; free physical = 2000333 ; free virtual = 2022286
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1922.699 ; gain = 0.004 ; free physical = 2000186 ; free virtual = 2022138
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000185 ; free virtual = 2022137
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000185 ; free virtual = 2022137
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000184 ; free virtual = 2022137
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000178 ; free virtual = 2022131
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000169 ; free virtual = 2022122
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000156 ; free virtual = 2022109
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000156 ; free virtual = 2022109
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000174 ; free virtual = 2022127
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000174 ; free virtual = 2022126
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000174 ; free virtual = 2022126
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000174 ; free virtual = 2022126
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000174 ; free virtual = 2022126
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000174 ; free virtual = 2022126
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000174 ; free virtual = 2022126

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    42|
|2     |CFGLUT5    |    90|
|3     |LUT1       |    62|
|4     |LUT2       |    45|
|5     |LUT3       |   212|
|6     |LUT4       |   110|
|7     |LUT5       |   113|
|8     |LUT6       |   672|
|9     |MUXF7      |   159|
|10    |MUXF8      |    72|
|11    |RAMB36E1   |   128|
|12    |RAMB36E1_1 |     3|
|13    |RAMB36E1_2 |     3|
|14    |SRL16E     |    78|
|15    |SRLC16E    |     2|
|16    |SRLC32E    |    17|
|17    |FDRE       |  1491|
|18    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1922.699 ; gain = 901.984 ; free physical = 2000174 ; free virtual = 2022126
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1922.699 ; gain = 759.484 ; free physical = 2000157 ; free virtual = 2022110
