Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Nov  2 19:38:41 2024
| Host              : M_Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mst_fifo_top_timing_summary_routed.rpt -pb mst_fifo_top_timing_summary_routed.pb -rpx mst_fifo_top_timing_summary_routed.rpx -warn_on_violation
| Design            : mst_fifo_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   3           
TIMING-18  Warning   Missing input or output delay  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (19)
11. checking partial_output_delay (21)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (19)
-------------------------------------
 There are 19 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (21)
--------------------------------------
 There are 21 ports with partial output delay specified. (HIGH)


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.130        0.000                      0                 2140        0.021        0.000                      0                 2170        4.458        0.000                       0                   998  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.130        0.000                      0                 2140        0.021        0.000                      0                 2170        4.458        0.000                       0                   998  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.448ns (14.552%)  route 2.631ns (85.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.171ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.208     2.125    i1_fsm/CLK
    SLICE_X5Y126         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.203 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=146, routed)         0.770     2.973    i1_fsm/ichannel_reg[1]_0[0]
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.074 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.197     3.271    i1_fsm/i6_ram_i_51_n_0
    SLICE_X7Y131         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     3.417 r  i1_fsm/i6_ram_i_42/O
                         net (fo=1, routed)           0.198     3.615    i1_fsm/i6_ram_i_42_n_0
    SLICE_X7Y127         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.738 r  i1_fsm/i6_ram_i_13/O
                         net (fo=12, routed)          1.465     5.203    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y24         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.100    11.724    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.363    12.086    
                         clock uncertainty           -0.402    11.685    
    RAMB36_X1Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.333    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.448ns (14.864%)  route 2.566ns (85.136%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 11.728 - 10.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.171ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.155ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.208     2.125    i1_fsm/CLK
    SLICE_X5Y126         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.203 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=146, routed)         0.770     2.973    i1_fsm/ichannel_reg[1]_0[0]
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.074 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.197     3.271    i1_fsm/i6_ram_i_51_n_0
    SLICE_X7Y131         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     3.417 r  i1_fsm/i6_ram_i_42/O
                         net (fo=1, routed)           0.198     3.615    i1_fsm/i6_ram_i_42_n_0
    SLICE_X7Y127         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.738 r  i1_fsm/i6_ram_i_13/O
                         net (fo=12, routed)          1.401     5.139    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y23         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.104    11.728    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.308    12.036    
                         clock uncertainty           -0.402    11.634    
    RAMB36_X1Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.282    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.282    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.448ns (15.133%)  route 2.512ns (84.867%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.171ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.155ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.208     2.125    i1_fsm/CLK
    SLICE_X5Y126         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.203 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=146, routed)         0.770     2.973    i1_fsm/ichannel_reg[1]_0[0]
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.074 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.197     3.271    i1_fsm/i6_ram_i_51_n_0
    SLICE_X7Y131         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     3.417 r  i1_fsm/i6_ram_i_42/O
                         net (fo=1, routed)           0.198     3.615    i1_fsm/i6_ram_i_42_n_0
    SLICE_X7Y127         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.738 r  i1_fsm/i6_ram_i_13/O
                         net (fo=12, routed)          1.347     5.085    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.096    11.720    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.308    12.028    
                         clock uncertainty           -0.402    11.626    
    RAMB36_X1Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.274    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.424ns (14.439%)  route 2.513ns (85.561%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.171ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.155ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.208     2.125    i1_fsm/CLK
    SLICE_X5Y126         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.203 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=146, routed)         0.770     2.973    i1_fsm/ichannel_reg[1]_0[0]
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.074 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.280     3.354    i1_fsm/i6_ram_i_51_n_0
    SLICE_X8Y129         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.500 r  i1_fsm/i6_ram_i_44/O
                         net (fo=1, routed)           0.134     3.634    i1_fsm/i6_ram_i_44_n_0
    SLICE_X7Y127         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.733 r  i1_fsm/i6_ram_i_14/O
                         net (fo=12, routed)          1.328     5.061    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.096    11.720    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.308    12.028    
                         clock uncertainty           -0.402    11.626    
    RAMB36_X1Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.337    11.289    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.289    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.352ns (11.933%)  route 2.598ns (88.067%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.171ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.155ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.208     2.125    i1_fsm/CLK
    SLICE_X5Y126         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.203 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=146, routed)         0.723     2.926    i1_fsm/ichannel_reg[1]_0[0]
    SLICE_X6Y132         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     3.025 r  i1_fsm/i6_ram_i_55/O
                         net (fo=12, routed)          0.160     3.185    i1_fsm/i6_ram_i_55_n_0
    SLICE_X6Y132         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     3.309 r  i1_fsm/i6_ram_i_41/O
                         net (fo=1, routed)           0.252     3.561    i1_fsm/i6_ram_i_41_n_0
    SLICE_X7Y127         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.612 r  i1_fsm/i6_ram_i_12/O
                         net (fo=12, routed)          1.463     5.075    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.063    11.687    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.308    11.995    
                         clock uncertainty           -0.402    11.593    
    RAMB36_X0Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.285    11.308    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.448ns (15.684%)  route 2.408ns (84.316%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.171ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.208     2.125    i1_fsm/CLK
    SLICE_X5Y126         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.203 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=146, routed)         0.770     2.973    i1_fsm/ichannel_reg[1]_0[0]
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.074 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.197     3.271    i1_fsm/i6_ram_i_51_n_0
    SLICE_X7Y131         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     3.417 r  i1_fsm/i6_ram_i_42/O
                         net (fo=1, routed)           0.198     3.615    i1_fsm/i6_ram_i_42_n_0
    SLICE_X7Y127         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.738 r  i1_fsm/i6_ram_i_13/O
                         net (fo=12, routed)          1.243     4.981    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.100    11.724    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.308    12.032    
                         clock uncertainty           -0.402    11.630    
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.278    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                  6.297    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.448ns (15.680%)  route 2.409ns (84.320%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.171ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.155ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.208     2.125    i1_fsm/CLK
    SLICE_X5Y126         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.203 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=146, routed)         0.770     2.973    i1_fsm/ichannel_reg[1]_0[0]
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.074 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.197     3.271    i1_fsm/i6_ram_i_51_n_0
    SLICE_X7Y131         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     3.417 r  i1_fsm/i6_ram_i_42/O
                         net (fo=1, routed)           0.198     3.615    i1_fsm/i6_ram_i_42_n_0
    SLICE_X7Y127         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.738 r  i1_fsm/i6_ram_i_13/O
                         net (fo=12, routed)          1.244     4.982    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y22         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.103    11.727    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.308    12.035    
                         clock uncertainty           -0.402    11.633    
    RAMB36_X1Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.281    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 i1_fsm/rvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.474ns (16.224%)  route 2.448ns (83.776%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 11.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.173ns (routing 0.171ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.173     2.090    i1_fsm/CLK
    SLICE_X2Y127         FDCE                                         r  i1_fsm/rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.169 f  i1_fsm/rvalid_reg/Q
                         net (fo=28, routed)          0.621     2.789    i1_fsm/rvalid
    SLICE_X7Y125         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.939 r  i1_fsm/i6_ram_i_50/O
                         net (fo=12, routed)          0.277     3.216    i1_fsm/i6_ram_i_50_n_0
    SLICE_X8Y131         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.338 r  i1_fsm/i6_ram_i_28/O
                         net (fo=1, routed)           0.157     3.495    i1_fsm/i6_ram_i_28_n_0
    SLICE_X8Y129         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.618 r  i1_fsm/i6_ram_i_6/O
                         net (fo=12, routed)          1.393     5.011    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.067    11.691    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.308    11.999    
                         clock uncertainty           -0.402    11.597    
    RAMB36_X0Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279    11.318    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.424ns (15.095%)  route 2.385ns (84.905%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.171ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.208     2.125    i1_fsm/CLK
    SLICE_X5Y126         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.203 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=146, routed)         0.770     2.973    i1_fsm/ichannel_reg[1]_0[0]
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.074 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.280     3.354    i1_fsm/i6_ram_i_51_n_0
    SLICE_X8Y129         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.500 r  i1_fsm/i6_ram_i_44/O
                         net (fo=1, routed)           0.134     3.634    i1_fsm/i6_ram_i_44_n_0
    SLICE_X7Y127         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.733 r  i1_fsm/i6_ram_i_14/O
                         net (fo=12, routed)          1.200     4.933    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.100    11.724    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.308    12.032    
                         clock uncertainty           -0.402    11.630    
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.337    11.293    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 i1_fsm/rvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.474ns (16.633%)  route 2.376ns (83.367%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.173ns (routing 0.171ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.155ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.173     2.090    i1_fsm/CLK
    SLICE_X2Y127         FDCE                                         r  i1_fsm/rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.169 f  i1_fsm/rvalid_reg/Q
                         net (fo=28, routed)          0.621     2.789    i1_fsm/rvalid
    SLICE_X7Y125         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.939 r  i1_fsm/i6_ram_i_50/O
                         net (fo=12, routed)          0.277     3.216    i1_fsm/i6_ram_i_50_n_0
    SLICE_X8Y131         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.338 r  i1_fsm/i6_ram_i_28/O
                         net (fo=1, routed)           0.157     3.495    i1_fsm/i6_ram_i_28_n_0
    SLICE_X8Y129         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.618 r  i1_fsm/i6_ram_i_6/O
                         net (fo=12, routed)          1.321     4.939    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.063    11.687    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.308    11.995    
                         clock uncertainty           -0.402    11.593    
    RAMB36_X0Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279    11.314    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  6.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i4_gen/ch1_dat_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i4_gen/ch1_dat_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.080ns (45.590%)  route 0.095ns (54.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.066ns (routing 0.155ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.171ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.066     1.690    i4_gen/CLK
    SLICE_X12Y115        FDPE                                         r  i4_gen/ch1_dat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.748 r  i4_gen/ch1_dat_reg[1]/Q
                         net (fo=7, routed)           0.071     1.819    i4_gen/ch1_dat[1]
    SLICE_X11Y115        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     1.841 r  i4_gen/ch1_dat[5]_i_1/O
                         net (fo=1, routed)           0.024     1.865    i4_gen/ch1_dat[5]_i_1_n_0
    SLICE_X11Y115        FDPE                                         r  i4_gen/ch1_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.229     2.145    i4_gen/CLK
    SLICE_X11Y115        FDPE                                         r  i4_gen/ch1_dat_reg[5]/C
                         clock pessimism             -0.361     1.784    
    SLICE_X11Y115        FDPE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.844    i4_gen/ch1_dat_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i1_fsm/rbe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.059ns (21.638%)  route 0.214ns (78.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.030ns (routing 0.155ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.171ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.030     1.654    i1_fsm/CLK
    SLICE_X3Y125         FDCE                                         r  i1_fsm/rbe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.713 r  i1_fsm/rbe_reg[1]/Q
                         net (fo=4, routed)           0.214     1.927    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y22         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.313     2.229    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.308     1.921    
    RAMB36_X0Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.028     1.893    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 i4_gen/ch1_dat_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i4_gen/ch1_dat_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.093ns (47.848%)  route 0.101ns (52.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.066ns (routing 0.155ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.171ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.066     1.690    i4_gen/CLK
    SLICE_X12Y115        FDPE                                         r  i4_gen/ch1_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.751 r  i4_gen/ch1_dat_reg[2]/Q
                         net (fo=6, routed)           0.092     1.843    i4_gen/ch1_dat[2]
    SLICE_X11Y115        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.032     1.875 r  i4_gen/ch1_dat[4]_i_1/O
                         net (fo=1, routed)           0.009     1.884    i4_gen/ch1_dat[4]_i_1_n_0
    SLICE_X11Y115        FDPE                                         r  i4_gen/ch1_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.229     2.145    i4_gen/CLK
    SLICE_X11Y115        FDPE                                         r  i4_gen/ch1_dat_reg[4]/C
                         clock pessimism             -0.361     1.784    
    SLICE_X11Y115        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.846    i4_gen/ch1_dat_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i1_fsm/rdata_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.058ns (22.729%)  route 0.197ns (77.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.046ns (routing 0.155ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.171ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.046     1.670    i1_fsm/CLK
    SLICE_X4Y124         FDCE                                         r  i1_fsm/rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.728 r  i1_fsm/rdata_reg[29]/Q
                         net (fo=4, routed)           0.197     1.925    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y23         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.303     2.219    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.308     1.911    
    RAMB36_X0Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.028     1.883    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i3_chk/cmp2_dat_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i3_chk/cmp2_dat_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.879%)  route 0.042ns (44.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.682     1.037    i3_chk/CLK
    SLICE_X8Y120         FDCE                                         r  i3_chk/cmp2_dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.076 r  i3_chk/cmp2_dat_reg[3]/Q
                         net (fo=5, routed)           0.025     1.101    i3_chk/cmp2_dat_reg_n_0_[3]
    SLICE_X8Y120         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.115 r  i3_chk/cmp2_dat[5]_i_1/O
                         net (fo=1, routed)           0.017     1.132    i3_chk/cmp2_dat[5]_i_1_n_0
    SLICE_X8Y120         FDCE                                         r  i3_chk/cmp2_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.778     1.359    i3_chk/CLK
    SLICE_X8Y120         FDCE                                         r  i3_chk/cmp2_dat_reg[5]/C
                         clock pessimism             -0.316     1.043    
    SLICE_X8Y120         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.089    i3_chk/cmp2_dat_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i2_pref/pref_len1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2_pref/pref_len1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (62.058%)  route 0.037ns (37.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.680ns (routing 0.096ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.108ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.680     1.035    i2_pref/CLK
    SLICE_X4Y121         FDCE                                         r  i2_pref/pref_len1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.073 r  i2_pref/pref_len1_reg[1]/Q
                         net (fo=6, routed)           0.029     1.101    i2_pref/pref_len1_reg_n_0_[1]
    SLICE_X4Y121         LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     1.123 r  i2_pref/pref_len1[2]_i_2/O
                         net (fo=1, routed)           0.008     1.131    i2_pref/pref_len1[2]_i_2_n_0
    SLICE_X4Y121         FDCE                                         r  i2_pref/pref_len1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.776     1.357    i2_pref/CLK
    SLICE_X4Y121         FDCE                                         r  i2_pref/pref_len1_reg[2]/C
                         clock pessimism             -0.316     1.041    
    SLICE_X4Y121         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.088    i2_pref/pref_len1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i3_chk/cmp0_dat_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i3_chk/cmp0_dat_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.675ns (routing 0.096ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.108ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.675     1.030    i3_chk/CLK
    SLICE_X7Y116         FDCE                                         r  i3_chk/cmp0_dat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.069 r  i3_chk/cmp0_dat_reg[5]/Q
                         net (fo=6, routed)           0.027     1.095    i3_chk/Q[5]
    SLICE_X7Y116         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.110 r  i3_chk/cmp0_dat[5]_i_1/O
                         net (fo=1, routed)           0.015     1.125    i3_chk/cmp0_dat[5]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  i3_chk/cmp0_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.771     1.352    i3_chk/CLK
    SLICE_X7Y116         FDCE                                         r  i3_chk/cmp0_dat_reg[5]/C
                         clock pessimism             -0.316     1.036    
    SLICE_X7Y116         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.082    i3_chk/cmp0_dat_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i4_gen/ch3_dat_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i4_gen/ch3_dat_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.772ns (routing 0.108ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.676     1.031    i4_gen/CLK
    SLICE_X11Y116        FDPE                                         r  i4_gen/ch3_dat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.070 r  i4_gen/ch3_dat_reg[10]/Q
                         net (fo=3, routed)           0.027     1.097    i4_gen/ch3_dat[10]
    SLICE_X11Y116        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.112 r  i4_gen/ch3_dat[10]_i_1/O
                         net (fo=1, routed)           0.015     1.127    i4_gen/ch3_dat[10]_i_1_n_0
    SLICE_X11Y116        FDPE                                         r  i4_gen/ch3_dat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.772     1.352    i4_gen/CLK
    SLICE_X11Y116        FDPE                                         r  i4_gen/ch3_dat_reg[10]/C
                         clock pessimism             -0.315     1.037    
    SLICE_X11Y116        FDPE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.083    i4_gen/ch3_dat_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i3_chk/cmp0_dat_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i3_chk/cmp0_dat_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.060ns (60.989%)  route 0.038ns (39.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.108ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.678     1.033    i3_chk/CLK
    SLICE_X7Y116         FDCE                                         r  i3_chk/cmp0_dat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.072 r  i3_chk/cmp0_dat_reg[4]/Q
                         net (fo=8, routed)           0.031     1.103    i3_chk/Q[4]
    SLICE_X7Y116         LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.021     1.124 r  i3_chk/cmp0_dat[6]_i_1/O
                         net (fo=1, routed)           0.007     1.131    i3_chk/cmp0_dat[6]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  i3_chk/cmp0_dat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.775     1.356    i3_chk/CLK
    SLICE_X7Y116         FDCE                                         r  i3_chk/cmp0_dat_reg[6]/C
                         clock pessimism             -0.317     1.039    
    SLICE_X7Y116         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.086    i3_chk/cmp0_dat_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i3_chk/cmp2_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i3_chk/cmp2_err_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.773ns (routing 0.108ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.676     1.031    i3_chk/CLK
    SLICE_X6Y118         FDCE                                         r  i3_chk/cmp2_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.070 r  i3_chk/cmp2_err_reg/Q
                         net (fo=4, routed)           0.029     1.099    i1_fsm/cmp2_err
    SLICE_X6Y118         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.113 r  i1_fsm/cmp2_err_i_1/O
                         net (fo=1, routed)           0.016     1.129    i3_chk/cmp2_err_reg_0
    SLICE_X6Y118         FDCE                                         r  i3_chk/cmp2_err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.773     1.354    i3_chk/CLK
    SLICE_X6Y118         FDCE                                         r  i3_chk/cmp2_err_reg/C
                         clock pessimism             -0.317     1.037    
    SLICE_X6Y118         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.083    i3_chk/cmp2_err_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y20  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y20  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y21  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y21  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y23  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y23  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y20  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y20  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y22  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y20  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y20  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ERDIS
                            (input port)
  Destination:            STRER[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.263ns  (logic 1.571ns (36.844%)  route 2.693ns (63.156%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  ERDIS (IN)
                         net (fo=0)                   0.000     0.000    ERDIS_IBUF_inst/I
    J13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 f  ERDIS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    ERDIS_IBUF_inst/OUT
    J13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 f  ERDIS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.392     1.921    i3_chk/ERDIS_IBUF
    SLICE_X5Y119         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.044 r  i3_chk/STRER_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.301     3.345    STRER_OBUF[2]
    F14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.918     4.263 r  STRER_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.263    STRER[2]
    F14                                                               r  STRER[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ERDIS
                            (input port)
  Destination:            STRER[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.262ns  (logic 1.548ns (36.321%)  route 2.714ns (63.679%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  ERDIS (IN)
                         net (fo=0)                   0.000     0.000    ERDIS_IBUF_inst/I
    J13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 f  ERDIS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    ERDIS_IBUF_inst/OUT
    J13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 f  ERDIS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.378     1.907    i3_chk/ERDIS_IBUF
    SLICE_X5Y120         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.017 r  i3_chk/STRER_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.336     3.353    STRER_OBUF[3]
    G14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.909     4.262 r  STRER_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.262    STRER[3]
    G14                                                               r  STRER[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ERDIS
                            (input port)
  Destination:            STRER[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.136ns  (logic 1.581ns (38.219%)  route 2.555ns (61.781%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  ERDIS (IN)
                         net (fo=0)                   0.000     0.000    ERDIS_IBUF_inst/I
    J13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 f  ERDIS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    ERDIS_IBUF_inst/OUT
    J13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 f  ERDIS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.378     1.907    i3_chk/ERDIS_IBUF
    SLICE_X5Y120         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     2.006 r  i3_chk/STRER_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.177     3.183    STRER_OBUF[1]
    D14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.952     4.136 r  STRER_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.136    STRER[1]
    D14                                                               r  STRER[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ERDIS
                            (input port)
  Destination:            STRER[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.030ns  (logic 1.519ns (37.686%)  route 2.511ns (62.314%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  ERDIS (IN)
                         net (fo=0)                   0.000     0.000    ERDIS_IBUF_inst/I
    J13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 f  ERDIS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    ERDIS_IBUF_inst/OUT
    J13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 f  ERDIS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.315     1.845    i3_chk/ERDIS_IBUF
    SLICE_X5Y119         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     1.882 r  i3_chk/STRER_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.196     3.078    STRER_OBUF[0]
    C14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.953     4.030 r  STRER_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.030    STRER[0]
    C14                                                               r  STRER[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ERDIS
                            (input port)
  Destination:            STRER[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 0.622ns (36.327%)  route 1.090ns (63.673%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  ERDIS (IN)
                         net (fo=0)                   0.000     0.000    ERDIS_IBUF_inst/I
    J13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.164     0.164 f  ERDIS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.164    ERDIS_IBUF_inst/OUT
    J13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.164 f  ERDIS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          0.564     0.729    i3_chk/ERDIS_IBUF
    SLICE_X5Y119         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     0.743 r  i3_chk/STRER_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.269    STRER_OBUF[0]
    C14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     1.713 r  STRER_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.713    STRER[0]
    C14                                                               r  STRER[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ERDIS
                            (input port)
  Destination:            STRER[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 0.649ns (37.012%)  route 1.104ns (62.988%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  ERDIS (IN)
                         net (fo=0)                   0.000     0.000    ERDIS_IBUF_inst/I
    J13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.164     0.164 f  ERDIS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.164    ERDIS_IBUF_inst/OUT
    J13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.164 f  ERDIS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          0.593     0.758    i3_chk/ERDIS_IBUF
    SLICE_X5Y120         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     0.799 r  i3_chk/STRER_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.310    STRER_OBUF[1]
    D14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.444     1.753 r  STRER_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.753    STRER[1]
    D14                                                               r  STRER[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ERDIS
                            (input port)
  Destination:            STRER[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 0.607ns (33.726%)  route 1.192ns (66.274%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  ERDIS (IN)
                         net (fo=0)                   0.000     0.000    ERDIS_IBUF_inst/I
    J13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.164     0.164 f  ERDIS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.164    ERDIS_IBUF_inst/OUT
    J13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.164 f  ERDIS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          0.593     0.758    i3_chk/ERDIS_IBUF
    SLICE_X5Y120         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.042     0.800 r  i3_chk/STRER_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.599     1.399    STRER_OBUF[3]
    G14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.401     1.799 r  STRER_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.799    STRER[3]
    G14                                                               r  STRER[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ERDIS
                            (input port)
  Destination:            STRER[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 0.624ns (34.685%)  route 1.176ns (65.315%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  ERDIS (IN)
                         net (fo=0)                   0.000     0.000    ERDIS_IBUF_inst/I
    J13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.164     0.164 f  ERDIS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.164    ERDIS_IBUF_inst/OUT
    J13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.164 f  ERDIS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          0.596     0.760    i3_chk/ERDIS_IBUF
    SLICE_X5Y119         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050     0.810 r  i3_chk/STRER_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.390    STRER_OBUF[2]
    F14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.410     1.800 r  STRER_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.800    STRER[2]
    F14                                                               r  STRER[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            25 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.968ns  (logic 5.572ns (62.135%)  route 3.396ns (37.865%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.171ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.190     2.107    i1_fsm/CLK
    SLICE_X3Y129         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.186 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          3.396     5.581    DATA_IOBUF[9]_inst/T
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.493    11.074 r  DATA_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.074    DATA[9]
    C12                                                               r  DATA[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/be_oe_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.581ns  (logic 5.584ns (65.070%)  route 2.997ns (34.930%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.171ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.213     2.129    i1_fsm/CLK
    SLICE_X3Y128         FDPE                                         r  i1_fsm/be_oe_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.208 r  i1_fsm/be_oe_n_reg_inv/Q
                         net (fo=29, routed)          2.997     5.206    DATA_IOBUF[3]_inst/T
    B15                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.505    10.710 r  DATA_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.710    DATA[3]
    B15                                                               r  DATA[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.973ns  (logic 5.566ns (69.810%)  route 2.407ns (30.190%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.171ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.190     2.107    i1_fsm/CLK
    SLICE_X3Y129         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.186 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          2.407     4.593    DATA_IOBUF[13]_inst/T
    D8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.487    10.080 r  DATA_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.080    DATA[13]
    D8                                                                r  DATA[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.885ns  (logic 5.557ns (70.468%)  route 2.329ns (29.532%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.171ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.190     2.107    i1_fsm/CLK
    SLICE_X3Y129         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.186 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          2.329     4.514    DATA_IOBUF[15]_inst/T
    D9                   OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      5.478     9.992 r  DATA_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.992    DATA[15]
    D9                                                                r  DATA[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.884ns  (logic 5.565ns (70.590%)  route 2.319ns (29.410%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.171ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.190     2.107    i1_fsm/CLK
    SLICE_X3Y129         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.186 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          2.319     4.504    DATA_IOBUF[12]_inst/T
    E8                   OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.486     9.990 r  DATA_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.990    DATA[12]
    E8                                                                r  DATA[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/be_oe_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.816ns  (logic 5.554ns (71.066%)  route 2.261ns (28.934%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.171ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.213     2.129    i1_fsm/CLK
    SLICE_X3Y128         FDPE                                         r  i1_fsm/be_oe_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.208 r  i1_fsm/be_oe_n_reg_inv/Q
                         net (fo=29, routed)          2.261     4.470    BE_IOBUF[0]_inst/T
    E11                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.475     9.945 r  BE_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.945    BE[0]
    E11                                                               r  BE[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.837ns  (logic 5.570ns (71.080%)  route 2.266ns (28.920%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.171ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.190     2.107    i1_fsm/CLK
    SLICE_X3Y129         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.186 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          2.266     4.452    DATA_IOBUF[14]_inst/T
    C8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.491     9.943 r  DATA_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.943    DATA[14]
    C8                                                                r  DATA[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/be_oe_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.694ns  (logic 5.540ns (72.010%)  route 2.153ns (27.990%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.171ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.213     2.129    i1_fsm/CLK
    SLICE_X3Y128         FDPE                                         r  i1_fsm/be_oe_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.208 r  i1_fsm/be_oe_n_reg_inv/Q
                         net (fo=29, routed)          2.153     4.362    BE_IOBUF[1]_inst/T
    F12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.461     9.823 r  BE_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.823    BE[1]
    F12                                                               r  BE[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.693ns  (logic 5.533ns (71.927%)  route 2.160ns (28.073%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.171ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.190     2.107    i1_fsm/CLK
    SLICE_X3Y129         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.186 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          2.160     4.345    DATA_IOBUF[8]_inst/T
    F13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.454     9.800 r  DATA_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.800    DATA[8]
    F13                                                               r  DATA[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/be_oe_n_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.632ns  (logic 5.532ns (72.480%)  route 2.100ns (27.520%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.171ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.213     2.129    i1_fsm/CLK
    SLICE_X3Y128         FDPE                                         r  i1_fsm/be_oe_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.208 r  i1_fsm/be_oe_n_reg_inv/Q
                         net (fo=29, routed)          2.100     4.309    DATA_IOBUF[0]_inst/T
    E15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      5.453     9.761 r  DATA_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.761    DATA[0]
    E15                                                               r  DATA[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i3_chk/cmp1_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STRER[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 0.518ns (47.845%)  route 0.564ns (52.155%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.679ns (routing 0.096ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.679     1.034    i3_chk/CLK
    SLICE_X5Y119         FDCE                                         r  i3_chk/cmp1_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.073 r  i3_chk/cmp1_err_reg/Q
                         net (fo=4, routed)           0.053     1.127    i3_chk/cmp1_err
    SLICE_X5Y120         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.162 r  i3_chk/STRER_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.673    STRER_OBUF[1]
    D14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.444     2.116 r  STRER_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.116    STRER[1]
    D14                                                               r  STRER[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3_chk/cmp0_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STRER[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.108ns  (logic 0.541ns (48.843%)  route 0.567ns (51.157%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.679ns (routing 0.096ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.679     1.034    i3_chk/CLK
    SLICE_X5Y119         FDCE                                         r  i3_chk/cmp0_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.072 r  i3_chk/cmp0_err_reg/Q
                         net (fo=4, routed)           0.041     1.113    i3_chk/cmp0_err
    SLICE_X5Y119         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.059     1.172 r  i3_chk/STRER_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.698    STRER_OBUF[0]
    C14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     2.142 r  STRER_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.142    STRER[0]
    C14                                                               r  STRER[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3_chk/cmp2_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STRER[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.151ns  (logic 0.471ns (40.931%)  route 0.680ns (59.069%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.676     1.031    i3_chk/CLK
    SLICE_X6Y118         FDCE                                         r  i3_chk/cmp2_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.070 r  i3_chk/cmp2_err_reg/Q
                         net (fo=4, routed)           0.100     1.170    i3_chk/cmp2_err
    SLICE_X5Y119         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     1.192 r  i3_chk/STRER_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.772    STRER_OBUF[2]
    F14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.410     2.182 r  STRER_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.182    STRER[2]
    F14                                                               r  STRER[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3_chk/cmp3_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STRER[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.491ns (41.171%)  route 0.701ns (58.829%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.676     1.031    i3_chk/CLK
    SLICE_X6Y118         FDCE                                         r  i3_chk/cmp3_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.070 r  i3_chk/cmp3_err_reg/Q
                         net (fo=4, routed)           0.102     1.172    i3_chk/cmp3_err
    SLICE_X5Y120         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.223 r  i3_chk/STRER_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.599     1.822    STRER_OBUF[3]
    G14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.401     2.223 r  STRER_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.223    STRER[3]
    G14                                                               r  STRER[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2258 Endpoints
Min Delay          2258 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.478ns  (logic 0.856ns (19.111%)  route 3.622ns (80.889%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.762     2.310    i1_fsm/MLTCN_IBUF
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.349 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.197     2.546    i1_fsm/i6_ram_i_51_n_0
    SLICE_X7Y131         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.692 r  i1_fsm/i6_ram_i_42/O
                         net (fo=1, routed)           0.198     2.890    i1_fsm/i6_ram_i_42_n_0
    SLICE_X7Y127         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.013 r  i1_fsm/i6_ram_i_13/O
                         net (fo=12, routed)          1.465     4.478    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y24         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.100     1.724    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 0.856ns (19.391%)  route 3.558ns (80.609%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.155ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.762     2.310    i1_fsm/MLTCN_IBUF
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.349 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.197     2.546    i1_fsm/i6_ram_i_51_n_0
    SLICE_X7Y131         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.692 r  i1_fsm/i6_ram_i_42/O
                         net (fo=1, routed)           0.198     2.890    i1_fsm/i6_ram_i_42_n_0
    SLICE_X7Y127         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.013 r  i1_fsm/i6_ram_i_13/O
                         net (fo=12, routed)          1.401     4.414    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y23         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.104     1.728    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.360ns  (logic 0.856ns (19.629%)  route 3.504ns (80.371%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        1.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.096ns (routing 0.155ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.762     2.310    i1_fsm/MLTCN_IBUF
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.349 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.197     2.546    i1_fsm/i6_ram_i_51_n_0
    SLICE_X7Y131         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.692 r  i1_fsm/i6_ram_i_42/O
                         net (fo=1, routed)           0.198     2.890    i1_fsm/i6_ram_i_42_n_0
    SLICE_X7Y127         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.013 r  i1_fsm/i6_ram_i_13/O
                         net (fo=12, routed)          1.347     4.360    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.096     1.720    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.336ns  (logic 0.832ns (19.183%)  route 3.504ns (80.817%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        1.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.096ns (routing 0.155ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.762     2.310    i1_fsm/MLTCN_IBUF
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.349 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.280     2.629    i1_fsm/i6_ram_i_51_n_0
    SLICE_X8Y129         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.775 r  i1_fsm/i6_ram_i_44/O
                         net (fo=1, routed)           0.134     2.909    i1_fsm/i6_ram_i_44_n_0
    SLICE_X7Y127         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.008 r  i1_fsm/i6_ram_i_14/O
                         net (fo=12, routed)          1.328     4.336    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.096     1.720    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.264ns  (logic 0.713ns (16.718%)  route 3.551ns (83.282%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.063ns (routing 0.155ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.762     2.310    i1_fsm/MLTCN_IBUF
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.349 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.181     2.530    i1_fsm/i6_ram_i_51_n_0
    SLICE_X7Y129         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.620 r  i1_fsm/i6_ram_i_40/O
                         net (fo=1, routed)           0.145     2.765    i1_fsm/i6_ram_i_40_n_0
    SLICE_X7Y127         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.801 r  i1_fsm/i6_ram_i_12/O
                         net (fo=12, routed)          1.463     4.264    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.063     1.687    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 0.856ns (20.105%)  route 3.401ns (79.895%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        1.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.103ns (routing 0.155ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.762     2.310    i1_fsm/MLTCN_IBUF
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.349 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.197     2.546    i1_fsm/i6_ram_i_51_n_0
    SLICE_X7Y131         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.692 r  i1_fsm/i6_ram_i_42/O
                         net (fo=1, routed)           0.198     2.890    i1_fsm/i6_ram_i_42_n_0
    SLICE_X7Y127         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.013 r  i1_fsm/i6_ram_i_13/O
                         net (fo=12, routed)          1.244     4.257    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y22         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.103     1.727    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 0.856ns (20.109%)  route 3.400ns (79.891%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.762     2.310    i1_fsm/MLTCN_IBUF
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.349 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.197     2.546    i1_fsm/i6_ram_i_51_n_0
    SLICE_X7Y131         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.692 r  i1_fsm/i6_ram_i_42/O
                         net (fo=1, routed)           0.198     2.890    i1_fsm/i6_ram_i_42_n_0
    SLICE_X7Y127         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.013 r  i1_fsm/i6_ram_i_13/O
                         net (fo=12, routed)          1.243     4.256    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.100     1.724    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 0.746ns (17.623%)  route 3.486ns (82.377%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.762     2.310    i1_fsm/MLTCN_IBUF
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.349 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.174     2.523    i1_fsm/i6_ram_i_51_n_0
    SLICE_X8Y131         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     2.559 r  i1_fsm/i6_ram_i_28/O
                         net (fo=1, routed)           0.157     2.716    i1_fsm/i6_ram_i_28_n_0
    SLICE_X8Y129         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     2.839 r  i1_fsm/i6_ram_i_6/O
                         net (fo=12, routed)          1.393     4.232    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.067     1.691    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.209ns  (logic 0.832ns (19.766%)  route 3.377ns (80.234%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.762     2.310    i1_fsm/MLTCN_IBUF
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.349 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.280     2.629    i1_fsm/i6_ram_i_51_n_0
    SLICE_X8Y129         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.775 r  i1_fsm/i6_ram_i_44/O
                         net (fo=1, routed)           0.134     2.909    i1_fsm/i6_ram_i_44_n_0
    SLICE_X7Y127         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.008 r  i1_fsm/i6_ram_i_14/O
                         net (fo=12, routed)          1.200     4.209    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.100     1.724    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 0.761ns (18.142%)  route 3.433ns (81.858%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.762     2.310    i1_fsm/MLTCN_IBUF
    SLICE_X9Y131         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.349 r  i1_fsm/i6_ram_i_51/O
                         net (fo=12, routed)          0.214     2.564    i1_fsm/i6_ram_i_51_n_0
    SLICE_X6Y129         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     2.687 r  i1_fsm/i6_ram_i_38/O
                         net (fo=1, routed)           0.088     2.775    i1_fsm/i6_ram_i_38_n_0
    SLICE_X6Y128         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.826 r  i1_fsm/i6_ram_i_11/O
                         net (fo=12, routed)          1.368     4.194    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y24         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         1.100     1.724    i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E2                                     r  i6_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 W_OOB
                            (input port)
  Destination:            i1_fsm/w_oob_p1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.167ns (29.672%)  route 0.396ns (70.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.760ns (routing 0.108ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  W_OOB (IN)
                         net (fo=0)                   0.000     0.000    W_OOB_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.167     0.167 r  W_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.167    W_OOB_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.167 r  W_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.396     0.563    i1_fsm/W_OOB_IBUF
    SLICE_X2Y127         FDCE                                         r  i1_fsm/w_oob_p1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.760     1.341    i1_fsm/CLK
    SLICE_X2Y127         FDCE                                         r  i1_fsm/w_oob_p1_reg/C

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i5_ctl/fifoafull_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.205ns (29.941%)  route 0.479ns (70.059%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          0.463     0.645    i5_ctl/MLTCN_IBUF
    SLICE_X3Y130         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.667 r  i5_ctl/fifoafull[3]_i_1/O
                         net (fo=1, routed)           0.016     0.683    i5_ctl/fifoafull[3]_i_1_n_0
    SLICE_X3Y130         FDCE                                         r  i5_ctl/fifoafull_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.759     1.339    i5_ctl/CLK
    SLICE_X3Y130         FDCE                                         r  i5_ctl/fifoafull_reg[3]/C

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i1_fsm/dt_oe_n_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.206ns (29.905%)  route 0.482ns (70.095%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          0.465     0.647    i1_fsm/MLTCN_IBUF
    SLICE_X3Y129         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.670 r  i1_fsm/dt_oe_n_i_1/O
                         net (fo=1, routed)           0.017     0.687    i1_fsm/dt_oe_n_i_1_n_0
    SLICE_X3Y129         FDPE                                         r  i1_fsm/dt_oe_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.768     1.349    i1_fsm/CLK
    SLICE_X3Y129         FDPE                                         r  i1_fsm/dt_oe_n_reg/C

Slack:                    inf
  Source:                 R_OOB
                            (input port)
  Destination:            i1_fsm/r_oob_p1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.193ns (27.458%)  route 0.511ns (72.542%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.760ns (routing 0.108ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 r  R_OOB (IN)
                         net (fo=0)                   0.000     0.000    R_OOB_IBUF_inst/I
    H12                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.193     0.193 r  R_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.193    R_OOB_IBUF_inst/OUT
    H12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.193 r  R_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.511     0.704    i1_fsm/R_OOB_IBUF
    SLICE_X2Y127         FDCE                                         r  i1_fsm/r_oob_p1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.760     1.341    i1_fsm/CLK
    SLICE_X2Y127         FDCE                                         r  i1_fsm/r_oob_p1_reg/C

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i1_fsm/irxf_n_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.216ns (30.494%)  route 0.491ns (69.506%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 f  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 f  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          0.485     0.668    i1_fsm/MLTCN_IBUF
    SLICE_X3Y129         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     0.701 r  i1_fsm/irxf_n[2]_i_1/O
                         net (fo=1, routed)           0.006     0.707    i1_fsm/irxf_n[2]_i_1_n_0
    SLICE_X3Y129         FDPE                                         r  i1_fsm/irxf_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.764     1.345    i1_fsm/CLK
    SLICE_X3Y129         FDPE                                         r  i1_fsm/irxf_n_reg[2]/C

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i1_fsm/irxf_n_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.216ns (30.494%)  route 0.491ns (69.506%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 f  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 f  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          0.485     0.668    i1_fsm/MLTCN_IBUF
    SLICE_X3Y129         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.701 r  i1_fsm/irxf_n[3]_i_2/O
                         net (fo=1, routed)           0.006     0.707    i1_fsm/irxf_n[3]_i_2_n_0
    SLICE_X3Y129         FDPE                                         r  i1_fsm/irxf_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.764     1.345    i1_fsm/CLK
    SLICE_X3Y129         FDPE                                         r  i1_fsm/irxf_n_reg[3]/C

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i1_fsm/irxf_n_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.218ns (30.263%)  route 0.501ns (69.737%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          0.485     0.668    i1_fsm/MLTCN_IBUF
    SLICE_X3Y129         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.703 r  i1_fsm/irxf_n[0]_i_1/O
                         net (fo=1, routed)           0.016     0.719    i1_fsm/irxf_n[0]_i_1_n_0
    SLICE_X3Y129         FDPE                                         r  i1_fsm/irxf_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.764     1.345    i1_fsm/CLK
    SLICE_X3Y129         FDPE                                         r  i1_fsm/irxf_n_reg[0]/C

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i1_fsm/ifsm_cond_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.206ns (28.585%)  route 0.514ns (71.415%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          0.497     0.679    i1_fsm/MLTCN_IBUF
    SLICE_X3Y127         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.702 r  i1_fsm/ifsm_cond[2]_i_1/O
                         net (fo=1, routed)           0.017     0.719    i1_fsm/ifsm_cond[2]_i_1_n_0
    SLICE_X3Y127         FDCE                                         r  i1_fsm/ifsm_cond_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.768     1.349    i1_fsm/CLK
    SLICE_X3Y127         FDCE                                         r  i1_fsm/ifsm_cond_reg[2]/C

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i1_fsm/irxf_n_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.218ns (30.221%)  route 0.502ns (69.779%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 f  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 f  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          0.485     0.668    i1_fsm/MLTCN_IBUF
    SLICE_X3Y129         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     0.703 r  i1_fsm/irxf_n[1]_i_1/O
                         net (fo=1, routed)           0.017     0.720    i1_fsm/irxf_n[1]_i_1_n_0
    SLICE_X3Y129         FDPE                                         r  i1_fsm/irxf_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.764     1.345    i1_fsm/CLK
    SLICE_X3Y129         FDPE                                         r  i1_fsm/irxf_n_reg[1]/C

Slack:                    inf
  Source:                 MLTCN
                            (input port)
  Destination:            i1_fsm/be_oe_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.224ns (30.398%)  route 0.512ns (69.602%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  MLTCN (IN)
                         net (fo=0)                   0.000     0.000    MLTCN_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 f  MLTCN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    MLTCN_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 f  MLTCN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          0.495     0.677    i1_fsm/MLTCN_IBUF
    SLICE_X3Y128         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     0.718 r  i1_fsm/be_oe_n_inv_i_1/O
                         net (fo=1, routed)           0.017     0.735    i1_fsm/be_oe_n_inv_i_1_n_0
    SLICE_X3Y128         FDPE                                         r  i1_fsm/be_oe_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=997, routed)         0.777     1.357    i1_fsm/CLK
    SLICE_X3Y128         FDPE                                         r  i1_fsm/be_oe_n_reg_inv/C





