<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — floorplan stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="new.html">new</a></span> (4)
<br/><span class="tag"><a href="design.html">design</a></span> (3)
<br/><span class="tag"><a href="system.html">system</a></span> (3)
<br/><span class="tag"><a href="area.html">area</a></span> (3)
<br/><span class="tag"><a href="thermal.html">thermal</a></span> (3)
</div>
<h2><span class="ttl">Stem</span> floorplan$ (<a href="../words.html">all stems</a>)</h2>
<h3>18 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LourencoMH.html">DATE-2015-LourencoMH</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Layout-aware sizing of analog ICs using floorplan &amp; routing estimates for parasitic extraction (<abbr title="Nuno C. Lourenço">NCL</abbr>, <abbr title="Ricardo Martins">RM</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 1156–1161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-PaganoVRCSS.html">DATE-2015-PaganoVRCSS</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Thermal-aware floorplanning for partially-reconfigurable FPGA-based systems (<abbr title="Davide Pagano">DP</abbr>, <abbr title="Mikel Vuka">MV</abbr>, <abbr title="Marco Rabozzi">MR</abbr>, <abbr title="Riccardo Cattaneo">RC</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Marco D. Santambrogio">MDS</abbr>), pp. 920–923.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-UnutulmazDF.html">DATE-2013-UnutulmazDF</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Area optimization on fixed analog floorplans using convex area functions (<abbr title="Ahmet Unutulmaz">AU</abbr>, <abbr title="Günhan Dündar">GD</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>), pp. 1843–1848.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-XueJZZ.html">DATE-2011-XueJZZ</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Floorplanning exploration and performance evaluation of a new Network-on-Chip (<abbr title="Licheng Xue">LX</abbr>, <abbr title="Weixing Ji">WJ</abbr>, <abbr title="Qi Zuo">QZ</abbr>, <abbr title="Yang Zhang">YZ</abbr>), pp. 625–630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GhoshS.html">DATE-2010-GhoshS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Power efficient voltage islanding for Systems-on-chip from a floorplanning perspective (<abbr title="Pavel Ghosh">PG</abbr>, <abbr title="Arunabha Sen">AS</abbr>), pp. 654–657.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LiSC.html">DATE-2010-LiSC</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Exploiting local logic structures to optimize multi-core SoC floorplanning (<abbr title="Cheng-Hong Li">CHL</abbr>, <abbr title="Sampada Sonalkar">SS</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), pp. 1291–1296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MogalB.html">DATE-2007-MogalB</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Microarchitecture floorplanning for sub-threshold leakage reduction (<abbr title="Hushrav Mogal">HM</abbr>, <abbr title="Kia Bazargan">KB</abbr>), pp. 1238–1243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-HealyVEBLLL.html">DATE-2006-HealyVEBLLL</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Microarchitectural floorplanning under performance and thermal tradeoff (<abbr title="Michael B. Healy">MBH</abbr>, <abbr title="Mario Vittes">MV</abbr>, <abbr title="Mongkol Ekpanyapong">ME</abbr>, <abbr title="Chinnakrishnan S. Ballapuram">CSB</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>, <abbr title="Gabriel H. Loh">GHL</abbr>), pp. 1288–1293.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-WongL.html">DATE-2006-WongL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>3D floorplanning with thermal vias (<abbr title="Eric Wong">EW</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 878–883.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-Auletta.html">DATE-DF-2004-Auletta</a></dt><dd>Expert System Perimeter Block Placement Floorplanning (<abbr title="Richard Auletta">RA</abbr>), pp. 140–143.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BrandtnerW.html">DATE-v1-2004-BrandtnerW</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SubCALM: A Program for Hierarchical Substrate Coupling Simulation on Floorplan Level (<abbr title="Thomas Brandtner">TB</abbr>, <abbr title="Robert Weigel">RW</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-HsiehH.html">DATE-v2-2004-HsiehH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>A New Effective Congestion Model in Floorplan Design (<abbr title="Yi-Lin Hsieh">YLH</abbr>, <abbr title="Tsai-Ming Hsieh">TMH</abbr>), pp. 1204–1209.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LaiYC.html">DATE-2003-LaiYC</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A New and Efficient Congestion Evaluation Model in Floorplanning: Wire Density Control with Twin Binary Trees (<abbr title="Steve T. W. Lai">STWL</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>, <abbr title="Chris C. N. Chu">CCNC</abbr>), pp. 10856–10861.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-ChuY.html">DATE-2002-ChuY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Non-Rectangular Shaping and Sizing of Soft Modules in Floorplan Design (<abbr title="Chris C. N. Chu">CCNC</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>), p. 1101.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LeeLFCH.html">DATE-2002-LeeLFCH</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>A New Formulation for SOC Floorplan Area Minimization Problem (<abbr title="Chih-Hung Lee">CHL</abbr>, <abbr title="Yu-Chung Lin">YCL</abbr>, <abbr title="Wen-Yu Fu">WYF</abbr>, <abbr title="Chung-Chiao Chang">CCC</abbr>, <abbr title="Tsai-Ming Hsieh">TMH</abbr>), p. 1100.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-WongSY.html">DATE-2002-WongSY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Congestion Estimation with Buffer Planning in Floorplan Design (<abbr title="Wai-Chiu Wong">WCW</abbr>, <abbr title="Chiu-Wing Sham">CWS</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-LaiW.html">DATE-2001-LaiW</a> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/slicing.html" title="slicing">#slicing</a></span></dt><dd>Slicing tree is a complete floorplan representation (<abbr title="Minghorng Lai">ML</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 228–232.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-He.html">STOC-1997-He</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Floorplans of Planar Graphs (<abbr title="Xin He">XH</abbr>), pp. 426–435.</dd> <div class="pagevis" style="width:9px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>