//Copyright (C)2014-2020 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.7.01Beta
//Created Time: Tue Jan 19 16:46:17 2021

module psram_memory_interface_top(
	clk,
	memory_clk,
	memory_clk_p,
	rst_n,
	pll_lock,
	wr_data,
	wr_en,
	addr,
	cmd,
	cmd_en,
	data_mask,
	burst_num,
	O_apsram_ck,
	O_apsram_cs_n,
	rd_data,
	rd_data_valid,
	init_calib,
	clk_out,
	cmd_rdy,
	IO_apsram_dq,
	IO_apsram_dqsm
);
input clk;
input memory_clk;
input memory_clk_p;
input rst_n;
input pll_lock;
input [31:0] wr_data;
input wr_en;
input [24:0] addr;
input cmd;
input cmd_en;
input [3:0] data_mask;
input [9:0] burst_num;
output [0:0] O_apsram_ck;
output [0:0] O_apsram_cs_n;
output [31:0] rd_data;
output rd_data_valid;
output init_calib;
output clk_out;
output cmd_rdy;
inout [7:0] IO_apsram_dq;
inout [0:0] IO_apsram_dqsm;
wire GND;
wire [7:0] IO_apsram_dq;
wire [0:0] IO_apsram_dqsm;
wire [0:0] O_apsram_ck;
wire [0:0] O_apsram_cs_n;
wire VCC;
wire [24:0] addr;
wire [24:0] addr_c;
wire [9:0] burst_num;
wire [9:0] burst_num_c;
wire clk;
wire clk_c;
wire clk_out;
wire clk_out_c;
wire cmd;
wire cmd_c;
wire cmd_en;
wire cmd_en_c;
wire cmd_rdy;
wire cmd_rdy_c;
wire [3:0] data_mask;
wire [3:0] data_mask_c;
wire init_calib;
wire init_calib_c;
wire memory_clk;
wire memory_clk_c;
wire memory_clk_p;
wire pll_lock;
wire pll_lock_c;
wire [31:0] rd_data;
wire [31:0] rd_data_c;
wire rd_data_valid;
wire rd_data_valid_c;
wire rst_n;
wire rst_n_c;
wire [31:0] wr_data;
wire [31:0] wr_data_c;
wire wr_en;
wire wr_en_c;
wire [3:0] \u_apsram_top/un3_data_mask_d ;
wire [31:0] \u_apsram_top/wr_data_d ;
wire [31:0] \u_apsram_top/rd_data_d0 ;
wire [15:0] \u_apsram_top/addr_d ;
wire [22:0] \u_apsram_top/init_dq ;
wire [9:0] \u_apsram_top/burst_num_d ;
wire [0:0] \u_apsram_top/calib ;
wire [0:0] \u_apsram_top/VALUE ;
wire [0:0] \u_apsram_top/SDTAP ;
wire [7:0] \u_apsram_top/dll_step ;
wire [0:0] \u_apsram_top/readd ;
wire [31:0] \u_apsram_top/rd_data_d ;
wire [31:0] \u_apsram_top/rd_data_d_3 ;
wire [2:0] \u_apsram_top/u_psram_init.read_calibration[0].wr_ptr ;
wire \u_apsram_top/clk_x2 ;
wire \u_apsram_top/rd_data_valid_d0 ;
wire \u_apsram_top/config_done ;
wire \u_apsram_top/init_cs ;
wire \u_apsram_top/dll_lock ;
wire \u_apsram_top/Tvcs_done ;
wire \u_apsram_top/cmd_calib ;
wire \u_apsram_top/wr_en_calib ;
wire \u_apsram_top/ready ;
wire \u_apsram_top/stop ;
wire \u_apsram_top/uddcntln ;
wire \u_apsram_top/dll_rsti ;
wire \u_apsram_top/ddr_rsti ;
wire \u_apsram_top/rd_data_valid_d ;
wire \u_apsram_top/u_psram_init.read_over ;
wire \u_apsram_top/u_psram_init.read_calibration[0].check_cnte ;
wire \u_apsram_top/cmd_en_d_i_m4 ;
wire \u_apsram_top/wr_en_d ;
wire \u_apsram_top/ddr_rsti_i ;
wire \u_apsram_top/pll_lock_i ;
wire \u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_31_4 ;
wire \u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_31_5 ;
wire \u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_15 ;
wire \u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_16 ;
wire \u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_17 ;
wire \u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_0_12 ;
wire \u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_0_18 ;
wire \u_apsram_top/m7_e_4 ;
wire \u_apsram_top/m7_e_5 ;
wire \u_apsram_top/m13_2 ;
wire \u_apsram_top/m13_3 ;
wire \u_apsram_top/m10_e ;
wire \u_apsram_top/N_6 ;
wire \u_apsram_top/G_22_0_a3_4 ;
wire \u_apsram_top/G_22_0_a3_5 ;
wire \u_apsram_top/G_22_0_a3_6 ;
wire \u_apsram_top/init_calib_fast ;
wire \u_apsram_top/init_calib_rep1 ;
wire \u_apsram_top/init_calib_rep2 ;
wire \u_apsram_top/G_22_0_a3_0_2 ;
wire \u_apsram_top/clk_outz ;
wire \u_apsram_top/N_847 ;
wire \u_apsram_top/N_848 ;
wire \u_apsram_top/N_849 ;
wire \u_apsram_top/N_850 ;
wire \u_apsram_top/N_851 ;
wire \u_apsram_top/N_852 ;
wire \u_apsram_top/N_853 ;
wire \u_apsram_top/N_854 ;
wire \u_apsram_top/N_855 ;
wire \u_apsram_top/N_856 ;
wire [8:0] \u_apsram_top/u_psram_wd/step ;
wire [8:0] \u_apsram_top/u_psram_wd/step_s ;
wire [7:0] \u_apsram_top/u_psram_wd/step_cry ;
wire [8:8] \u_apsram_top/u_psram_wd/step_s_0_COUT ;
wire [0:0] \u_apsram_top/u_psram_wd/wr_cs ;
wire [0:0] \u_apsram_top/u_psram_wd/in_dqs ;
wire [0:0] \u_apsram_top/u_psram_wd/o_dm ;
wire [0:0] \u_apsram_top/u_psram_wd/o_dmts ;
wire [0:0] \u_apsram_top/u_psram_wd/clk_out_d ;
wire [7:0] \u_apsram_top/u_psram_wd/DF_d ;
wire [7:0] \u_apsram_top/u_psram_wd/in_dq_p ;
wire [7:0] \u_apsram_top/u_psram_wd/in_dq ;
wire [7:0] \u_apsram_top/u_psram_wd/oser4_dq ;
wire [7:0] \u_apsram_top/u_psram_wd/oser4_dqts ;
wire [0:0] \u_apsram_top/u_psram_wd/clk_out ;
wire \u_apsram_top/u_psram_wd/dll_lock_d ;
wire \u_apsram_top/u_psram_wd/dll_lock_d0 ;
wire \u_apsram_top/u_psram_wd/step_scalar ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_7 ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_8_0_SUM ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_6 ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_7_0_SUM ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_5 ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_6_0_SUM ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_4 ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_5_0_SUM ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_3 ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_4_0_SUM ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_2 ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_3_0_SUM ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_1 ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_2_0_SUM ;
wire \u_apsram_top/u_psram_wd/un1_step_cry_1_0_SUM ;
wire \u_apsram_top/u_psram_wd/un1_iodelay ;
wire [4:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss ;
wire [4:4] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3 ;
wire [2:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt ;
wire [10:1] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state ;
wire [1:1] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_3_i_0_o2 ;
wire [1:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt ;
wire [15:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d ;
wire [31:16] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 ;
wire [31:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO ;
wire [31:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 ;
wire [10:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns ;
wire [10:10] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_o2 ;
wire [31:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg ;
wire [1:1] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_i_i_a2 ;
wire [4:4] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_a2_0_0 ;
wire [1:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 ;
wire [9:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d ;
wire [9:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 ;
wire [31:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d ;
wire [31:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 ;
wire [9:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt ;
wire [0:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_0 ;
wire [8:1] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO ;
wire [9:9] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_qxu ;
wire [9:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s ;
wire [31:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq ;
wire [4:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid ;
wire [3:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z ;
wire [8:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry ;
wire [9:9] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s_0_COUT ;
wire [3:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_c3 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_232_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_231_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_230_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_229_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_228_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_227_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_226_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_225_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_224_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_239 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_106_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_4 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_5 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done6 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done5 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_100_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_235 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_104_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_86_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_93_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_0_a2_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_234_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_116_i_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_259_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_86_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_120_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_4 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_d ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cs_dd0_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_mux_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_mux_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_147_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_ac0_1_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_2 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_4 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d5_i_a2_i_o2 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc3 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_5_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_0_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_2_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7_RNO ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_8_N_3L3 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_RNO ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_N_3L3_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_2 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_1_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cs_dd3_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_98_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_102_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_233_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc2 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_8 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_s_9_0_COUT ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_7 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_6 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_5 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_4 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_3 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_2 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_u_ck_gen ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_Q1 ;
wire [3:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin ;
wire [0:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_i ;
wire [3:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin ;
wire [3:0] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next ;
wire [3:1] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc ;
wire [1:1] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4 ;
wire [35:32] \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_DO_Z ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_3 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_2 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_NE_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_c3 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_i ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/un1_WrEn ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_c2 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_c1 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_0 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Q_r26 ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty ;
wire \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_wenp ;
wire [18:0] \u_apsram_top/u_psram_init/c_state ;
wire [0:0] \u_apsram_top/u_psram_init/calib_done ;
wire [0:0] \u_apsram_top/u_psram_init/calib_done_i ;
wire [24:0] \u_apsram_top/u_psram_init/id_reg_4_0_0_m2 ;
wire [8:0] \u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 ;
wire [26:0] \u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 ;
wire [31:0] \u_apsram_top/u_psram_init/id_reg_4 ;
wire [31:31] \u_apsram_top/u_psram_init/id_reg_4_0_0_a2 ;
wire [7:3] \u_apsram_top/u_psram_init/add_cnt0 ;
wire [7:0] \u_apsram_top/u_psram_init/add_cnt0_3 ;
wire [2:0] \u_apsram_top/u_psram_init/waite_cnt ;
wire [1:1] \u_apsram_top/u_psram_init/waite_cnt_3_i_1 ;
wire [0:0] \u_apsram_top/u_psram_init/waite_cnt_3_0 ;
wire [0:0] \u_apsram_top/u_psram_init/waite_cnt_3 ;
wire [31:0] \u_apsram_top/u_psram_init/id_reg ;
wire [5:0] \u_apsram_top/u_psram_init/timer_cnt0 ;
wire [1:0] \u_apsram_top/u_psram_init/MR_cnt ;
wire [5:5] \u_apsram_top/u_psram_init/c_state_ns_a4_0_1_0 ;
wire [5:5] \u_apsram_top/u_psram_init/c_state_ns_a4_0_2_0 ;
wire [16:1] \u_apsram_top/u_psram_init/c_state_ns ;
wire [4:0] \u_apsram_top/u_psram_init/phase_cnt ;
wire [2:2] \u_apsram_top/u_psram_init/wr_ptr_3 ;
wire [1:0] \u_apsram_top/u_psram_init/ready_d ;
wire [0:0] \u_apsram_top/u_psram_init/waite_cnt_3_0_0_tz ;
wire [22:9] \u_apsram_top/u_psram_init/init_dq_5 ;
wire [12:12] \u_apsram_top/u_psram_init/c_state_ns_0 ;
wire [0:0] \u_apsram_top/u_psram_init/adjust_over ;
wire [5:0] \u_apsram_top/u_psram_init/check_cnt ;
wire [1:0] \u_apsram_top/u_psram_init/GRST_cnt ;
wire [1:0] \u_apsram_top/u_psram_init/GRST_cnt_3 ;
wire [0:0] \u_apsram_top/u_psram_init/VALUE_4_0_0 ;
wire [2:1] \u_apsram_top/u_psram_init/add_cnt ;
wire [0:0] \u_apsram_top/u_psram_init/add_cnt_5 ;
wire [5:5] \u_apsram_top/u_psram_init/c_state_ns_a4_0_2 ;
wire [7:0] \u_apsram_top/u_psram_init/tRST_cnt ;
wire [5:0] \u_apsram_top/u_psram_init/timer_cnt1 ;
wire [0:0] \u_apsram_top/u_psram_init/waite_cnt_3_0_0_tz_0 ;
wire [0:0] \u_apsram_top/u_psram_init/delay_wait_over ;
wire [2:2] \u_apsram_top/u_psram_init/SUM_1 ;
wire [8:0] \u_apsram_top/u_psram_init/read_cnt ;
wire [15:0] \u_apsram_top/u_psram_init/tvcs_cnt ;
wire [4:0] \u_apsram_top/u_psram_init/times_reg ;
wire [3:0] \u_apsram_top/u_psram_init/wr_data_calib ;
wire [0:0] \u_apsram_top/u_psram_init/burst_num_calib ;
wire [1:1] \u_apsram_top/u_psram_init/add_cnt_RNO ;
wire [31:31] \u_apsram_top/u_psram_init/un4_id_reg ;
wire [4:0] \u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO ;
wire [5:5] \u_apsram_top/u_psram_init/timer_cnt1_qxu ;
wire [7:0] \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO ;
wire [8:8] \u_apsram_top/u_psram_init/read_cnt_qxu ;
wire [0:0] \u_apsram_top/u_psram_init/check_cnt_cry_0_RNO_0 ;
wire [4:1] \u_apsram_top/u_psram_init/check_cnt_cry_0_RNO ;
wire [5:5] \u_apsram_top/u_psram_init/check_cnt_qxu ;
wire [4:0] \u_apsram_top/u_psram_init/phase_cnt_s ;
wire [5:0] \u_apsram_top/u_psram_init/timer_cnt1_s ;
wire [5:0] \u_apsram_top/u_psram_init/timer_cnt0_s ;
wire [8:0] \u_apsram_top/u_psram_init/read_cnt_s ;
wire [7:0] \u_apsram_top/u_psram_init/tRST_cnt_s ;
wire [4:0] \u_apsram_top/u_psram_init/times_reg_s ;
wire [5:0] \u_apsram_top/u_psram_init/check_cnt_s ;
wire [15:0] \u_apsram_top/u_psram_init/tvcs_cnt_s ;
wire [14:0] \u_apsram_top/u_psram_init/tvcs_cnt_cry ;
wire [15:15] \u_apsram_top/u_psram_init/tvcs_cnt_s_0_COUT ;
wire [4:0] \u_apsram_top/u_psram_init/check_cnt_cry ;
wire [5:5] \u_apsram_top/u_psram_init/check_cnt_s_0_COUT ;
wire [3:0] \u_apsram_top/u_psram_init/times_reg_cry ;
wire [4:4] \u_apsram_top/u_psram_init/times_reg_s_0_COUT ;
wire [6:0] \u_apsram_top/u_psram_init/tRST_cnt_cry ;
wire [7:7] \u_apsram_top/u_psram_init/tRST_cnt_s_0_COUT ;
wire [7:0] \u_apsram_top/u_psram_init/read_cnt_cry ;
wire [8:8] \u_apsram_top/u_psram_init/read_cnt_s_0_COUT ;
wire [4:0] \u_apsram_top/u_psram_init/timer_cnt0_cry ;
wire [5:5] \u_apsram_top/u_psram_init/timer_cnt0_s_0_COUT ;
wire [4:0] \u_apsram_top/u_psram_init/timer_cnt1_cry ;
wire [5:5] \u_apsram_top/u_psram_init/timer_cnt1_s_0_COUT ;
wire [3:0] \u_apsram_top/u_psram_init/phase_cnt_cry ;
wire [4:4] \u_apsram_top/u_psram_init/phase_cnt_s_0_COUT ;
wire \u_apsram_top/u_psram_init/read_cnt_scalar ;
wire \u_apsram_top/u_psram_init/read_over_i ;
wire \u_apsram_top/u_psram_init/N_69 ;
wire \u_apsram_top/u_psram_init/N_82 ;
wire \u_apsram_top/u_psram_init/N_96 ;
wire \u_apsram_top/u_psram_init/N_97 ;
wire \u_apsram_top/u_psram_init/N_98 ;
wire \u_apsram_top/u_psram_init/N_99 ;
wire \u_apsram_top/u_psram_init/N_100 ;
wire \u_apsram_top/u_psram_init/N_101 ;
wire \u_apsram_top/u_psram_init/add_cnt0_3_c5 ;
wire \u_apsram_top/u_psram_init/N_310 ;
wire \u_apsram_top/u_psram_init/id_reg43_1 ;
wire \u_apsram_top/u_psram_init/check_cnt_scalar ;
wire \u_apsram_top/u_psram_init/N_170_i ;
wire \u_apsram_top/u_psram_init/N_13_i ;
wire \u_apsram_top/u_psram_init/N_212 ;
wire \u_apsram_top/u_psram_init/cmd_en_calib ;
wire \u_apsram_top/u_psram_init/N_208_i ;
wire \u_apsram_top/u_psram_init/waite_cnt8 ;
wire \u_apsram_top/u_psram_init/N_184_i ;
wire \u_apsram_top/u_psram_init/N_197 ;
wire \u_apsram_top/u_psram_init/N_254 ;
wire \u_apsram_top/u_psram_init/N_149_i ;
wire \u_apsram_top/u_psram_init/N_187 ;
wire \u_apsram_top/u_psram_init/N_196 ;
wire \u_apsram_top/u_psram_init/N_186_i ;
wire \u_apsram_top/u_psram_init/N_211 ;
wire \u_apsram_top/u_psram_init/N_214 ;
wire \u_apsram_top/u_psram_init/N_209_i ;
wire \u_apsram_top/u_psram_init/add_cnt06_0 ;
wire \u_apsram_top/u_psram_init/add_cnt06_NE ;
wire \u_apsram_top/u_psram_init/N_197_0 ;
wire \u_apsram_top/u_psram_init/N_200 ;
wire \u_apsram_top/u_psram_init/N_425 ;
wire \u_apsram_top/u_psram_init/cmd13_i ;
wire \u_apsram_top/u_psram_init/add_cnt06_NE_0 ;
wire \u_apsram_top/u_psram_init/add_cnt06_NE_1 ;
wire \u_apsram_top/u_psram_init/add_cnt06_NE_2 ;
wire \u_apsram_top/u_psram_init/add_cnt06_NE_3 ;
wire \u_apsram_top/u_psram_init/add_cnt06_NE_i ;
wire \u_apsram_top/u_psram_init/N_193_i ;
wire \u_apsram_top/u_psram_init/N_190 ;
wire \u_apsram_top/u_psram_init/N_195 ;
wire \u_apsram_top/u_psram_init/N_181_i ;
wire \u_apsram_top/u_psram_init/N_191 ;
wire \u_apsram_top/u_psram_init/N_146_i ;
wire \u_apsram_top/u_psram_init/N_192 ;
wire \u_apsram_top/u_psram_init/delay_wait_over4 ;
wire \u_apsram_top/u_psram_init/cmd_en_2 ;
wire \u_apsram_top/u_psram_init/cmd10 ;
wire \u_apsram_top/u_psram_init/cmd12 ;
wire \u_apsram_top/u_psram_init/Tvcs_done2 ;
wire \u_apsram_top/u_psram_init/tvcs_cnt8 ;
wire \u_apsram_top/u_psram_init/N_188 ;
wire \u_apsram_top/u_psram_init/cmd9 ;
wire \u_apsram_top/u_psram_init/un1_cmd9_2_i_a3_2 ;
wire \u_apsram_top/u_psram_init/un1_cmd9_2_i_0 ;
wire \u_apsram_top/u_psram_init/un1_cmd9_6 ;
wire \u_apsram_top/u_psram_init/un1_timer_cnt0_6 ;
wire \u_apsram_top/u_psram_init/n_state_0_sqmuxa ;
wire \u_apsram_top/u_psram_init/write_done ;
wire \u_apsram_top/u_psram_init/timer_cnt07_1 ;
wire \u_apsram_top/u_psram_init/timer_cnt0_scalar ;
wire \u_apsram_top/u_psram_init/Tvcs_done2_8 ;
wire \u_apsram_top/u_psram_init/Tvcs_done2_9 ;
wire \u_apsram_top/u_psram_init/Tvcs_done2_10 ;
wire \u_apsram_top/u_psram_init/Tvcs_done2_11 ;
wire \u_apsram_top/u_psram_init/N_228 ;
wire \u_apsram_top/u_psram_init/id_reg44_i_0_a2_5 ;
wire \u_apsram_top/u_psram_init/id_reg44_i_0_a2_6 ;
wire \u_apsram_top/u_psram_init/calib_done4_1 ;
wire \u_apsram_top/u_psram_init/check_cnt_3 ;
wire \u_apsram_top/u_psram_init/calib_done4 ;
wire \u_apsram_top/u_psram_init/N_233_i ;
wire \u_apsram_top/u_psram_init/rd_data_valid_d_0 ;
wire \u_apsram_top/u_psram_init/read_cnte ;
wire \u_apsram_top/u_psram_init/N_229 ;
wire \u_apsram_top/u_psram_init/phase_over ;
wire \u_apsram_top/u_psram_init/CO0_3_m_0 ;
wire \u_apsram_top/u_psram_init/CO0_3 ;
wire \u_apsram_top/u_psram_init/un1_timer_cnt1_2_3 ;
wire \u_apsram_top/u_psram_init/timer_cnt07 ;
wire \u_apsram_top/u_psram_init/check_cntlde_11_0_a4_10 ;
wire \u_apsram_top/u_psram_init/check_cntlde_11_0_a4_3 ;
wire \u_apsram_top/u_psram_init/check_cntlde_11_0_a4_12 ;
wire \u_apsram_top/u_psram_init/check_cntlde_11_0_a4_7 ;
wire \u_apsram_top/u_psram_init/check_cntlde_11_0_a4_14 ;
wire \u_apsram_top/u_psram_init/N_164_i ;
wire \u_apsram_top/u_psram_init/N_159_i ;
wire \u_apsram_top/u_psram_init/N_210_i ;
wire \u_apsram_top/u_psram_init/add_cnt06_1 ;
wire \u_apsram_top/u_psram_init/add_cnt06_2 ;
wire \u_apsram_top/u_psram_init/read_m2_0_a2_3_1_0 ;
wire \u_apsram_top/u_psram_init/un1_read_cnt_1_5 ;
wire \u_apsram_top/u_psram_init/timer_cnt1e ;
wire \u_apsram_top/u_psram_init/N_10 ;
wire \u_apsram_top/u_psram_init/un1_c_state_4_0_0 ;
wire \u_apsram_top/u_psram_init/read_m2_0_a2_3_1 ;
wire \u_apsram_top/u_psram_init/un1_read_cnt_2_1 ;
wire \u_apsram_top/u_psram_init/un1_read_cnt_2 ;
wire \u_apsram_top/u_psram_init/N_179_i ;
wire \u_apsram_top/u_psram_init/un1_c_state_4_0 ;
wire \u_apsram_top/u_psram_init/un1_cmd9_4_2_0_o2 ;
wire \u_apsram_top/u_psram_init/i1_i ;
wire [5:2] \u_apsram_top/u_psram_sync/cs_memsync ;
wire [1:0] \u_apsram_top/u_psram_sync/flag ;
wire [0:0] \u_apsram_top/u_psram_sync/ns_memsync_i_0_0 ;
wire [2:2] \u_apsram_top/u_psram_sync/ns_memsync_i_0_1 ;
wire [2:2] \u_apsram_top/u_psram_sync/ns_memsync_i_0_o3_0_0 ;
wire [2:2] \u_apsram_top/u_psram_sync/count_3_i_0 ;
wire [2:1] \u_apsram_top/u_psram_sync/count ;
wire [5:4] \u_apsram_top/u_psram_sync/ns_memsync ;
wire [15:0] \u_apsram_top/u_psram_sync/lock_cnt ;
wire [0:0] \u_apsram_top/u_psram_sync/lock_syn_2 ;
wire [1:1] \u_apsram_top/u_psram_sync/flag_ns ;
wire [2:2] \u_apsram_top/u_psram_sync/count_3_i_a3_0_x ;
wire [14:0] \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO ;
wire [15:15] \u_apsram_top/u_psram_sync/lock_cnt_qxu ;
wire [15:0] \u_apsram_top/u_psram_sync/lock_cnt_s ;
wire [0:0] \u_apsram_top/u_psram_sync/lock_syn ;
wire [14:0] \u_apsram_top/u_psram_sync/lock_cnt_cry ;
wire [15:15] \u_apsram_top/u_psram_sync/lock_cnt_s_0_COUT ;
wire \u_apsram_top/u_psram_sync/rst_n_i ;
wire \u_apsram_top/u_psram_sync/N_29 ;
wire \u_apsram_top/u_psram_sync/N_15_i ;
wire \u_apsram_top/u_psram_sync/N_30 ;
wire \u_apsram_top/u_psram_sync/N_35 ;
wire \u_apsram_top/u_psram_sync/N_63_i ;
wire \u_apsram_top/u_psram_sync/N_65_i ;
wire \u_apsram_top/u_psram_sync/N_44 ;
wire \u_apsram_top/u_psram_sync/N_67_i ;
wire \u_apsram_top/u_psram_sync/N_75 ;
wire \u_apsram_top/u_psram_sync/N_21_i ;
wire \u_apsram_top/u_psram_sync/N_78 ;
wire \u_apsram_top/u_psram_sync/CO0 ;
wire \u_apsram_top/u_psram_sync/N_23_i ;
wire \u_apsram_top/u_psram_sync/N_64 ;
wire \u_apsram_top/u_psram_sync/N_41 ;
wire \u_apsram_top/u_psram_sync/N_62 ;
wire \u_apsram_top/u_psram_sync/N_107 ;
wire \u_apsram_top/u_psram_sync/lock_d24_8 ;
wire \u_apsram_top/u_psram_sync/lock_d24_9 ;
wire \u_apsram_top/u_psram_sync/lock_d24_10 ;
wire \u_apsram_top/u_psram_sync/lock_d24_11 ;
wire \u_apsram_top/u_psram_sync/lock_d24 ;
wire \u_apsram_top/u_psram_sync/N_31 ;
wire \u_apsram_top/u_psram_sync/N_72 ;
wire \u_apsram_top/u_psram_sync/N_39 ;
wire \u_apsram_top/u_psram_sync/N_73 ;
wire \u_apsram_top/u_psram_sync/N_79 ;
wire \u_apsram_top/u_psram_sync/N_40 ;
wire \u_apsram_top/u_psram_sync/lock_d2 ;
wire \u_apsram_top/u_psram_sync/lock_cnt_scalar ;
wire \u_apsram_top/u_psram_sync/lock_cnte ;
wire \u_apsram_top/u_psram_sync/m17_i_1 ;
wire \u_apsram_top/u_psram_sync/N_19 ;
wire \u_apsram_top/u_psram_sync/N_16_0 ;
wire \u_apsram_top/u_psram_sync/N_25 ;
wire \u_apsram_top/u_psram_sync/N_32 ;
wire \u_apsram_top/u_psram_sync/N_33 ;
wire \u_apsram_top/u_psram_sync/N_23_i_0 ;
wire \u_apsram_top/u_psram_sync/g0_9_a4_0_0 ;
wire \u_apsram_top/u_psram_sync/g0_9_a4_1_4 ;
wire \u_apsram_top/u_psram_sync/g0_9_a4_1_1 ;
wire \u_apsram_top/u_psram_sync/g0_2_1 ;
wire \u_apsram_top/u_psram_sync/N_16 ;
wire \u_apsram_top/u_psram_sync/N_106_i ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
IBUF clk_ibuf (
	.I(clk),
	.O(clk_c)
);
IBUF memory_clk_ibuf (
	.I(memory_clk),
	.O(memory_clk_c)
);
IBUF rst_n_ibuf (
	.I(rst_n),
	.O(rst_n_c)
);
IBUF pll_lock_ibuf (
	.I(pll_lock),
	.O(pll_lock_c)
);
IBUF \wr_data_ibuf[0]  (
	.I(wr_data[0]),
	.O(wr_data_c[0])
);
IBUF \wr_data_ibuf[1]  (
	.I(wr_data[1]),
	.O(wr_data_c[1])
);
IBUF \wr_data_ibuf[2]  (
	.I(wr_data[2]),
	.O(wr_data_c[2])
);
IBUF \wr_data_ibuf[3]  (
	.I(wr_data[3]),
	.O(wr_data_c[3])
);
IBUF \wr_data_ibuf[4]  (
	.I(wr_data[4]),
	.O(wr_data_c[4])
);
IBUF \wr_data_ibuf[5]  (
	.I(wr_data[5]),
	.O(wr_data_c[5])
);
IBUF \wr_data_ibuf[6]  (
	.I(wr_data[6]),
	.O(wr_data_c[6])
);
IBUF \wr_data_ibuf[7]  (
	.I(wr_data[7]),
	.O(wr_data_c[7])
);
IBUF \wr_data_ibuf[8]  (
	.I(wr_data[8]),
	.O(wr_data_c[8])
);
IBUF \wr_data_ibuf[9]  (
	.I(wr_data[9]),
	.O(wr_data_c[9])
);
IBUF \wr_data_ibuf[10]  (
	.I(wr_data[10]),
	.O(wr_data_c[10])
);
IBUF \wr_data_ibuf[11]  (
	.I(wr_data[11]),
	.O(wr_data_c[11])
);
IBUF \wr_data_ibuf[12]  (
	.I(wr_data[12]),
	.O(wr_data_c[12])
);
IBUF \wr_data_ibuf[13]  (
	.I(wr_data[13]),
	.O(wr_data_c[13])
);
IBUF \wr_data_ibuf[14]  (
	.I(wr_data[14]),
	.O(wr_data_c[14])
);
IBUF \wr_data_ibuf[15]  (
	.I(wr_data[15]),
	.O(wr_data_c[15])
);
IBUF \wr_data_ibuf[16]  (
	.I(wr_data[16]),
	.O(wr_data_c[16])
);
IBUF \wr_data_ibuf[17]  (
	.I(wr_data[17]),
	.O(wr_data_c[17])
);
IBUF \wr_data_ibuf[18]  (
	.I(wr_data[18]),
	.O(wr_data_c[18])
);
IBUF \wr_data_ibuf[19]  (
	.I(wr_data[19]),
	.O(wr_data_c[19])
);
IBUF \wr_data_ibuf[20]  (
	.I(wr_data[20]),
	.O(wr_data_c[20])
);
IBUF \wr_data_ibuf[21]  (
	.I(wr_data[21]),
	.O(wr_data_c[21])
);
IBUF \wr_data_ibuf[22]  (
	.I(wr_data[22]),
	.O(wr_data_c[22])
);
IBUF \wr_data_ibuf[23]  (
	.I(wr_data[23]),
	.O(wr_data_c[23])
);
IBUF \wr_data_ibuf[24]  (
	.I(wr_data[24]),
	.O(wr_data_c[24])
);
IBUF \wr_data_ibuf[25]  (
	.I(wr_data[25]),
	.O(wr_data_c[25])
);
IBUF \wr_data_ibuf[26]  (
	.I(wr_data[26]),
	.O(wr_data_c[26])
);
IBUF \wr_data_ibuf[27]  (
	.I(wr_data[27]),
	.O(wr_data_c[27])
);
IBUF \wr_data_ibuf[28]  (
	.I(wr_data[28]),
	.O(wr_data_c[28])
);
IBUF \wr_data_ibuf[29]  (
	.I(wr_data[29]),
	.O(wr_data_c[29])
);
IBUF \wr_data_ibuf[30]  (
	.I(wr_data[30]),
	.O(wr_data_c[30])
);
IBUF \wr_data_ibuf[31]  (
	.I(wr_data[31]),
	.O(wr_data_c[31])
);
IBUF wr_en_ibuf (
	.I(wr_en),
	.O(wr_en_c)
);
IBUF \addr_ibuf[0]  (
	.I(addr[0]),
	.O(addr_c[0])
);
IBUF \addr_ibuf[1]  (
	.I(addr[1]),
	.O(addr_c[1])
);
IBUF \addr_ibuf[2]  (
	.I(addr[2]),
	.O(addr_c[2])
);
IBUF \addr_ibuf[3]  (
	.I(addr[3]),
	.O(addr_c[3])
);
IBUF \addr_ibuf[4]  (
	.I(addr[4]),
	.O(addr_c[4])
);
IBUF \addr_ibuf[5]  (
	.I(addr[5]),
	.O(addr_c[5])
);
IBUF \addr_ibuf[6]  (
	.I(addr[6]),
	.O(addr_c[6])
);
IBUF \addr_ibuf[7]  (
	.I(addr[7]),
	.O(addr_c[7])
);
IBUF \addr_ibuf[8]  (
	.I(addr[8]),
	.O(addr_c[8])
);
IBUF \addr_ibuf[9]  (
	.I(addr[9]),
	.O(addr_c[9])
);
IBUF \addr_ibuf[10]  (
	.I(addr[10]),
	.O(addr_c[10])
);
IBUF \addr_ibuf[11]  (
	.I(addr[11]),
	.O(addr_c[11])
);
IBUF \addr_ibuf[12]  (
	.I(addr[12]),
	.O(addr_c[12])
);
IBUF \addr_ibuf[13]  (
	.I(addr[13]),
	.O(addr_c[13])
);
IBUF \addr_ibuf[14]  (
	.I(addr[14]),
	.O(addr_c[14])
);
IBUF \addr_ibuf[15]  (
	.I(addr[15]),
	.O(addr_c[15])
);
IBUF \addr_ibuf[16]  (
	.I(addr[16]),
	.O(addr_c[16])
);
IBUF \addr_ibuf[17]  (
	.I(addr[17]),
	.O(addr_c[17])
);
IBUF \addr_ibuf[18]  (
	.I(addr[18]),
	.O(addr_c[18])
);
IBUF \addr_ibuf[19]  (
	.I(addr[19]),
	.O(addr_c[19])
);
IBUF \addr_ibuf[20]  (
	.I(addr[20]),
	.O(addr_c[20])
);
IBUF \addr_ibuf[21]  (
	.I(addr[21]),
	.O(addr_c[21])
);
IBUF \addr_ibuf[22]  (
	.I(addr[22]),
	.O(addr_c[22])
);
IBUF \addr_ibuf[23]  (
	.I(addr[23]),
	.O(addr_c[23])
);
IBUF \addr_ibuf[24]  (
	.I(addr[24]),
	.O(addr_c[24])
);
IBUF cmd_ibuf (
	.I(cmd),
	.O(cmd_c)
);
IBUF cmd_en_ibuf (
	.I(cmd_en),
	.O(cmd_en_c)
);
IBUF \data_mask_ibuf[0]  (
	.I(data_mask[0]),
	.O(data_mask_c[0])
);
IBUF \data_mask_ibuf[1]  (
	.I(data_mask[1]),
	.O(data_mask_c[1])
);
IBUF \data_mask_ibuf[2]  (
	.I(data_mask[2]),
	.O(data_mask_c[2])
);
IBUF \data_mask_ibuf[3]  (
	.I(data_mask[3]),
	.O(data_mask_c[3])
);
IBUF \burst_num_ibuf[0]  (
	.I(burst_num[0]),
	.O(burst_num_c[0])
);
IBUF \burst_num_ibuf[1]  (
	.I(burst_num[1]),
	.O(burst_num_c[1])
);
IBUF \burst_num_ibuf[2]  (
	.I(burst_num[2]),
	.O(burst_num_c[2])
);
IBUF \burst_num_ibuf[3]  (
	.I(burst_num[3]),
	.O(burst_num_c[3])
);
IBUF \burst_num_ibuf[4]  (
	.I(burst_num[4]),
	.O(burst_num_c[4])
);
IBUF \burst_num_ibuf[5]  (
	.I(burst_num[5]),
	.O(burst_num_c[5])
);
IBUF \burst_num_ibuf[6]  (
	.I(burst_num[6]),
	.O(burst_num_c[6])
);
IBUF \burst_num_ibuf[7]  (
	.I(burst_num[7]),
	.O(burst_num_c[7])
);
IBUF \burst_num_ibuf[8]  (
	.I(burst_num[8]),
	.O(burst_num_c[8])
);
IBUF \burst_num_ibuf[9]  (
	.I(burst_num[9]),
	.O(burst_num_c[9])
);
OBUF \rd_data_obuf[0]  (
	.I(rd_data_c[0]),
	.O(rd_data[0])
);
OBUF \rd_data_obuf[1]  (
	.I(rd_data_c[1]),
	.O(rd_data[1])
);
OBUF \rd_data_obuf[2]  (
	.I(rd_data_c[2]),
	.O(rd_data[2])
);
OBUF \rd_data_obuf[3]  (
	.I(rd_data_c[3]),
	.O(rd_data[3])
);
OBUF \rd_data_obuf[4]  (
	.I(rd_data_c[4]),
	.O(rd_data[4])
);
OBUF \rd_data_obuf[5]  (
	.I(rd_data_c[5]),
	.O(rd_data[5])
);
OBUF \rd_data_obuf[6]  (
	.I(rd_data_c[6]),
	.O(rd_data[6])
);
OBUF \rd_data_obuf[7]  (
	.I(rd_data_c[7]),
	.O(rd_data[7])
);
OBUF \rd_data_obuf[8]  (
	.I(rd_data_c[8]),
	.O(rd_data[8])
);
OBUF \rd_data_obuf[9]  (
	.I(rd_data_c[9]),
	.O(rd_data[9])
);
OBUF \rd_data_obuf[10]  (
	.I(rd_data_c[10]),
	.O(rd_data[10])
);
OBUF \rd_data_obuf[11]  (
	.I(rd_data_c[11]),
	.O(rd_data[11])
);
OBUF \rd_data_obuf[12]  (
	.I(rd_data_c[12]),
	.O(rd_data[12])
);
OBUF \rd_data_obuf[13]  (
	.I(rd_data_c[13]),
	.O(rd_data[13])
);
OBUF \rd_data_obuf[14]  (
	.I(rd_data_c[14]),
	.O(rd_data[14])
);
OBUF \rd_data_obuf[15]  (
	.I(rd_data_c[15]),
	.O(rd_data[15])
);
OBUF \rd_data_obuf[16]  (
	.I(rd_data_c[16]),
	.O(rd_data[16])
);
OBUF \rd_data_obuf[17]  (
	.I(rd_data_c[17]),
	.O(rd_data[17])
);
OBUF \rd_data_obuf[18]  (
	.I(rd_data_c[18]),
	.O(rd_data[18])
);
OBUF \rd_data_obuf[19]  (
	.I(rd_data_c[19]),
	.O(rd_data[19])
);
OBUF \rd_data_obuf[20]  (
	.I(rd_data_c[20]),
	.O(rd_data[20])
);
OBUF \rd_data_obuf[21]  (
	.I(rd_data_c[21]),
	.O(rd_data[21])
);
OBUF \rd_data_obuf[22]  (
	.I(rd_data_c[22]),
	.O(rd_data[22])
);
OBUF \rd_data_obuf[23]  (
	.I(rd_data_c[23]),
	.O(rd_data[23])
);
OBUF \rd_data_obuf[24]  (
	.I(rd_data_c[24]),
	.O(rd_data[24])
);
OBUF \rd_data_obuf[25]  (
	.I(rd_data_c[25]),
	.O(rd_data[25])
);
OBUF \rd_data_obuf[26]  (
	.I(rd_data_c[26]),
	.O(rd_data[26])
);
OBUF \rd_data_obuf[27]  (
	.I(rd_data_c[27]),
	.O(rd_data[27])
);
OBUF \rd_data_obuf[28]  (
	.I(rd_data_c[28]),
	.O(rd_data[28])
);
OBUF \rd_data_obuf[29]  (
	.I(rd_data_c[29]),
	.O(rd_data[29])
);
OBUF \rd_data_obuf[30]  (
	.I(rd_data_c[30]),
	.O(rd_data[30])
);
OBUF \rd_data_obuf[31]  (
	.I(rd_data_c[31]),
	.O(rd_data[31])
);
OBUF rd_data_valid_obuf (
	.I(rd_data_valid_c),
	.O(rd_data_valid)
);
OBUF init_calib_obuf (
	.I(init_calib_c),
	.O(init_calib)
);
OBUF clk_out_obuf (
	.I(\u_apsram_top/clk_outz ),
	.O(clk_out)
);
OBUF cmd_rdy_obuf (
	.I(cmd_rdy_c),
	.O(cmd_rdy)
);
OBUF \u_apsram_top/u_psram_wd/cs_iobuf_gen[0].cs_obuf  (
	.I(\u_apsram_top/u_psram_wd/wr_cs [0]),
	.O(O_apsram_cs_n[0])
);
IOBUF \u_apsram_top/u_psram_wd/dqsm_iobuf_gen[0].dqsm_iobuf  (
	.I(\u_apsram_top/u_psram_wd/o_dm [0]),
	.OEN(\u_apsram_top/u_psram_wd/o_dmts [0]),
	.IO(IO_apsram_dqsm[0]),
	.O(\u_apsram_top/u_psram_wd/in_dqs [0])
);
OBUF \u_apsram_top/u_psram_wd/ck_obuf_gen[0].u_clk_gen0  (
	.I(\u_apsram_top/u_psram_wd/clk_out_d [0]),
	.O(O_apsram_ck[0])
);
IOBUF \u_apsram_top/u_psram_wd/dq_iobuf_gen[4].dq_iobuf  (
	.I(\u_apsram_top/u_psram_wd/oser4_dq [4]),
	.OEN(\u_apsram_top/u_psram_wd/oser4_dqts [4]),
	.IO(IO_apsram_dq[4]),
	.O(\u_apsram_top/u_psram_wd/in_dq [4])
);
IOBUF \u_apsram_top/u_psram_wd/dq_iobuf_gen[2].dq_iobuf  (
	.I(\u_apsram_top/u_psram_wd/oser4_dq [2]),
	.OEN(\u_apsram_top/u_psram_wd/oser4_dqts [2]),
	.IO(IO_apsram_dq[2]),
	.O(\u_apsram_top/u_psram_wd/in_dq [2])
);
IOBUF \u_apsram_top/u_psram_wd/dq_iobuf_gen[1].dq_iobuf  (
	.I(\u_apsram_top/u_psram_wd/oser4_dq [1]),
	.OEN(\u_apsram_top/u_psram_wd/oser4_dqts [1]),
	.IO(IO_apsram_dq[1]),
	.O(\u_apsram_top/u_psram_wd/in_dq [1])
);
IOBUF \u_apsram_top/u_psram_wd/dq_iobuf_gen[7].dq_iobuf  (
	.I(\u_apsram_top/u_psram_wd/oser4_dq [7]),
	.OEN(\u_apsram_top/u_psram_wd/oser4_dqts [7]),
	.IO(IO_apsram_dq[7]),
	.O(\u_apsram_top/u_psram_wd/in_dq [7])
);
IOBUF \u_apsram_top/u_psram_wd/dq_iobuf_gen[5].dq_iobuf  (
	.I(\u_apsram_top/u_psram_wd/oser4_dq [5]),
	.OEN(\u_apsram_top/u_psram_wd/oser4_dqts [5]),
	.IO(IO_apsram_dq[5]),
	.O(\u_apsram_top/u_psram_wd/in_dq [5])
);
IOBUF \u_apsram_top/u_psram_wd/dq_iobuf_gen[0].dq_iobuf  (
	.I(\u_apsram_top/u_psram_wd/oser4_dq [0]),
	.OEN(\u_apsram_top/u_psram_wd/oser4_dqts [0]),
	.IO(IO_apsram_dq[0]),
	.O(\u_apsram_top/u_psram_wd/in_dq [0])
);
IOBUF \u_apsram_top/u_psram_wd/dq_iobuf_gen[6].dq_iobuf  (
	.I(\u_apsram_top/u_psram_wd/oser4_dq [6]),
	.OEN(\u_apsram_top/u_psram_wd/oser4_dqts [6]),
	.IO(IO_apsram_dq[6]),
	.O(\u_apsram_top/u_psram_wd/in_dq [6])
);
IOBUF \u_apsram_top/u_psram_wd/dq_iobuf_gen[3].dq_iobuf  (
	.I(\u_apsram_top/u_psram_wd/oser4_dq [3]),
	.OEN(\u_apsram_top/u_psram_wd/oser4_dqts [3]),
	.IO(IO_apsram_dq[3]),
	.O(\u_apsram_top/u_psram_wd/in_dq [3])
);
INV \u_apsram_top/u_dll_RNO  (
	.I(pll_lock_c),
	.O(\u_apsram_top/pll_lock_i )
);
LUT2 \u_apsram_top/rd_data_d_3_cZ[0]  (
	.I0(\u_apsram_top/rd_data_d0 [0]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [0])
);
defparam \u_apsram_top/rd_data_d_3_cZ[0] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[1]  (
	.I0(\u_apsram_top/rd_data_d0 [1]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [1])
);
defparam \u_apsram_top/rd_data_d_3_cZ[1] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[2]  (
	.I0(\u_apsram_top/rd_data_d0 [2]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [2])
);
defparam \u_apsram_top/rd_data_d_3_cZ[2] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[3]  (
	.I0(\u_apsram_top/rd_data_d0 [3]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [3])
);
defparam \u_apsram_top/rd_data_d_3_cZ[3] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[4]  (
	.I0(\u_apsram_top/rd_data_d0 [4]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [4])
);
defparam \u_apsram_top/rd_data_d_3_cZ[4] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[5]  (
	.I0(\u_apsram_top/rd_data_d0 [5]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [5])
);
defparam \u_apsram_top/rd_data_d_3_cZ[5] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[6]  (
	.I0(\u_apsram_top/rd_data_d0 [6]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [6])
);
defparam \u_apsram_top/rd_data_d_3_cZ[6] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[7]  (
	.I0(\u_apsram_top/rd_data_d0 [7]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [7])
);
defparam \u_apsram_top/rd_data_d_3_cZ[7] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[8]  (
	.I0(\u_apsram_top/rd_data_d0 [8]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [8])
);
defparam \u_apsram_top/rd_data_d_3_cZ[8] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[9]  (
	.I0(\u_apsram_top/rd_data_d0 [9]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [9])
);
defparam \u_apsram_top/rd_data_d_3_cZ[9] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[10]  (
	.I0(\u_apsram_top/rd_data_d0 [10]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [10])
);
defparam \u_apsram_top/rd_data_d_3_cZ[10] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[11]  (
	.I0(\u_apsram_top/rd_data_d0 [11]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [11])
);
defparam \u_apsram_top/rd_data_d_3_cZ[11] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[12]  (
	.I0(\u_apsram_top/rd_data_d0 [12]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [12])
);
defparam \u_apsram_top/rd_data_d_3_cZ[12] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[13]  (
	.I0(\u_apsram_top/rd_data_d0 [13]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [13])
);
defparam \u_apsram_top/rd_data_d_3_cZ[13] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[14]  (
	.I0(\u_apsram_top/rd_data_d0 [14]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [14])
);
defparam \u_apsram_top/rd_data_d_3_cZ[14] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[15]  (
	.I0(\u_apsram_top/rd_data_d0 [15]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [15])
);
defparam \u_apsram_top/rd_data_d_3_cZ[15] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[16]  (
	.I0(\u_apsram_top/rd_data_d0 [16]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [16])
);
defparam \u_apsram_top/rd_data_d_3_cZ[16] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[17]  (
	.I0(\u_apsram_top/rd_data_d0 [17]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [17])
);
defparam \u_apsram_top/rd_data_d_3_cZ[17] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[18]  (
	.I0(\u_apsram_top/rd_data_d0 [18]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [18])
);
defparam \u_apsram_top/rd_data_d_3_cZ[18] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[19]  (
	.I0(\u_apsram_top/rd_data_d0 [19]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [19])
);
defparam \u_apsram_top/rd_data_d_3_cZ[19] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[20]  (
	.I0(\u_apsram_top/rd_data_d0 [20]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [20])
);
defparam \u_apsram_top/rd_data_d_3_cZ[20] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[21]  (
	.I0(\u_apsram_top/rd_data_d0 [21]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [21])
);
defparam \u_apsram_top/rd_data_d_3_cZ[21] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[22]  (
	.I0(\u_apsram_top/rd_data_d0 [22]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [22])
);
defparam \u_apsram_top/rd_data_d_3_cZ[22] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[23]  (
	.I0(\u_apsram_top/rd_data_d0 [23]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [23])
);
defparam \u_apsram_top/rd_data_d_3_cZ[23] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[24]  (
	.I0(\u_apsram_top/rd_data_d0 [24]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [24])
);
defparam \u_apsram_top/rd_data_d_3_cZ[24] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[25]  (
	.I0(\u_apsram_top/rd_data_d0 [25]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [25])
);
defparam \u_apsram_top/rd_data_d_3_cZ[25] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[26]  (
	.I0(\u_apsram_top/rd_data_d0 [26]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [26])
);
defparam \u_apsram_top/rd_data_d_3_cZ[26] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[27]  (
	.I0(\u_apsram_top/rd_data_d0 [27]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [27])
);
defparam \u_apsram_top/rd_data_d_3_cZ[27] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[28]  (
	.I0(\u_apsram_top/rd_data_d0 [28]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [28])
);
defparam \u_apsram_top/rd_data_d_3_cZ[28] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[29]  (
	.I0(\u_apsram_top/rd_data_d0 [29]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [29])
);
defparam \u_apsram_top/rd_data_d_3_cZ[29] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[30]  (
	.I0(\u_apsram_top/rd_data_d0 [30]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [30])
);
defparam \u_apsram_top/rd_data_d_3_cZ[30] .INIT=4'h8;
LUT2 \u_apsram_top/rd_data_d_3_cZ[31]  (
	.I0(\u_apsram_top/rd_data_d0 [31]),
	.I1(\u_apsram_top/rd_data_valid_d0 ),
	.F(\u_apsram_top/rd_data_d_3 [31])
);
defparam \u_apsram_top/rd_data_d_3_cZ[31] .INIT=4'h8;
LUT3 \u_apsram_top/wr_en_d_cZ  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(wr_en_c),
	.I2(\u_apsram_top/wr_en_calib ),
	.F(\u_apsram_top/wr_en_d )
);
defparam \u_apsram_top/wr_en_d_cZ .INIT=8'hD8;
LUT2 \u_apsram_top/addr_d_cZ[0]  (
	.I0(addr_c[0]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [0])
);
defparam \u_apsram_top/addr_d_cZ[0] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[1]  (
	.I0(addr_c[1]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [1])
);
defparam \u_apsram_top/addr_d_cZ[1] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[2]  (
	.I0(addr_c[2]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [2])
);
defparam \u_apsram_top/addr_d_cZ[2] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[3]  (
	.I0(addr_c[3]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [3])
);
defparam \u_apsram_top/addr_d_cZ[3] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[4]  (
	.I0(addr_c[4]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [4])
);
defparam \u_apsram_top/addr_d_cZ[4] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[5]  (
	.I0(addr_c[5]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [5])
);
defparam \u_apsram_top/addr_d_cZ[5] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[6]  (
	.I0(addr_c[6]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [6])
);
defparam \u_apsram_top/addr_d_cZ[6] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[7]  (
	.I0(addr_c[7]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [7])
);
defparam \u_apsram_top/addr_d_cZ[7] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[8]  (
	.I0(addr_c[8]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [8])
);
defparam \u_apsram_top/addr_d_cZ[8] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[9]  (
	.I0(addr_c[9]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [9])
);
defparam \u_apsram_top/addr_d_cZ[9] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[10]  (
	.I0(addr_c[10]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [10])
);
defparam \u_apsram_top/addr_d_cZ[10] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[11]  (
	.I0(addr_c[11]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [11])
);
defparam \u_apsram_top/addr_d_cZ[11] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[12]  (
	.I0(addr_c[12]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [12])
);
defparam \u_apsram_top/addr_d_cZ[12] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[13]  (
	.I0(addr_c[13]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [13])
);
defparam \u_apsram_top/addr_d_cZ[13] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[14]  (
	.I0(addr_c[14]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [14])
);
defparam \u_apsram_top/addr_d_cZ[14] .INIT=4'h8;
LUT2 \u_apsram_top/addr_d_cZ[15]  (
	.I0(addr_c[15]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/addr_d [15])
);
defparam \u_apsram_top/addr_d_cZ[15] .INIT=4'h8;
LUT2 \u_apsram_top/un3_data_mask_d_cZ[0]  (
	.I0(data_mask_c[0]),
	.I1(\u_apsram_top/init_calib_rep1 ),
	.F(\u_apsram_top/un3_data_mask_d [0])
);
defparam \u_apsram_top/un3_data_mask_d_cZ[0] .INIT=4'h8;
LUT2 \u_apsram_top/un3_data_mask_d_cZ[2]  (
	.I0(data_mask_c[2]),
	.I1(\u_apsram_top/init_calib_rep1 ),
	.F(\u_apsram_top/un3_data_mask_d [2])
);
defparam \u_apsram_top/un3_data_mask_d_cZ[2] .INIT=4'h8;
LUT2 \u_apsram_top/un3_data_mask_d_cZ[3]  (
	.I0(data_mask_c[3]),
	.I1(\u_apsram_top/init_calib_rep1 ),
	.F(\u_apsram_top/un3_data_mask_d [3])
);
defparam \u_apsram_top/un3_data_mask_d_cZ[3] .INIT=4'h8;
LUT2 \u_apsram_top/burst_num_d_cZ[3]  (
	.I0(burst_num_c[3]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/burst_num_d [3])
);
defparam \u_apsram_top/burst_num_d_cZ[3] .INIT=4'h8;
LUT2 \u_apsram_top/burst_num_d_cZ[4]  (
	.I0(burst_num_c[4]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/burst_num_d [4])
);
defparam \u_apsram_top/burst_num_d_cZ[4] .INIT=4'h8;
LUT2 \u_apsram_top/burst_num_d_cZ[5]  (
	.I0(burst_num_c[5]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/burst_num_d [5])
);
defparam \u_apsram_top/burst_num_d_cZ[5] .INIT=4'h8;
LUT2 \u_apsram_top/burst_num_d_cZ[6]  (
	.I0(burst_num_c[6]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/burst_num_d [6])
);
defparam \u_apsram_top/burst_num_d_cZ[6] .INIT=4'h8;
LUT2 \u_apsram_top/burst_num_d_cZ[7]  (
	.I0(burst_num_c[7]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/burst_num_d [7])
);
defparam \u_apsram_top/burst_num_d_cZ[7] .INIT=4'h8;
LUT2 \u_apsram_top/burst_num_d_cZ[8]  (
	.I0(burst_num_c[8]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/burst_num_d [8])
);
defparam \u_apsram_top/burst_num_d_cZ[8] .INIT=4'h8;
LUT2 \u_apsram_top/burst_num_d_cZ[9]  (
	.I0(burst_num_c[9]),
	.I1(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/burst_num_d [9])
);
defparam \u_apsram_top/burst_num_d_cZ[9] .INIT=4'h8;
LUT2 \u_apsram_top/wr_data_d_cZ[5]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[5]),
	.F(\u_apsram_top/wr_data_d [5])
);
defparam \u_apsram_top/wr_data_d_cZ[5] .INIT=4'h8;
LUT2 \u_apsram_top/wr_data_d_cZ[10]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[10]),
	.F(\u_apsram_top/wr_data_d [10])
);
defparam \u_apsram_top/wr_data_d_cZ[10] .INIT=4'h8;
LUT2 \u_apsram_top/wr_data_d_cZ[11]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[11]),
	.F(\u_apsram_top/wr_data_d [11])
);
defparam \u_apsram_top/wr_data_d_cZ[11] .INIT=4'h8;
LUT2 \u_apsram_top/wr_data_d_cZ[16]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[16]),
	.F(\u_apsram_top/wr_data_d [16])
);
defparam \u_apsram_top/wr_data_d_cZ[16] .INIT=4'h8;
LUT2 \u_apsram_top/wr_data_d_cZ[25]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[25]),
	.F(\u_apsram_top/wr_data_d [25])
);
defparam \u_apsram_top/wr_data_d_cZ[25] .INIT=4'h8;
LUT4 \u_apsram_top/G_28  (
	.I0(\u_apsram_top/m7_e_4 ),
	.I1(\u_apsram_top/m7_e_5 ),
	.I2(\u_apsram_top/m13_2 ),
	.I3(\u_apsram_top/m13_3 ),
	.F(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_0_18 )
);
defparam \u_apsram_top/G_28 .INIT=16'h8000;
LUT4 \u_apsram_top/m7_e_4_cZ  (
	.I0(\u_apsram_top/rd_data_d [2]),
	.I1(\u_apsram_top/rd_data_d [12]),
	.I2(\u_apsram_top/rd_data_d [19]),
	.I3(\u_apsram_top/rd_data_d [30]),
	.F(\u_apsram_top/m7_e_4 )
);
defparam \u_apsram_top/m7_e_4_cZ .INIT=16'h8000;
LUT4 \u_apsram_top/m7_e_5_cZ  (
	.I0(\u_apsram_top/rd_data_d [6]),
	.I1(\u_apsram_top/rd_data_d [7]),
	.I2(\u_apsram_top/rd_data_d [22]),
	.I3(\u_apsram_top/rd_data_d [31]),
	.F(\u_apsram_top/m7_e_5 )
);
defparam \u_apsram_top/m7_e_5_cZ .INIT=16'h0008;
LUT3 \u_apsram_top/m13_2_cZ  (
	.I0(\u_apsram_top/rd_data_d [4]),
	.I1(\u_apsram_top/rd_data_d [15]),
	.I2(\u_apsram_top/rd_data_d [18]),
	.F(\u_apsram_top/m13_2 )
);
defparam \u_apsram_top/m13_2_cZ .INIT=8'h01;
LUT4 \u_apsram_top/m13_3_cZ  (
	.I0(\u_apsram_top/rd_data_d [0]),
	.I1(\u_apsram_top/rd_data_d [14]),
	.I2(\u_apsram_top/rd_data_d [15]),
	.I3(\u_apsram_top/rd_data_d [20]),
	.F(\u_apsram_top/m13_3 )
);
defparam \u_apsram_top/m13_3_cZ .INIT=16'h0051;
LUT4 \u_apsram_top/G_22_0  (
	.I0(\u_apsram_top/G_22_0_a3_6 ),
	.I1(\u_apsram_top/N_6 ),
	.I2(\u_apsram_top/m10_e ),
	.I3(\u_apsram_top/u_psram_init.read_over ),
	.F(\u_apsram_top/u_psram_init.read_calibration[0].check_cnte )
);
defparam \u_apsram_top/G_22_0 .INIT=16'hFFA8;
LUT2 \u_apsram_top/G_22_0_RNO  (
	.I0(\u_apsram_top/G_22_0_a3_4 ),
	.I1(\u_apsram_top/G_22_0_a3_5 ),
	.F(\u_apsram_top/G_22_0_a3_6 )
);
defparam \u_apsram_top/G_22_0_RNO .INIT=4'h8;
LUT3 \u_apsram_top/m10_e_cZ  (
	.I0(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_15 ),
	.I1(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_16 ),
	.I2(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_17 ),
	.F(\u_apsram_top/m10_e )
);
defparam \u_apsram_top/m10_e_cZ .INIT=8'h80;
LUT4 \u_apsram_top/G_22_0_a3_4_cZ  (
	.I0(\u_apsram_top/rd_data_d [10]),
	.I1(\u_apsram_top/rd_data_d [11]),
	.I2(\u_apsram_top/rd_data_d [16]),
	.I3(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [2]),
	.F(\u_apsram_top/G_22_0_a3_4 )
);
defparam \u_apsram_top/G_22_0_a3_4_cZ .INIT=16'h0001;
LUT4 \u_apsram_top/G_22_0_a3_5_cZ  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(\u_apsram_top/rd_data_d [25]),
	.I2(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_31_4 ),
	.I3(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_31_5 ),
	.F(\u_apsram_top/G_22_0_a3_5 )
);
defparam \u_apsram_top/G_22_0_a3_5_cZ .INIT=16'h1000;
LUT3 \u_apsram_top/G_22_0_a3_0_2_cZ  (
	.I0(\u_apsram_top/rd_data_d [28]),
	.I1(\u_apsram_top/rd_data_d [29]),
	.I2(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [0]),
	.F(\u_apsram_top/G_22_0_a3_0_2 )
);
defparam \u_apsram_top/G_22_0_a3_0_2_cZ .INIT=8'h20;
LUT4 \u_apsram_top/G_22_0_a3_0  (
	.I0(\u_apsram_top/G_22_0_a3_0_2 ),
	.I1(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_0_12 ),
	.I2(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_0_18 ),
	.I3(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [1]),
	.F(\u_apsram_top/N_6 )
);
defparam \u_apsram_top/G_22_0_a3_0 .INIT=16'h0080;
DFFC \u_apsram_top/rd_data_valid_d_Z  (
	.D(\u_apsram_top/rd_data_valid_d0 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_valid_d )
);
defparam \u_apsram_top/rd_data_valid_d_Z .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[5]  (
	.D(\u_apsram_top/rd_data_d_3 [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [5])
);
defparam \u_apsram_top/rd_data_d_Z[5] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[4]  (
	.D(\u_apsram_top/rd_data_d_3 [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [4])
);
defparam \u_apsram_top/rd_data_d_Z[4] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[3]  (
	.D(\u_apsram_top/rd_data_d_3 [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [3])
);
defparam \u_apsram_top/rd_data_d_Z[3] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[2]  (
	.D(\u_apsram_top/rd_data_d_3 [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [2])
);
defparam \u_apsram_top/rd_data_d_Z[2] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[1]  (
	.D(\u_apsram_top/rd_data_d_3 [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [1])
);
defparam \u_apsram_top/rd_data_d_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[0]  (
	.D(\u_apsram_top/rd_data_d_3 [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [0])
);
defparam \u_apsram_top/rd_data_d_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[20]  (
	.D(\u_apsram_top/rd_data_d_3 [20]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [20])
);
defparam \u_apsram_top/rd_data_d_Z[20] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[19]  (
	.D(\u_apsram_top/rd_data_d_3 [19]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [19])
);
defparam \u_apsram_top/rd_data_d_Z[19] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[18]  (
	.D(\u_apsram_top/rd_data_d_3 [18]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [18])
);
defparam \u_apsram_top/rd_data_d_Z[18] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[17]  (
	.D(\u_apsram_top/rd_data_d_3 [17]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [17])
);
defparam \u_apsram_top/rd_data_d_Z[17] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[16]  (
	.D(\u_apsram_top/rd_data_d_3 [16]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [16])
);
defparam \u_apsram_top/rd_data_d_Z[16] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[15]  (
	.D(\u_apsram_top/rd_data_d_3 [15]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [15])
);
defparam \u_apsram_top/rd_data_d_Z[15] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[14]  (
	.D(\u_apsram_top/rd_data_d_3 [14]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [14])
);
defparam \u_apsram_top/rd_data_d_Z[14] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[13]  (
	.D(\u_apsram_top/rd_data_d_3 [13]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [13])
);
defparam \u_apsram_top/rd_data_d_Z[13] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[12]  (
	.D(\u_apsram_top/rd_data_d_3 [12]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [12])
);
defparam \u_apsram_top/rd_data_d_Z[12] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[11]  (
	.D(\u_apsram_top/rd_data_d_3 [11]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [11])
);
defparam \u_apsram_top/rd_data_d_Z[11] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[10]  (
	.D(\u_apsram_top/rd_data_d_3 [10]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [10])
);
defparam \u_apsram_top/rd_data_d_Z[10] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[9]  (
	.D(\u_apsram_top/rd_data_d_3 [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [9])
);
defparam \u_apsram_top/rd_data_d_Z[9] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[8]  (
	.D(\u_apsram_top/rd_data_d_3 [8]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [8])
);
defparam \u_apsram_top/rd_data_d_Z[8] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[7]  (
	.D(\u_apsram_top/rd_data_d_3 [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [7])
);
defparam \u_apsram_top/rd_data_d_Z[7] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[6]  (
	.D(\u_apsram_top/rd_data_d_3 [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [6])
);
defparam \u_apsram_top/rd_data_d_Z[6] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[31]  (
	.D(\u_apsram_top/rd_data_d_3 [31]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [31])
);
defparam \u_apsram_top/rd_data_d_Z[31] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[30]  (
	.D(\u_apsram_top/rd_data_d_3 [30]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [30])
);
defparam \u_apsram_top/rd_data_d_Z[30] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[29]  (
	.D(\u_apsram_top/rd_data_d_3 [29]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [29])
);
defparam \u_apsram_top/rd_data_d_Z[29] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[28]  (
	.D(\u_apsram_top/rd_data_d_3 [28]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [28])
);
defparam \u_apsram_top/rd_data_d_Z[28] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[27]  (
	.D(\u_apsram_top/rd_data_d_3 [27]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [27])
);
defparam \u_apsram_top/rd_data_d_Z[27] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[26]  (
	.D(\u_apsram_top/rd_data_d_3 [26]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [26])
);
defparam \u_apsram_top/rd_data_d_Z[26] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[25]  (
	.D(\u_apsram_top/rd_data_d_3 [25]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [25])
);
defparam \u_apsram_top/rd_data_d_Z[25] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[24]  (
	.D(\u_apsram_top/rd_data_d_3 [24]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [24])
);
defparam \u_apsram_top/rd_data_d_Z[24] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[23]  (
	.D(\u_apsram_top/rd_data_d_3 [23]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [23])
);
defparam \u_apsram_top/rd_data_d_Z[23] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[22]  (
	.D(\u_apsram_top/rd_data_d_3 [22]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [22])
);
defparam \u_apsram_top/rd_data_d_Z[22] .INIT=1'b0;
DFFC \u_apsram_top/rd_data_d_Z[21]  (
	.D(\u_apsram_top/rd_data_d_3 [21]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/rd_data_d [21])
);
defparam \u_apsram_top/rd_data_d_Z[21] .INIT=1'b0;
CLKDIV \u_apsram_top/clkdiv  (
	.HCLKIN(\u_apsram_top/clk_x2 ),
	.RESETN(\u_apsram_top/ddr_rsti_i ),
	.CALIB(GND),
	.CLKOUT(\u_apsram_top/clk_outz )
);
defparam \u_apsram_top/clkdiv .GSREN="false";
defparam \u_apsram_top/clkdiv .DIV_MODE="2";
DHCEN \u_apsram_top/u_dqce_clk_x2  (
	.CLKIN(memory_clk_c),
	.CE(\u_apsram_top/stop ),
	.CLKOUT(\u_apsram_top/clk_x2 )
);
DLL \u_apsram_top/u_dll  (
	.CLKIN(\u_apsram_top/clk_x2 ),
	.STOP(\u_apsram_top/pll_lock_i ),
	.RESET(\u_apsram_top/dll_rsti ),
	.UPDNCNTL(\u_apsram_top/uddcntln ),
	.LOCK(\u_apsram_top/dll_lock ),
	.STEP({\u_apsram_top/dll_step [7:0]})
);
defparam \u_apsram_top/u_dll .DIV_SEL=1'b1;
defparam \u_apsram_top/u_dll .CODESCAL="101";
defparam \u_apsram_top/u_dll .SCAL_EN="false";
defparam \u_apsram_top/u_dll .DLL_FORCE=0;
DFFCE \u_apsram_top/u_psram_wd/step_Z[8]  (
	.D(\u_apsram_top/u_psram_wd/step_s [8]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/step [8])
);
defparam \u_apsram_top/u_psram_wd/step_Z[8] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/step_Z[7]  (
	.D(\u_apsram_top/u_psram_wd/step_s [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/step [7])
);
defparam \u_apsram_top/u_psram_wd/step_Z[7] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/step_Z[6]  (
	.D(\u_apsram_top/u_psram_wd/step_s [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/step [6])
);
defparam \u_apsram_top/u_psram_wd/step_Z[6] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/step_Z[5]  (
	.D(\u_apsram_top/u_psram_wd/step_s [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/step [5])
);
defparam \u_apsram_top/u_psram_wd/step_Z[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/step_Z[4]  (
	.D(\u_apsram_top/u_psram_wd/step_s [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/step [4])
);
defparam \u_apsram_top/u_psram_wd/step_Z[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/step_Z[3]  (
	.D(\u_apsram_top/u_psram_wd/step_s [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/step [3])
);
defparam \u_apsram_top/u_psram_wd/step_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/step_Z[2]  (
	.D(\u_apsram_top/u_psram_wd/step_s [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/step [2])
);
defparam \u_apsram_top/u_psram_wd/step_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/step_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/step_s [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/step [1])
);
defparam \u_apsram_top/u_psram_wd/step_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/step_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/step_s [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/dll_lock_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/step [0])
);
defparam \u_apsram_top/u_psram_wd/step_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/dll_lock_d0_Z  (
	.D(\u_apsram_top/dll_lock ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/dll_lock_d0 )
);
defparam \u_apsram_top/u_psram_wd/dll_lock_d0_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/dll_lock_d_Z  (
	.D(\u_apsram_top/u_psram_wd/dll_lock_d0 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/dll_lock_d )
);
defparam \u_apsram_top/u_psram_wd/dll_lock_d_Z .INIT=1'b0;
ALU \u_apsram_top/u_psram_wd/step_s_0[8]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/step [8]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/step_cry [7]),
	.COUT(\u_apsram_top/u_psram_wd/step_s_0_COUT [8]),
	.SUM(\u_apsram_top/u_psram_wd/step_s [8])
);
defparam \u_apsram_top/u_psram_wd/step_s_0[8] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/step_cry_0[7]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/step [7]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/step_cry [6]),
	.COUT(\u_apsram_top/u_psram_wd/step_cry [7]),
	.SUM(\u_apsram_top/u_psram_wd/step_s [7])
);
defparam \u_apsram_top/u_psram_wd/step_cry_0[7] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/step_cry_0[6]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/step [6]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/step_cry [5]),
	.COUT(\u_apsram_top/u_psram_wd/step_cry [6]),
	.SUM(\u_apsram_top/u_psram_wd/step_s [6])
);
defparam \u_apsram_top/u_psram_wd/step_cry_0[6] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/step_cry_0[5]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/step [5]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/step_cry [4]),
	.COUT(\u_apsram_top/u_psram_wd/step_cry [5]),
	.SUM(\u_apsram_top/u_psram_wd/step_s [5])
);
defparam \u_apsram_top/u_psram_wd/step_cry_0[5] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/step_cry_0[4]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/step [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/step_cry [3]),
	.COUT(\u_apsram_top/u_psram_wd/step_cry [4]),
	.SUM(\u_apsram_top/u_psram_wd/step_s [4])
);
defparam \u_apsram_top/u_psram_wd/step_cry_0[4] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/step_cry_0[3]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/step [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/step_cry [2]),
	.COUT(\u_apsram_top/u_psram_wd/step_cry [3]),
	.SUM(\u_apsram_top/u_psram_wd/step_s [3])
);
defparam \u_apsram_top/u_psram_wd/step_cry_0[3] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/step_cry_0[2]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/step [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/step_cry [1]),
	.COUT(\u_apsram_top/u_psram_wd/step_cry [2]),
	.SUM(\u_apsram_top/u_psram_wd/step_s [2])
);
defparam \u_apsram_top/u_psram_wd/step_cry_0[2] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/step_cry_0[1]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/step [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/step_cry [0]),
	.COUT(\u_apsram_top/u_psram_wd/step_cry [1]),
	.SUM(\u_apsram_top/u_psram_wd/step_s [1])
);
defparam \u_apsram_top/u_psram_wd/step_cry_0[1] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/step_cry_0[0]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/step [0]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/step_scalar ),
	.COUT(\u_apsram_top/u_psram_wd/step_cry [0]),
	.SUM(\u_apsram_top/u_psram_wd/step_s [0])
);
defparam \u_apsram_top/u_psram_wd/step_cry_0[0] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/un1_step_cry_8_0  (
	.I0(\u_apsram_top/dll_step [7]),
	.I1(\u_apsram_top/u_psram_wd/step [8]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/un1_step_cry_7 ),
	.COUT(\u_apsram_top/u_psram_wd/step_scalar ),
	.SUM(\u_apsram_top/u_psram_wd/un1_step_cry_8_0_SUM )
);
defparam \u_apsram_top/u_psram_wd/un1_step_cry_8_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/un1_step_cry_7_0  (
	.I0(\u_apsram_top/dll_step [6]),
	.I1(\u_apsram_top/u_psram_wd/step [7]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/un1_step_cry_6 ),
	.COUT(\u_apsram_top/u_psram_wd/un1_step_cry_7 ),
	.SUM(\u_apsram_top/u_psram_wd/un1_step_cry_7_0_SUM )
);
defparam \u_apsram_top/u_psram_wd/un1_step_cry_7_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/un1_step_cry_6_0  (
	.I0(\u_apsram_top/dll_step [5]),
	.I1(\u_apsram_top/u_psram_wd/step [6]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/un1_step_cry_5 ),
	.COUT(\u_apsram_top/u_psram_wd/un1_step_cry_6 ),
	.SUM(\u_apsram_top/u_psram_wd/un1_step_cry_6_0_SUM )
);
defparam \u_apsram_top/u_psram_wd/un1_step_cry_6_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/un1_step_cry_5_0  (
	.I0(\u_apsram_top/dll_step [4]),
	.I1(\u_apsram_top/u_psram_wd/step [5]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/un1_step_cry_4 ),
	.COUT(\u_apsram_top/u_psram_wd/un1_step_cry_5 ),
	.SUM(\u_apsram_top/u_psram_wd/un1_step_cry_5_0_SUM )
);
defparam \u_apsram_top/u_psram_wd/un1_step_cry_5_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/un1_step_cry_4_0  (
	.I0(\u_apsram_top/dll_step [3]),
	.I1(\u_apsram_top/u_psram_wd/step [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/un1_step_cry_3 ),
	.COUT(\u_apsram_top/u_psram_wd/un1_step_cry_4 ),
	.SUM(\u_apsram_top/u_psram_wd/un1_step_cry_4_0_SUM )
);
defparam \u_apsram_top/u_psram_wd/un1_step_cry_4_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/un1_step_cry_3_0  (
	.I0(\u_apsram_top/dll_step [2]),
	.I1(\u_apsram_top/u_psram_wd/step [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/un1_step_cry_2 ),
	.COUT(\u_apsram_top/u_psram_wd/un1_step_cry_3 ),
	.SUM(\u_apsram_top/u_psram_wd/un1_step_cry_3_0_SUM )
);
defparam \u_apsram_top/u_psram_wd/un1_step_cry_3_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/un1_step_cry_2_0  (
	.I0(\u_apsram_top/dll_step [1]),
	.I1(\u_apsram_top/u_psram_wd/step [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/un1_step_cry_1 ),
	.COUT(\u_apsram_top/u_psram_wd/un1_step_cry_2 ),
	.SUM(\u_apsram_top/u_psram_wd/un1_step_cry_2_0_SUM )
);
defparam \u_apsram_top/u_psram_wd/un1_step_cry_2_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/un1_step_cry_1_0  (
	.I0(\u_apsram_top/dll_step [0]),
	.I1(\u_apsram_top/u_psram_wd/step [1]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_wd/un1_step_cry_1 ),
	.SUM(\u_apsram_top/u_psram_wd/un1_step_cry_1_0_SUM )
);
defparam \u_apsram_top/u_psram_wd/un1_step_cry_1_0 .ALU_MODE=1;
IODELAY \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[0].iodelay  (
	.DI(\u_apsram_top/u_psram_wd/in_dq [0]),
	.SETN(GND),
	.SDTAP(\u_apsram_top/SDTAP [0]),
	.VALUE(\u_apsram_top/VALUE [0]),
	.DO(\u_apsram_top/u_psram_wd/in_dq_p [0]),
	.DF(\u_apsram_top/u_psram_wd/DF_d [0])
);
defparam \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[6].iodelay  (
	.DI(\u_apsram_top/u_psram_wd/in_dq [6]),
	.SETN(GND),
	.SDTAP(\u_apsram_top/SDTAP [0]),
	.VALUE(\u_apsram_top/VALUE [0]),
	.DO(\u_apsram_top/u_psram_wd/in_dq_p [6]),
	.DF(\u_apsram_top/u_psram_wd/DF_d [6])
);
defparam \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[6].iodelay .C_STATIC_DLY=0;
IODELAY \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[5].iodelay  (
	.DI(\u_apsram_top/u_psram_wd/in_dq [5]),
	.SETN(GND),
	.SDTAP(\u_apsram_top/SDTAP [0]),
	.VALUE(\u_apsram_top/VALUE [0]),
	.DO(\u_apsram_top/u_psram_wd/in_dq_p [5]),
	.DF(\u_apsram_top/u_psram_wd/DF_d [5])
);
defparam \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[5].iodelay .C_STATIC_DLY=0;
IODELAY \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[1].iodelay  (
	.DI(\u_apsram_top/u_psram_wd/in_dq [1]),
	.SETN(GND),
	.SDTAP(\u_apsram_top/SDTAP [0]),
	.VALUE(\u_apsram_top/VALUE [0]),
	.DO(\u_apsram_top/u_psram_wd/in_dq_p [1]),
	.DF(\u_apsram_top/u_psram_wd/DF_d [1])
);
defparam \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[7].iodelay  (
	.DI(\u_apsram_top/u_psram_wd/in_dq [7]),
	.SETN(GND),
	.SDTAP(\u_apsram_top/SDTAP [0]),
	.VALUE(\u_apsram_top/VALUE [0]),
	.DO(\u_apsram_top/u_psram_wd/in_dq_p [7]),
	.DF(\u_apsram_top/u_psram_wd/DF_d [7])
);
defparam \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[7].iodelay .C_STATIC_DLY=0;
IODELAY \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[3].iodelay  (
	.DI(\u_apsram_top/u_psram_wd/in_dq [3]),
	.SETN(GND),
	.SDTAP(\u_apsram_top/SDTAP [0]),
	.VALUE(\u_apsram_top/VALUE [0]),
	.DO(\u_apsram_top/u_psram_wd/in_dq_p [3]),
	.DF(\u_apsram_top/u_psram_wd/DF_d [3])
);
defparam \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[3].iodelay .C_STATIC_DLY=0;
IODELAY \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[2].iodelay  (
	.DI(\u_apsram_top/u_psram_wd/in_dq [2]),
	.SETN(GND),
	.SDTAP(\u_apsram_top/SDTAP [0]),
	.VALUE(\u_apsram_top/VALUE [0]),
	.DO(\u_apsram_top/u_psram_wd/in_dq_p [2]),
	.DF(\u_apsram_top/u_psram_wd/DF_d [2])
);
defparam \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[2].iodelay .C_STATIC_DLY=0;
IODELAY \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[4].iodelay  (
	.DI(\u_apsram_top/u_psram_wd/in_dq [4]),
	.SETN(GND),
	.SDTAP(\u_apsram_top/SDTAP [0]),
	.VALUE(\u_apsram_top/VALUE [0]),
	.DO(\u_apsram_top/u_psram_wd/in_dq_p [4]),
	.DF(\u_apsram_top/u_psram_wd/DF_d [4])
);
defparam \u_apsram_top/u_psram_wd/dq_iodelay_gen0[0].genblk1[4].iodelay .C_STATIC_DLY=0;
IODELAY \u_apsram_top/u_psram_wd/ck_delay[0].iodelay  (
	.DI(\u_apsram_top/u_psram_wd/clk_out [0]),
	.SETN(GND),
	.SDTAP(\u_apsram_top/u_psram_wd/dll_lock_d ),
	.VALUE(\u_apsram_top/u_psram_wd/step [0]),
	.DO(\u_apsram_top/u_psram_wd/clk_out_d [0]),
	.DF(\u_apsram_top/u_psram_wd/un1_iodelay )
);
defparam \u_apsram_top/u_psram_wd/ck_delay[0].iodelay .C_STATIC_DLY=0;
INV \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO[0]  (
	.I(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.O(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d_i )
);
INV \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_RNIKOK3  (
	.I(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 ),
	.O(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_i )
);
INV \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1_RNITFN5  (
	.I(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1 ),
	.O(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1_i )
);
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_cZ[4]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_c3 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3 [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_cZ[4] .INIT=16'h1450;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_232_i_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(addr_c[16]),
	.I3(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_232_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_232_i_cZ .INIT=16'h2000;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_231_i_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(addr_c[17]),
	.I3(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_231_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_231_i_cZ .INIT=16'h2000;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_230_i_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(addr_c[18]),
	.I3(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_230_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_230_i_cZ .INIT=16'h2000;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_229_i_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(addr_c[19]),
	.I3(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_229_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_229_i_cZ .INIT=16'h2000;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_228_i_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(addr_c[20]),
	.I3(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_228_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_228_i_cZ .INIT=16'h2000;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_227_i_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(addr_c[21]),
	.I3(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_227_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_227_i_cZ .INIT=16'h2000;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_226_i_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(addr_c[22]),
	.I3(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_226_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_226_i_cZ .INIT=16'h2000;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_225_i_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(addr_c[23]),
	.I3(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_225_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_225_i_cZ .INIT=16'h2000;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_224_i_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(addr_c[24]),
	.I3(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_224_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_224_i_cZ .INIT=16'h2000;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_106_i_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_239 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [1]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_106_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_106_i_cZ .INIT=16'h2310;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_2_0_a2  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [9]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_4 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_5 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done6 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_2_0_a2 .INIT=16'h0002;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_1_0_a2  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [4]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_4 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_5 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done5 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_1_0_a2 .INIT=16'h0002;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_100_i_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_3_i_0_o2 [1]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [0]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_100_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_100_i_cZ .INIT=16'h1320;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_104_i_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_235 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_104_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_104_i_cZ .INIT=16'h1320;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_93_i_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_86_1 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [7]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [8]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_93_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_93_i_cZ .INIT=8'hDC;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc0_cZ  (
	.I0(\u_apsram_top/calib [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc0_cZ .INIT=8'hD2;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_RNO[6]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_0_a2_i ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_234_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_RNO[6] .INIT=4'h4;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_f0_0[23]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_116_i_0 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [7]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [23])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_f0_0[23] .INIT=16'hFCDC;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_f0_0[31]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_116_i_0 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [15]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [31])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_f0_0[31] .INIT=16'hFCDC;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[16]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [0]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [16])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[16] .INIT=8'hD0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[17]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [17])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[17] .INIT=8'hD0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[18]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [18])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[18] .INIT=8'hD0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[19]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [19])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[19] .INIT=8'hD0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[20]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [4]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [20])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[20] .INIT=8'hD0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[21]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [5]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [21])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[21] .INIT=8'hF2;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[22]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [6]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [22])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[22] .INIT=8'hD0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[24]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [8]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [24])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[24] .INIT=8'hD0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[25]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [9]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [25])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[25] .INIT=8'hD0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[26]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [10]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [26])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[26] .INIT=8'hD0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[27]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [11]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [27])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[27] .INIT=8'hD0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[28]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [12]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [28])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[28] .INIT=8'hD0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[29]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [13]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [29])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[29] .INIT=8'hF2;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[30]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [14]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [30])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_cZ[30] .INIT=8'hD0;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_86_i_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_259_1 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [2]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [2]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_86_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_86_i_cZ .INIT=16'hFDF0;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_120_i_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_235 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [4]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [9]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_120_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_120_i_cZ .INIT=16'hFFFB;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[29]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [29]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [29])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[29] .INIT=8'h80;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[25]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [25]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [25])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[25] .INIT=8'h80;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[21]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [21]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [21])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[21] .INIT=8'h80;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[17]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [17]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [17])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[17] .INIT=8'h80;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[13]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [13]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [13])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[13] .INIT=8'h80;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[9]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [9]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[9] .INIT=8'h80;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[5]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [5]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[5] .INIT=8'h80;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0[9]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_86_1 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [8]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [9]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0[9] .INIT=16'h88F8;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0[0]  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_3_i_0_o2 [1]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_o2 [10]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0[0] .INIT=16'h5D0C;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[31]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [31]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [31]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [31])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[31] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[30]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [23]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [30]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [30])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[30] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[28]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [7]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [28]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [28])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[28] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[27]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [30]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [27]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [27])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[27] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[26]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [22]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [26]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [26])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[26] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[24]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [6]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [24]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [24])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[24] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[23]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [29]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [23]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [23])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[23] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[22]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [21]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [22]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [22])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[22] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[20]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [5]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [20]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [20])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[20] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[19]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [28]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [19]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [19])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[19] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[18]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [20]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [18]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [18])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[18] .INIT=16'hCA0A;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_i_i_a2_cZ[1]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_116_i_0 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_i_i_a2 [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_i_i_a2_cZ[1] .INIT=4'h8;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[0]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[0] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[1]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [8]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [1]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[1] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[2]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [16]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [2]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[2] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[3]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [24]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [3]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[3] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[4]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [1]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [4]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[4] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[6]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [17]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [6]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[6] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[7]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [25]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [7]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[7] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[8]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [2]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [8]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[8] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[10]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [18]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [10]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [10])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[10] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[11]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [26]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [11]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [11])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[11] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[12]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [3]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [12]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [12])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[12] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[14]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [19]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [14]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [14])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[14] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[15]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [27]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [15]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [15])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[15] .INIT=16'hCA0A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[16]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [4]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [16]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [16])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_cZ[16] .INIT=16'hCA0A;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [4]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [9]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i_cZ .INIT=8'hFE;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0[10]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_o2 [10]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [9]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [10]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns [10])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0[10] .INIT=16'hECA0;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0[5]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_o2 [10]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [4]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [5]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0[5] .INIT=16'hECA0;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0[4]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_259_1 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [4]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_a2_0_0 [4]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0[4] .INIT=16'hA0EC;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8_1 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8_cZ .INIT=16'h0002;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_u  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 [1]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_apsram_top/rd_data_valid_d0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_u .INIT=16'h00CA;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_4_cZ  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_cs ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_4 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_4_cZ .INIT=16'hEEE4;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_CA_reg18_0_a2  (
	.I0(cmd_c),
	.I1(\u_apsram_top/cmd_calib ),
	.I2(\u_apsram_top/init_calib_fast ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_264 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_CA_reg18_0_a2 .INIT=16'h5300;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_0_a2_i_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(cmd_c),
	.I2(\u_apsram_top/cmd_calib ),
	.I3(\u_apsram_top/init_calib_rep1 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_0_a2_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_0_a2_i_cZ .INIT=16'hDDF5;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_116_i_0_a2  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(cmd_c),
	.I2(\u_apsram_top/cmd_calib ),
	.I3(\u_apsram_top/init_calib_fast ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_116_i_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_116_i_0_a2 .INIT=16'h88A0;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_d ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d_cZ .INIT=8'hFE;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_RNO  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cs_dd0_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_RNO .INIT=4'h1;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_RNIP53C  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_mux_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_RNIP53C .INIT=4'h1;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_RNIQ53C  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_mux_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_RNIQ53C .INIT=4'h1;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d_RNO  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [1]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [6]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_147_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d_RNO .INIT=4'hE;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_i_0_a2_0_1[8]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [1]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_86_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_i_0_a2_0_1[8] .INIT=8'h10;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_3_i_0_o2[0]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [3]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [8]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_239 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_3_i_0_o2[0] .INIT=8'h57;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [1]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [2]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [6]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [7]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_c_state_i_a2_0_a2_cZ .INIT=16'h0001;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_RNISVHJ[0]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(init_calib_c),
	.F(cmd_rdy_c)
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_RNISVHJ[0] .INIT=4'h8;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_ac0_1_0_cZ  (
	.I0(\u_apsram_top/calib [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_ac0_1_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_ac0_1_0_cZ .INIT=8'h80;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_0_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [1]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [0]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_0_cZ .INIT=16'hEDB7;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_2_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [4]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [5]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [4]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [5]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_2 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_2_cZ .INIT=16'hEDB7;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_4_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [8]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [9]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [8]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [9]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_4 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_4_cZ .INIT=16'hEDB7;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[14]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [19]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [14]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [14])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[14] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[31]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [22]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [31]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [31])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[31] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[30]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [22]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [30]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [30])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[30] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[29]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [14]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [29]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [29])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[29] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[28]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [28]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [28])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[28] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[27]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [22]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [27]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [27])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[27] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[26]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [22]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [26]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [26])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[26] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[25]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [14]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [25]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [25])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[25] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[24]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [24]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [24])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[24] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[23]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [23]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [23])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[23] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[22]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [22]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [22])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[22] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[21]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [9]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [21]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [21])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[21] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[20]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [20]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [20])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[20] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[19]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [19]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [19])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[19] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[18]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [18]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [18])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[18] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[17]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [17]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [17])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[17] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[16]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [16]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [16])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[16] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[15]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [15]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [15])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[15] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[13]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [9]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [13]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [13])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[13] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[12]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [12]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [12])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[12] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[11]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [11]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [11])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[11] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[10]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [14]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [10]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [10])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[10] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[9]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [9]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [9]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[9] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[8]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [8]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[8] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[7]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [7]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[7] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[6]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [6]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[6] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[5]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [9]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [5]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[5] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[4]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [4]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[4] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[3]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[3] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[2]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[2] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[1]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[1] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[0]  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_dq [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [0]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_cZ[0] .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_4_cZ  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_cs ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_4 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_4_cZ .INIT=8'hE4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d_cZ  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_cs ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d_cZ .INIT=8'hE4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8_1_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8_1_cZ .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_3_i_0_o2_cZ[1]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [5]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [10]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_3_i_0_o2 [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_3_i_0_o2_cZ[1] .INIT=4'hE;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_o2_cZ[10]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_o2 [10])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_o2_cZ[10] .INIT=4'h7;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_a2_0_1[4]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_259_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_a2_0_1[4] .INIT=4'h2;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d5_i_a2_i_o2_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [2]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [7]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d5_i_a2_i_o2 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d5_i_a2_i_o2_cZ .INIT=4'hE;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st5_i_a6_0_o2  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [3]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [8]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_235 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st5_i_a6_0_o2 .INIT=4'hE;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_a2_0_0_cZ[4]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [2]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_a2_0_0 [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_0_a2_0_0_cZ[4] .INIT=4'h4;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc3_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_ac0_1_0 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc3 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc3_cZ .INIT=8'h6C;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc1_cZ  (
	.I0(\u_apsram_top/calib [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc1_cZ .INIT=8'h78;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_5_RNO  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [2]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_5_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_5_RNO .INIT=4'h6;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_5_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [3]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_0 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_5_1 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_5 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_5_cZ .INIT=16'hEFDF;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [1]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [2]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [1]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_cZ .INIT=16'h1248;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_6  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [4]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [0]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_0_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_6 .INIT=8'h48;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_9  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [1]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [2]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [1]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_9 .INIT=16'h1248;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_10  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [3]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [4]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [3]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [4]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_2_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_10 .INIT=16'h1248;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [8]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_1 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7_RNO ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [8]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7_cZ .INIT=16'h4080;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7_N_3L3  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [6]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [7]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [6]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [7]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7_N_3L3 .INIT=16'h1248;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7_RNO_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [5]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [5]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7_RNO )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7_RNO_cZ .INIT=4'h6;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_8_N_3L3_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [4]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [9]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [4]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [9]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_8_N_3L3 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_8_N_3L3_cZ .INIT=16'h1248;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [10]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_7 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_8_N_3L3 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_1 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_cZ .INIT=16'hAAEA;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [8]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_RNO ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_N_3L3_0 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [8]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5 .INIT=16'h4080;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_N_3L3_0_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [6]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [7]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [6]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [7]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_N_3L3_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_N_3L3_0_cZ .INIT=16'h1248;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_RNO_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [5]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [5]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_RNO )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_5_RNO_cZ .INIT=4'h6;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_1_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [9]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_0_0 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_0 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [9]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_2 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_1_cZ .INIT=16'h4080;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [5]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_1 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1_2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_2_0 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_cZ .INIT=16'hEAAA;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_1_1_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [9]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [0]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_1_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_1_1_cZ .INIT=8'h48;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_1_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [3]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0_1 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_1_1 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_1_cZ .INIT=16'hBF7F;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_ac0_3  (
	.I0(\u_apsram_top/calib [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_c3 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_ac0_3 .INIT=16'h8000;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/WL6.un1_cs_dd3_i  (
	.I0(\u_apsram_top/config_done ),
	.I1(\u_apsram_top/init_cs ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cs_dd3_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/WL6.un1_cs_dd3_i .INIT=16'h010B;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_98_i_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [5]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [10]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [0]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_98_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_98_i_cZ .INIT=16'h0154;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_102_i_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [3]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [8]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_102_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_102_i_cZ .INIT=16'h1114;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_0_cZ[0]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [0]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_0 [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_0_cZ[0] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[1]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[1] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[2]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[2] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[3]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[3] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[4]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [4]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[4] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[5]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [5]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[5] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[6]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [6]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[6] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[7]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [7]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[7] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[8]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [8]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_cZ[8] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_qxu_cZ[9]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [9]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_qxu [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_qxu_cZ[9] .INIT=4'h4;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_233_i_cZ  (
	.I0(\u_apsram_top/cmd_en_d_i_m4 ),
	.I1(cmd_c),
	.I2(\u_apsram_top/cmd_calib ),
	.I3(\u_apsram_top/init_calib_rep1 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_233_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_233_i_cZ .INIT=16'h220A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc2_cZ  (
	.I0(\u_apsram_top/calib [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc2 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc2_cZ .INIT=16'h7F80;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6_0_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [6]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [7]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [6]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [7]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6_0_cZ .INIT=16'hEDB7;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6_1_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [6]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [7]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [6]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [7]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6_1_cZ .INIT=16'hFFFF;
MUX2_LUT5 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6_0 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6_1 ),
	.S0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_2 ),
	.O(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_NE_6 )
);
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[9]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[9] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[8]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [8]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[8] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[7]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[7] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[6]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[6] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[5]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[4]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[3]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[2]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_249_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_4 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d5_i_a2_i_o2 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_147_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_116_i_0 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx0 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0 .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx0_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx0_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_4 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_120_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_d_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_233_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_d )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_d_Z .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss8_1 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/readd [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[9]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[9] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[8]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_93_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[8] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[7]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[7] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[6]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_234_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[6] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[5]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[5] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[4]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[4] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[3]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_86_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[3] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[2]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns_i_i_a2 [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[1] .INIT=1'b0;
DFFP \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.PRESET(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state[0] .INIT=1'b1;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[10]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_ns [10]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state [10])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/c_state_Z[10] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[6]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[6] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[5]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[5] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[4]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[4] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[3]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[3] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[2]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[21]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [21]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [21])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[21] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[20]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [20]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [20])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[20] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[19]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [19]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [19])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[19] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[18]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [18]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [18])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[18] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[17]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [17]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [17])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[17] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[16]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [16]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [16])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[16] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[15]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [15]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [15])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[15] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[14]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [14]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [14])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[14] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[13]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [13]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [13])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[13] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[12]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [12]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [12])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[12] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[11]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [11]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [11])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[11] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[10]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [10]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [10])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[10] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[9]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[9] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[8]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [8]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[8] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[7]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[7] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_Z[2]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_106_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_Z[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_104_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_102_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_100_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_98_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[31]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [31]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [31])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[31] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[30]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [30]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [30])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[30] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[29]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [29]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [29])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[29] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[28]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [28]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [28])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[28] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[27]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [27]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [27])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[27] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[26]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [26]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [26])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[26] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[25]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [25]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [25])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[25] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[24]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [24]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [24])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[24] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[23]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [23]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [23])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[23] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[22]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5 [22]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [22])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_Z[22] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[4]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3 [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[4] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[3]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc3 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[3] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[2]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc2 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc1 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_ss_1_axbxc0 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[7]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[7] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[6]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[6] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[5]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[5] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[4]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[4] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[3]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[3] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[2]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[22]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [22]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[22] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[21]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [21]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[21] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[20]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [20]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[20] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[19]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [19]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[19] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[18]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [18]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[18] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[17]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [17]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[17] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[16]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [16]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[16] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[15]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [15]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[15] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[14]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [14]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[14] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[13]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [13]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[13] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[12]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [12]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[12] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[11]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [11]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[11] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[10]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [10]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[10] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[9]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[9] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[8]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [8]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[8] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[5]  (
	.D(\u_apsram_top/addr_d [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[5] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[4]  (
	.D(\u_apsram_top/addr_d [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[4] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[3]  (
	.D(\u_apsram_top/addr_d [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[3] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[2]  (
	.D(\u_apsram_top/addr_d [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[1]  (
	.D(\u_apsram_top/addr_d [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[0]  (
	.D(\u_apsram_top/addr_d [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[31]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [31]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[31] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[30]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [30]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[30] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[29]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [29]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[29] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[28]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [28]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[28] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[27]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [27]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[27] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[26]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [26]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[26] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[25]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [25]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[25] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[24]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [24]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[24] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[23]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4 [23]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_Z[23] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0_0 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d[3]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d[3] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d[2]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d[0]  (
	.D(\u_apsram_top/wr_en_d ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[15]  (
	.D(\u_apsram_top/addr_d [15]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [15])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[15] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[14]  (
	.D(\u_apsram_top/addr_d [14]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [14])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[14] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[13]  (
	.D(\u_apsram_top/addr_d [13]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [13])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[13] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[12]  (
	.D(\u_apsram_top/addr_d [12]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [12])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[12] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[11]  (
	.D(\u_apsram_top/addr_d [11]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [11])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[11] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[10]  (
	.D(\u_apsram_top/addr_d [10]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [10])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[10] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[9]  (
	.D(\u_apsram_top/addr_d [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[9] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[8]  (
	.D(\u_apsram_top/addr_d [8]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[8] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[7]  (
	.D(\u_apsram_top/addr_d [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[7] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[6]  (
	.D(\u_apsram_top/addr_d [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_Z[6] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_Z[4]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_Z[4] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_Z[3]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_Z[3] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_Z[2]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_Z[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[9]  (
	.D(\u_apsram_top/burst_num_d [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/cmd_en_d_i_m4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[9] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[8]  (
	.D(\u_apsram_top/burst_num_d [8]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/cmd_en_d_i_m4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[8] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[7]  (
	.D(\u_apsram_top/burst_num_d [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/cmd_en_d_i_m4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[7] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[6]  (
	.D(\u_apsram_top/burst_num_d [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/cmd_en_d_i_m4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[6] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[5]  (
	.D(\u_apsram_top/burst_num_d [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/cmd_en_d_i_m4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[4]  (
	.D(\u_apsram_top/burst_num_d [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/cmd_en_d_i_m4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[3]  (
	.D(\u_apsram_top/burst_num_d [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/cmd_en_d_i_m4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[2]  (
	.D(\u_apsram_top/burst_num_d [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/cmd_en_d_i_m4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[1]  (
	.D(\u_apsram_top/burst_num_d [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/cmd_en_d_i_m4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[0]  (
	.D(\u_apsram_top/burst_num_d [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/cmd_en_d_i_m4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_Z[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[8]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_224_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[8] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[7]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_225_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[7] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[6]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_226_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[6] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[5]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_227_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[4]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_228_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[3]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_229_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[2]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_230_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_231_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/N_232_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[31]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [31]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [31])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[31] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[30]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [30]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [30])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[30] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[29]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [29]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [29])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[29] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[28]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [28]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [28])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[28] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[27]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [27]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [27])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[27] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[26]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [26]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [26])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[26] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[25]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [25]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [25])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[25] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[24]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [24]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [24])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[24] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[23]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [23]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [23])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[23] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[22]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [22]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [22])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[22] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[21]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [21]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [21])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[21] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[20]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [20]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [20])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[20] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[19]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [19]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [19])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[19] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[18]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [18]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [18])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[18] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[17]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [17]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [17])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[17] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[16]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6 [16]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cmd_read_d ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [16])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_Z[16] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done5 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0_0 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_Z .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done6 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/g0 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_Z .INIT=1'b0;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_s_9_0  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [9]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_8 ),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_s_9_0_COUT ),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_s_9_0 .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_8_0  (
	.I0(VCC),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [8]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_7 ),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_8 ),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_8_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_7_0  (
	.I0(VCC),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [7]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_6 ),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_7 ),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_7_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_6_0  (
	.I0(VCC),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [6]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_5 ),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_6 ),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_6_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_5_0  (
	.I0(VCC),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [5]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_4 ),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_5 ),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_5_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_4_0  (
	.I0(VCC),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_3 ),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_4 ),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_4_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_3_0  (
	.I0(VCC),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_2 ),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_3 ),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_3_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_2_0  (
	.I0(VCC),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_1 ),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_2 ),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_2_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_1_0  (
	.I0(VCC),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_0 ),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_1 ),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_1_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_0_0  (
	.I0(VCC),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_0 ),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4 [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_burst_cnt_1_a_4_cry_0_0 .ALU_MODE=1;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s_0[9]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_qxu [9]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [8]),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s_0_COUT [9]),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [9])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s_0[9] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[8]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [8]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [7]),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [8]),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [8])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[8] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[7]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [7]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [6]),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [7]),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[7] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[6]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [6]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [5]),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [6]),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[6] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[5]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [5]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [4]),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [5]),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[5] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[4]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [3]),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [4]),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[3]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [2]),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [3]),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[2]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [1]),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [2]),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[1]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [0]),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [1]),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[0]  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0_RNO_0 [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_rdy_d_i ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry [0]),
	.SUM(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_s [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_cry_0[0] .ALU_MODE=0;
OSER4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen  (
	.D0(\u_apsram_top/Tvcs_done ),
	.D1(GND),
	.D2(\u_apsram_top/Tvcs_done ),
	.D3(GND),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_apsram_top/u_psram_wd/clk_out [0]),
	.Q1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_u_ck_gen )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .LSREN="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .HWL="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .TXCLK_POL=1'b0;
IDES4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4  (
	.D(\u_apsram_top/u_psram_wd/in_dq_p [2]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.CALIB(\u_apsram_top/calib [0]),
	.Q0(\u_apsram_top/rd_data_d0 [26]),
	.Q1(\u_apsram_top/rd_data_d0 [18]),
	.Q2(\u_apsram_top/rd_data_d0 [10]),
	.Q3(\u_apsram_top/rd_data_d0 [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .LSREN="true";
IDES4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4  (
	.D(\u_apsram_top/u_psram_wd/in_dq_p [4]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.CALIB(\u_apsram_top/calib [0]),
	.Q0(\u_apsram_top/rd_data_d0 [28]),
	.Q1(\u_apsram_top/rd_data_d0 [20]),
	.Q2(\u_apsram_top/rd_data_d0 [12]),
	.Q3(\u_apsram_top/rd_data_d0 [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .LSREN="true";
IDES4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4  (
	.D(\u_apsram_top/u_psram_wd/in_dq_p [5]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.CALIB(\u_apsram_top/calib [0]),
	.Q0(\u_apsram_top/rd_data_d0 [29]),
	.Q1(\u_apsram_top/rd_data_d0 [21]),
	.Q2(\u_apsram_top/rd_data_d0 [13]),
	.Q3(\u_apsram_top/rd_data_d0 [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .LSREN="true";
IDES4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4  (
	.D(\u_apsram_top/u_psram_wd/in_dq_p [0]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.CALIB(\u_apsram_top/calib [0]),
	.Q0(\u_apsram_top/rd_data_d0 [24]),
	.Q1(\u_apsram_top/rd_data_d0 [16]),
	.Q2(\u_apsram_top/rd_data_d0 [8]),
	.Q3(\u_apsram_top/rd_data_d0 [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .LSREN="true";
IDES4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4  (
	.D(\u_apsram_top/u_psram_wd/in_dq_p [7]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.CALIB(\u_apsram_top/calib [0]),
	.Q0(\u_apsram_top/rd_data_d0 [31]),
	.Q1(\u_apsram_top/rd_data_d0 [23]),
	.Q2(\u_apsram_top/rd_data_d0 [15]),
	.Q3(\u_apsram_top/rd_data_d0 [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .LSREN="true";
IDES4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4  (
	.D(\u_apsram_top/u_psram_wd/in_dq_p [3]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.CALIB(\u_apsram_top/calib [0]),
	.Q0(\u_apsram_top/rd_data_d0 [27]),
	.Q1(\u_apsram_top/rd_data_d0 [19]),
	.Q2(\u_apsram_top/rd_data_d0 [11]),
	.Q3(\u_apsram_top/rd_data_d0 [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .LSREN="true";
IDES4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4  (
	.D(\u_apsram_top/u_psram_wd/in_dq_p [1]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.CALIB(\u_apsram_top/calib [0]),
	.Q0(\u_apsram_top/rd_data_d0 [25]),
	.Q1(\u_apsram_top/rd_data_d0 [17]),
	.Q2(\u_apsram_top/rd_data_d0 [9]),
	.Q3(\u_apsram_top/rd_data_d0 [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .LSREN="true";
IDES4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4  (
	.D(\u_apsram_top/u_psram_wd/in_dq_p [6]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.CALIB(\u_apsram_top/calib [0]),
	.Q0(\u_apsram_top/rd_data_d0 [30]),
	.Q1(\u_apsram_top/rd_data_d0 [22]),
	.Q2(\u_apsram_top/rd_data_d0 [14]),
	.Q3(\u_apsram_top/rd_data_d0 [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .LSREN="true";
OSER4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4  (
	.D0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15]),
	.D1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14]),
	.D2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13]),
	.D3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.TX0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_mux_i ),
	.TX1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_mux_i ),
	.Q0(\u_apsram_top/u_psram_wd/oser4_dq [3]),
	.Q1(\u_apsram_top/u_psram_wd/oser4_dqts [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .LSREN="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .HWL="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4  (
	.D0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19]),
	.D1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18]),
	.D2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17]),
	.D3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.TX0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_mux_i ),
	.TX1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_mux_i ),
	.Q0(\u_apsram_top/u_psram_wd/oser4_dq [4]),
	.Q1(\u_apsram_top/u_psram_wd/oser4_dqts [4])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .LSREN="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .HWL="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4  (
	.D0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27]),
	.D1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26]),
	.D2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25]),
	.D3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.TX0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_mux_i ),
	.TX1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_mux_i ),
	.Q0(\u_apsram_top/u_psram_wd/oser4_dq [6]),
	.Q1(\u_apsram_top/u_psram_wd/oser4_dqts [6])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .LSREN="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .HWL="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4  (
	.D0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7]),
	.D1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6]),
	.D2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5]),
	.D3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.TX0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_mux_i ),
	.TX1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_mux_i ),
	.Q0(\u_apsram_top/u_psram_wd/oser4_dq [1]),
	.Q1(\u_apsram_top/u_psram_wd/oser4_dqts [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .LSREN="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .HWL="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4  (
	.D0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3]),
	.D1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2]),
	.D2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1]),
	.D3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.TX0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_mux_i ),
	.TX1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_mux_i ),
	.Q0(\u_apsram_top/u_psram_wd/oser4_dq [0]),
	.Q1(\u_apsram_top/u_psram_wd/oser4_dqts [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .LSREN="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .HWL="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4  (
	.D0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31]),
	.D1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30]),
	.D2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29]),
	.D3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.TX0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_mux_i ),
	.TX1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_mux_i ),
	.Q0(\u_apsram_top/u_psram_wd/oser4_dq [7]),
	.Q1(\u_apsram_top/u_psram_wd/oser4_dqts [7])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .LSREN="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .HWL="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4  (
	.D0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23]),
	.D1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22]),
	.D2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21]),
	.D3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.TX0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_mux_i ),
	.TX1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_mux_i ),
	.Q0(\u_apsram_top/u_psram_wd/oser4_dq [5]),
	.Q1(\u_apsram_top/u_psram_wd/oser4_dqts [5])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .LSREN="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .HWL="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4  (
	.D0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11]),
	.D1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10]),
	.D2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9]),
	.D3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.TX0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_mux_i ),
	.TX1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_mux_i ),
	.Q0(\u_apsram_top/u_psram_wd/oser4_dq [2]),
	.Q1(\u_apsram_top/u_psram_wd/oser4_dqts [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .LSREN="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .HWL="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4  (
	.D0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cs_dd0_i ),
	.D1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_i ),
	.D2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_i ),
	.D3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/un1_cs_dd3_i ),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_apsram_top/u_psram_wd/wr_cs [0]),
	.Q1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_Q1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .LSREN="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .HWL="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .TXCLK_POL=1'b0;
OSER4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4  (
	.D0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [3]),
	.D1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [2]),
	.D2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [1]),
	.D3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [0]),
	.PCLK(\u_apsram_top/clk_outz ),
	.FCLK(\u_apsram_top/clk_x2 ),
	.RESET(\u_apsram_top/ddr_rsti ),
	.TX0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1_i ),
	.TX1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1_i ),
	.Q0(\u_apsram_top/u_psram_wd/o_dm [0]),
	.Q1(\u_apsram_top/u_psram_wd/o_dmts [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .GSREN="false";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .LSREN="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .HWL="true";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .TXCLK_POL=1'b0;
INV \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_RNO[0]  (
	.I(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0]),
	.O(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_i [0])
);
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_NE_i_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_3 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_0 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_1 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_2 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_NE_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_NE_i_cZ .INIT=16'h0002;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_i_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [3]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_1 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_c3 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_i )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_i_cZ .INIT=16'h1221;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_3_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [3]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/un1_WrEn ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [3]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_3 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_3_cZ .INIT=16'h569A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_1_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [1]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/un1_WrEn ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [1]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_1_cZ .INIT=16'h569A;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_2_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [2]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/un1_WrEn ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [2]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_2 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_2_cZ .INIT=16'h569A;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_c3_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [2]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_c2 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_c3 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_c3_cZ .INIT=8'h8E;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_axbxc3  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [1]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [2]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [3]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_c1 ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_axbxc3 .INIT=16'h78F0;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_1_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [2]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_0 ),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_c2 ),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_1_cZ .INIT=16'hEDDE;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_axbxc2  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Q_r26 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [1]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_axbxc2 .INIT=16'h7F80;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_0_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0]),
	.I3(\u_apsram_top/wr_en_d ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_0_cZ .INIT=16'h693C;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_c2_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [1]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_c2 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_c2_cZ .INIT=16'h08CE;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc_axbxc3  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [1]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [2]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc_axbxc3 .INIT=16'h7F80;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_axbxc1  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [1]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_axbxc1 .INIT=16'hB4F0;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_0_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Q_r26 ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4 [1]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_0 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_0_cZ .INIT=16'h9F6F;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/un1_WrEn_cZ  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full ),
	.I2(wr_en_c),
	.I3(\u_apsram_top/wr_en_calib ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/un1_WrEn )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/un1_WrEn_cZ .INIT=16'h3120;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_axbxc1  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [1]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0]),
	.I3(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4 [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_a_4_axbxc1 .INIT=16'hC639;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc_axbxc2  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [1]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [2]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc_axbxc2 .INIT=8'h78;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_axbxc0  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_axbxc0 .INIT=8'h9C;
LUT3 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_ac0  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [0]),
	.I2(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_c1 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_ac0 .INIT=8'h40;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Q_r26_cZ  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_Z [3]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Q_r26 )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Q_r26_cZ .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_RNI9KKK  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_DO_Z [32]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_RNI9KKK .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_RNI9KKK_0  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_DO_Z [33]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_RNI9KKK_0 .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_RNI9KKK_1  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_DO_Z [34]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_RNI9KKK_1 .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_RNI9KKK_2  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_DO_Z [35]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_RNI9KKK_2 .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc_axbxc1  (
	.I0(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0]),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [1]),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc_axbxc1 .INIT=4'h6;
LUT4 \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_wenp_cZ  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full ),
	.I2(wr_en_c),
	.I3(\u_apsram_top/wr_en_calib ),
	.F(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_wenp )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_wenp_cZ .INIT=16'h3120;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_NE_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full_Z .INIT=1'b0;
DFFP \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty_Z  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_NE_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.PRESET(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty_Z .INIT=1'b1;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Q_r2_rst  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Q_r26 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/Q_r2_rst )
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Q_r2_rst .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_Z[3]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/un1_WrEn ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_Z[2]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/un1_WrEn ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_inc [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/un1_WrEn ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_i [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/un1_WrEn ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_Z[3]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [3])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_Z[3] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_Z[2]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [2])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_Z[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_Z[1]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [1])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_Z[0]  (
	.D(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [0])
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_Z[0] .INIT=1'b0;
SDPX9B \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0  (
	.CLKA(\u_apsram_top/clk_outz ),
	.CEA(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_wenp ),
	.RESETA(GND),
	.CLKB(\u_apsram_top/clk_outz ),
	.CEB(\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Q_r26 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\u_apsram_top/un3_data_mask_d [3:0], \u_apsram_top/wr_data_d [31], \u_apsram_top/wr_data_d [23], \u_apsram_top/wr_data_d [15], \u_apsram_top/wr_data_d [7], \u_apsram_top/wr_data_d [30], \u_apsram_top/wr_data_d [22], \u_apsram_top/wr_data_d [14], \u_apsram_top/wr_data_d [6], \u_apsram_top/wr_data_d [29], \u_apsram_top/wr_data_d [21], \u_apsram_top/wr_data_d [13], \u_apsram_top/wr_data_d [5], \u_apsram_top/wr_data_d [28], \u_apsram_top/wr_data_d [20], \u_apsram_top/wr_data_d [12], \u_apsram_top/wr_data_d [4], \u_apsram_top/wr_data_d [27], \u_apsram_top/wr_data_d [19], \u_apsram_top/wr_data_d [11], \u_apsram_top/wr_data_d [3], \u_apsram_top/wr_data_d [26], \u_apsram_top/wr_data_d [18], \u_apsram_top/wr_data_d [10], \u_apsram_top/wr_data_d [2], \u_apsram_top/wr_data_d [25], \u_apsram_top/wr_data_d [17], \u_apsram_top/wr_data_d [9], \u_apsram_top/wr_data_d [1], \u_apsram_top/wr_data_d [24], \u_apsram_top/wr_data_d [16], \u_apsram_top/wr_data_d [8], \u_apsram_top/wr_data_d [0]}),
	.ADA({GND, GND, GND, GND, GND, GND, \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [2:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, GND, GND, GND, GND, \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [2:0], GND, GND, GND, GND, GND}),
	.DO({\u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_DO_Z [35:32], \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_mem_0_0_DO [31:0]})
);
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0 .READ_MODE=1'b0;
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0 .BIT_WIDTH_0=36;
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0 .BIT_WIDTH_1=36;
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0 .RESET_MODE="SYNC";
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0 .BLK_SEL_0=3'b000;
defparam \u_apsram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0 .BLK_SEL_1=3'b000;
INV \u_apsram_top/u_psram_init/c_state_i[14]  (
	.I(\u_apsram_top/u_psram_init/c_state [14]),
	.O(\u_apsram_top/u_psram_init/read_cnt_scalar )
);
INV \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0_RNO[0]  (
	.I(\u_apsram_top/u_psram_init.read_over ),
	.O(\u_apsram_top/u_psram_init/read_over_i )
);
INV \u_apsram_top/u_psram_init/read_calibration[0].calib_RNO[0]  (
	.I(\u_apsram_top/u_psram_init/calib_done [0]),
	.O(\u_apsram_top/u_psram_init/calib_done_i [0])
);
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[0]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [0]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [0]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [8]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[0] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[1]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [1]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [8]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [1]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[1] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[11]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [11]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [11]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [1]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [11])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[11] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[16]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [16]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [0]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [24]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [16])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[16] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[22]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [22]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [26]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [22]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [22])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[22] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[23]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [23]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [23]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [26]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [23])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[23] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[2]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [2]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [0]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [11]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[2] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[3]  (
	.I0(\u_apsram_top/u_psram_init/N_69 ),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [11]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [1]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [3])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[3] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[4]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [4]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [8]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [22]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [4])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[4] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[5]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [5]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [8]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [23]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [5])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[5] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[6]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [6]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [11]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [22]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [6])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[6] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[7]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [7]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [23]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [11]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [7])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[7] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[8]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [8]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [0]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [8]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [8])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[8] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[9]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [9]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [8]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [1]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [9])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[9] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[10]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [10]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [0]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [11]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [10])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[10] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[12]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [12]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [8]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [22]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [12])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[12] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[13]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [13]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [8]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [23]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [13])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[13] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[14]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [14]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [11]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [22]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [14])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[14] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[15]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [15]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [23]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [11]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [15])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[15] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[17]  (
	.I0(\u_apsram_top/u_psram_init/N_82 ),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [24]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [1]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [17])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[17] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[18]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [18]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [0]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [26]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [18])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[18] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[19]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [19]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [26]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [1]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [19])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[19] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[20]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [20]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [24]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [22]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [20])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[20] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[21]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [21]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [23]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [24]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [21])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[21] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[24]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [24]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [0]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [24]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [24])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[24] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[25]  (
	.I0(\u_apsram_top/u_psram_init/N_96 ),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [24]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [1]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [25])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[25] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[26]  (
	.I0(\u_apsram_top/u_psram_init/N_97 ),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [0]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [26]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [26])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[26] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[27]  (
	.I0(\u_apsram_top/u_psram_init/N_98 ),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [26]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [1]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [27])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[27] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[28]  (
	.I0(\u_apsram_top/u_psram_init/N_99 ),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [24]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [22]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [28])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[28] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[29]  (
	.I0(\u_apsram_top/u_psram_init/N_100 ),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [23]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [24]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [29])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[29] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[30]  (
	.I0(\u_apsram_top/u_psram_init/N_101 ),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [26]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [22]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [30])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[30] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[31]  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2 [31]),
	.I1(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [23]),
	.I3(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [26]),
	.F(\u_apsram_top/u_psram_init/id_reg_4 [31])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0[31] .INIT=16'hEAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc7  (
	.I0(\u_apsram_top/u_psram_init/add_cnt0 [5]),
	.I1(\u_apsram_top/u_psram_init/add_cnt0 [6]),
	.I2(\u_apsram_top/u_psram_init/add_cnt0 [7]),
	.I3(\u_apsram_top/u_psram_init/add_cnt0_3_c5 ),
	.F(\u_apsram_top/u_psram_init/add_cnt0_3 [7])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc7 .INIT=16'h78F0;
LUT4 \u_apsram_top/u_psram_init/N_170_i_cZ  (
	.I0(\u_apsram_top/u_psram_init/N_310 ),
	.I1(\u_apsram_top/u_psram_init/c_state [15]),
	.I2(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/N_170_i )
);
defparam \u_apsram_top/u_psram_init/N_170_i_cZ .INIT=16'hF444;
LUT4 \u_apsram_top/u_psram_init/N_13_i_cZ  (
	.I0(\u_apsram_top/u_psram_init/N_310 ),
	.I1(\u_apsram_top/u_psram_init/c_state [15]),
	.I2(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/N_13_i )
);
defparam \u_apsram_top/u_psram_init/N_13_i_cZ .INIT=16'h0444;
LUT4 \u_apsram_top/u_psram_init/N_208_i_cZ  (
	.I0(\u_apsram_top/u_psram_init/N_212 ),
	.I1(\u_apsram_top/u_psram_init/cmd_en_calib ),
	.I2(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [1]),
	.I3(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [2]),
	.F(\u_apsram_top/u_psram_init/N_208_i )
);
defparam \u_apsram_top/u_psram_init/N_208_i_cZ .INIT=16'h3121;
LUT4 \u_apsram_top/u_psram_init/N_184_i_cZ  (
	.I0(\u_apsram_top/u_psram_init/waite_cnt8 ),
	.I1(\u_apsram_top/u_psram_init/waite_cnt [0]),
	.I2(\u_apsram_top/u_psram_init/waite_cnt [1]),
	.I3(\u_apsram_top/u_psram_init/waite_cnt_3_i_1 [1]),
	.F(\u_apsram_top/u_psram_init/N_184_i )
);
defparam \u_apsram_top/u_psram_init/N_184_i_cZ .INIT=16'h0054;
LUT4 \u_apsram_top/u_psram_init/N_149_i_cZ  (
	.I0(\u_apsram_top/u_psram_init/N_197 ),
	.I1(\u_apsram_top/u_psram_init/N_254 ),
	.I2(\u_apsram_top/u_psram_init/c_state [3]),
	.I3(\u_apsram_top/u_psram_init/c_state [4]),
	.F(\u_apsram_top/u_psram_init/N_149_i )
);
defparam \u_apsram_top/u_psram_init/N_149_i_cZ .INIT=16'hF350;
LUT3 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc6  (
	.I0(\u_apsram_top/u_psram_init/add_cnt0 [5]),
	.I1(\u_apsram_top/u_psram_init/add_cnt0 [6]),
	.I2(\u_apsram_top/u_psram_init/add_cnt0_3_c5 ),
	.F(\u_apsram_top/u_psram_init/add_cnt0_3 [6])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc6 .INIT=8'h6C;
LUT4 \u_apsram_top/u_psram_init/N_186_i_cZ  (
	.I0(\u_apsram_top/u_psram_init/N_187 ),
	.I1(\u_apsram_top/u_psram_init/N_196 ),
	.I2(\u_apsram_top/u_psram_init/waite_cnt8 ),
	.I3(\u_apsram_top/u_psram_init/waite_cnt [2]),
	.F(\u_apsram_top/u_psram_init/N_186_i )
);
defparam \u_apsram_top/u_psram_init/N_186_i_cZ .INIT=16'h0F04;
LUT4 \u_apsram_top/u_psram_init/N_209_i_cZ  (
	.I0(\u_apsram_top/u_psram_init/N_211 ),
	.I1(\u_apsram_top/u_psram_init/N_214 ),
	.I2(\u_apsram_top/u_psram_init/cmd_en_calib ),
	.I3(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [0]),
	.F(\u_apsram_top/u_psram_init/N_209_i )
);
defparam \u_apsram_top/u_psram_init/N_209_i_cZ .INIT=16'h0B05;
LUT3 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc0  (
	.I0(\u_apsram_top/u_psram_init/c_state [16]),
	.I1(\u_apsram_top/u_psram_init/add_cnt06_0 ),
	.I2(\u_apsram_top/u_psram_init/add_cnt06_NE ),
	.F(\u_apsram_top/u_psram_init/add_cnt0_3 [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc0 .INIT=8'h6C;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc5  (
	.I0(\u_apsram_top/u_psram_init/add_cnt0 [5]),
	.I1(\u_apsram_top/u_psram_init/add_cnt0_3_c5 ),
	.F(\u_apsram_top/u_psram_init/add_cnt0_3 [5])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc5 .INIT=4'h6;
LUT4 \u_apsram_top/u_psram_init/waite_cnt_3_cZ[0]  (
	.I0(\u_apsram_top/u_psram_init/N_196 ),
	.I1(\u_apsram_top/u_psram_init/waite_cnt8 ),
	.I2(\u_apsram_top/u_psram_init/waite_cnt [0]),
	.I3(\u_apsram_top/u_psram_init/waite_cnt_3_0 [0]),
	.F(\u_apsram_top/u_psram_init/waite_cnt_3 [0])
);
defparam \u_apsram_top/u_psram_init/waite_cnt_3_cZ[0] .INIT=16'hFF10;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[0]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [0]),
	.I2(\u_apsram_top/u_psram_init/id_reg [1]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[0] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[1]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [1]),
	.I2(\u_apsram_top/u_psram_init/id_reg [2]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[1] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[11]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [11]),
	.I2(\u_apsram_top/u_psram_init/id_reg [12]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [11])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[11] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[16]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [16]),
	.I2(\u_apsram_top/u_psram_init/id_reg [17]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [16])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[16] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[22]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [22]),
	.I2(\u_apsram_top/u_psram_init/id_reg [23]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [22])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[22] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[23]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [23]),
	.I2(\u_apsram_top/u_psram_init/id_reg [24]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [23])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[23] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[2]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [2]),
	.I2(\u_apsram_top/u_psram_init/id_reg [3]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[2] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[3]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [3]),
	.I2(\u_apsram_top/u_psram_init/id_reg [4]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/N_69 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[3] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[4]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [4]),
	.I2(\u_apsram_top/u_psram_init/id_reg [5]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [4])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[4] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[5]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [5]),
	.I2(\u_apsram_top/u_psram_init/id_reg [6]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [5])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[5] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[6]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [6]),
	.I2(\u_apsram_top/u_psram_init/id_reg [7]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [6])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[6] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[7]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [7]),
	.I2(\u_apsram_top/u_psram_init/id_reg [8]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [7])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[7] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[8]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [8]),
	.I2(\u_apsram_top/u_psram_init/id_reg [9]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [8])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[8] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[9]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [9]),
	.I2(\u_apsram_top/u_psram_init/id_reg [10]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [9])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[9] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[10]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [10]),
	.I2(\u_apsram_top/u_psram_init/id_reg [11]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [10])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[10] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[12]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [12]),
	.I2(\u_apsram_top/u_psram_init/id_reg [13]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [12])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[12] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[13]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [13]),
	.I2(\u_apsram_top/u_psram_init/id_reg [14]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [13])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[13] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[14]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [14]),
	.I2(\u_apsram_top/u_psram_init/id_reg [15]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [14])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[14] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[15]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [15]),
	.I2(\u_apsram_top/u_psram_init/id_reg [16]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [15])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[15] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[17]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [17]),
	.I2(\u_apsram_top/u_psram_init/id_reg [18]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/N_82 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[17] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[18]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [18]),
	.I2(\u_apsram_top/u_psram_init/id_reg [19]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [18])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[18] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[19]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [19]),
	.I2(\u_apsram_top/u_psram_init/id_reg [20]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [19])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[19] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[20]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [20]),
	.I2(\u_apsram_top/u_psram_init/id_reg [21]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [20])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[20] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[21]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [21]),
	.I2(\u_apsram_top/u_psram_init/id_reg [22]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [21])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[21] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[24]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [24]),
	.I2(\u_apsram_top/u_psram_init/id_reg [25]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_m2 [24])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[24] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[25]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [25]),
	.I2(\u_apsram_top/u_psram_init/id_reg [26]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/N_96 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[25] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[26]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [26]),
	.I2(\u_apsram_top/u_psram_init/id_reg [27]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/N_97 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[26] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[27]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [27]),
	.I2(\u_apsram_top/u_psram_init/id_reg [28]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/N_98 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[27] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[28]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [28]),
	.I2(\u_apsram_top/u_psram_init/id_reg [29]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/N_99 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[28] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[29]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [29]),
	.I2(\u_apsram_top/u_psram_init/id_reg [30]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/N_100 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[29] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[30]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [30]),
	.I2(\u_apsram_top/u_psram_init/id_reg [31]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/N_101 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_m2[30] .INIT=16'hD8F0;
LUT4 \u_apsram_top/u_psram_init/cmd13_i_cZ  (
	.I0(\u_apsram_top/u_psram_init/N_197_0 ),
	.I1(\u_apsram_top/u_psram_init/N_200 ),
	.I2(\u_apsram_top/u_psram_init/N_425 ),
	.I3(\u_apsram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_apsram_top/u_psram_init/cmd13_i )
);
defparam \u_apsram_top/u_psram_init/cmd13_i_cZ .INIT=16'h2F1F;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE_i  (
	.I0(\u_apsram_top/u_psram_init/add_cnt06_NE_0 ),
	.I1(\u_apsram_top/u_psram_init/add_cnt06_NE_1 ),
	.I2(\u_apsram_top/u_psram_init/add_cnt06_NE_2 ),
	.I3(\u_apsram_top/u_psram_init/add_cnt06_NE_3 ),
	.F(\u_apsram_top/u_psram_init/add_cnt06_NE_i )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE_i .INIT=16'h0001;
LUT2 \u_apsram_top/u_psram_init/n_state_1_sqmuxa_2_i_a2_RNI6S1I  (
	.I0(\u_apsram_top/u_psram_init/N_254 ),
	.I1(\u_apsram_top/u_psram_init/c_state [4]),
	.F(\u_apsram_top/u_psram_init/N_193_i )
);
defparam \u_apsram_top/u_psram_init/n_state_1_sqmuxa_2_i_a2_RNI6S1I .INIT=4'h4;
LUT4 \u_apsram_top/u_psram_init/N_181_i_cZ  (
	.I0(\u_apsram_top/u_psram_init/MR_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/MR_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/N_190 ),
	.I3(\u_apsram_top/u_psram_init/N_195 ),
	.F(\u_apsram_top/u_psram_init/N_181_i )
);
defparam \u_apsram_top/u_psram_init/N_181_i_cZ .INIT=16'h00EC;
LUT4 \u_apsram_top/u_psram_init/N_146_i_cZ  (
	.I0(\u_apsram_top/Tvcs_done ),
	.I1(\u_apsram_top/u_psram_init/N_191 ),
	.I2(\u_apsram_top/u_psram_init/c_state [1]),
	.I3(\u_apsram_top/u_psram_init/c_state [2]),
	.F(\u_apsram_top/u_psram_init/N_146_i )
);
defparam \u_apsram_top/u_psram_init/N_146_i_cZ .INIT=16'hFCA0;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_cZ[5]  (
	.I0(\u_apsram_top/u_psram_init/N_192 ),
	.I1(\u_apsram_top/u_psram_init/c_state [5]),
	.I2(\u_apsram_top/u_psram_init/c_state_ns_a4_0_1_0 [5]),
	.I3(\u_apsram_top/u_psram_init/c_state_ns_a4_0_2_0 [5]),
	.F(\u_apsram_top/u_psram_init/c_state_ns [5])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[5] .INIT=16'hF888;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].delay_wait_over4_0_a2_0_a2  (
	.I0(\u_apsram_top/u_psram_init/N_310 ),
	.I1(\u_apsram_top/u_psram_init/c_state [15]),
	.F(\u_apsram_top/u_psram_init/delay_wait_over4 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].delay_wait_over4_0_a2_0_a2 .INIT=4'h8;
LUT3 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2[31]  (
	.I0(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I1(\u_apsram_top/u_psram_init/id_reg [31]),
	.I2(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2 [31])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2[31] .INIT=8'h80;
LUT3 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_2[0]  (
	.I0(\u_apsram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I2(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_2[0] .INIT=8'h40;
LUT3 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_2[8]  (
	.I0(\u_apsram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_apsram_top/u_psram_init/id_reg43_1 ),
	.I2(\u_apsram_top/u_psram_init/check_cnt_scalar ),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_2 [8])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_2[8] .INIT=8'h80;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr_3_0[2]  (
	.I0(\u_apsram_top/u_psram_init/N_212 ),
	.I1(\u_apsram_top/u_psram_init/cmd_en_calib ),
	.I2(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [1]),
	.I3(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [2]),
	.F(\u_apsram_top/u_psram_init/wr_ptr_3 [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr_3_0[2] .INIT=16'h3310;
LUT4 \u_apsram_top/u_psram_init/cmd_en_2_0  (
	.I0(\u_apsram_top/u_psram_init/N_197_0 ),
	.I1(\u_apsram_top/u_psram_init/N_200 ),
	.I2(\u_apsram_top/u_psram_init/N_425 ),
	.I3(\u_apsram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_apsram_top/u_psram_init/cmd_en_2 )
);
defparam \u_apsram_top/u_psram_init/cmd_en_2_0 .INIT=16'hD0F1;
LUT4 \u_apsram_top/u_psram_init/cmd10_0_a3  (
	.I0(\u_apsram_top/u_psram_init/N_200 ),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_apsram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_apsram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_apsram_top/u_psram_init/cmd10 )
);
defparam \u_apsram_top/u_psram_init/cmd10_0_a3 .INIT=16'h0100;
LUT4 \u_apsram_top/u_psram_init/cmd12_0_a3  (
	.I0(\u_apsram_top/u_psram_init/N_200 ),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_apsram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_apsram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_apsram_top/u_psram_init/cmd12 )
);
defparam \u_apsram_top/u_psram_init/cmd12_0_a3 .INIT=16'h1000;
LUT3 \u_apsram_top/u_psram_init/tvcs_cnt8_cZ  (
	.I0(\u_apsram_top/u_psram_init/Tvcs_done2 ),
	.I1(\u_apsram_top/u_psram_init/c_state [1]),
	.I2(\u_apsram_top/u_psram_init/ready_d [1]),
	.F(\u_apsram_top/u_psram_init/tvcs_cnt8 )
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt8_cZ .INIT=8'h40;
LUT4 \u_apsram_top/u_psram_init/waite_cnt_3_0_cZ[0]  (
	.I0(\u_apsram_top/u_psram_init/N_188 ),
	.I1(\u_apsram_top/u_psram_init/N_190 ),
	.I2(\u_apsram_top/u_psram_init/c_state [10]),
	.I3(\u_apsram_top/u_psram_init/waite_cnt_3_0_0_tz [0]),
	.F(\u_apsram_top/u_psram_init/waite_cnt_3_0 [0])
);
defparam \u_apsram_top/u_psram_init/waite_cnt_3_0_cZ[0] .INIT=16'hAA20;
LUT4 \u_apsram_top/u_psram_init/init_dq_5_0[22]  (
	.I0(\u_apsram_top/u_psram_init/MR_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/MR_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/N_190 ),
	.I3(\u_apsram_top/u_psram_init/c_state [3]),
	.F(\u_apsram_top/u_psram_init/init_dq_5 [22])
);
defparam \u_apsram_top/u_psram_init/init_dq_5_0[22] .INIT=16'hFF10;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_cZ[10]  (
	.I0(\u_apsram_top/u_psram_init/N_191 ),
	.I1(\u_apsram_top/u_psram_init/N_192 ),
	.I2(\u_apsram_top/u_psram_init/c_state [9]),
	.I3(\u_apsram_top/u_psram_init/c_state [10]),
	.F(\u_apsram_top/u_psram_init/c_state_ns [10])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[10] .INIT=16'hBA30;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_cZ[9]  (
	.I0(\u_apsram_top/u_psram_init/N_191 ),
	.I1(\u_apsram_top/u_psram_init/N_192 ),
	.I2(\u_apsram_top/u_psram_init/c_state [8]),
	.I3(\u_apsram_top/u_psram_init/c_state [9]),
	.F(\u_apsram_top/u_psram_init/c_state_ns [9])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[9] .INIT=16'hDC50;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_cZ[8]  (
	.I0(\u_apsram_top/u_psram_init/N_191 ),
	.I1(\u_apsram_top/u_psram_init/N_192 ),
	.I2(\u_apsram_top/u_psram_init/c_state [7]),
	.I3(\u_apsram_top/u_psram_init/c_state [8]),
	.F(\u_apsram_top/u_psram_init/c_state_ns [8])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[8] .INIT=16'hBA30;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_cZ[7]  (
	.I0(\u_apsram_top/u_psram_init/N_191 ),
	.I1(\u_apsram_top/u_psram_init/N_192 ),
	.I2(\u_apsram_top/u_psram_init/c_state [6]),
	.I3(\u_apsram_top/u_psram_init/c_state [7]),
	.F(\u_apsram_top/u_psram_init/c_state_ns [7])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[7] .INIT=16'hDC50;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_cZ[6]  (
	.I0(\u_apsram_top/u_psram_init/N_191 ),
	.I1(\u_apsram_top/u_psram_init/N_192 ),
	.I2(\u_apsram_top/u_psram_init/c_state [5]),
	.I3(\u_apsram_top/u_psram_init/c_state [6]),
	.F(\u_apsram_top/u_psram_init/c_state_ns [6])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[6] .INIT=16'hBA30;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_cZ[3]  (
	.I0(\u_apsram_top/u_psram_init/N_191 ),
	.I1(\u_apsram_top/u_psram_init/N_197 ),
	.I2(\u_apsram_top/u_psram_init/c_state [2]),
	.I3(\u_apsram_top/u_psram_init/c_state [3]),
	.F(\u_apsram_top/u_psram_init/c_state_ns [3])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[3] .INIT=16'hDC50;
LUT4 \u_apsram_top/u_psram_init/un1_cmd9_2_i_0_cZ  (
	.I0(\u_apsram_top/u_psram_init/cmd9 ),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [1]),
	.I2(\u_apsram_top/u_psram_init/timer_cnt0 [2]),
	.I3(\u_apsram_top/u_psram_init/un1_cmd9_2_i_a3_2 ),
	.F(\u_apsram_top/u_psram_init/un1_cmd9_2_i_0 )
);
defparam \u_apsram_top/u_psram_init/un1_cmd9_2_i_0_cZ .INIT=16'hAEAA;
LUT4 \u_apsram_top/u_psram_init/un1_cmd9_6_0_0  (
	.I0(\u_apsram_top/u_psram_init/N_197_0 ),
	.I1(\u_apsram_top/u_psram_init/N_200 ),
	.I2(\u_apsram_top/u_psram_init/N_425 ),
	.I3(\u_apsram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_apsram_top/u_psram_init/un1_cmd9_6 )
);
defparam \u_apsram_top/u_psram_init/un1_cmd9_6_0_0 .INIT=16'hF2F1;
LUT3 \u_apsram_top/u_psram_init/un1_timer_cnt0_6_0_a2  (
	.I0(\u_apsram_top/u_psram_init/N_200 ),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_apsram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_apsram_top/u_psram_init/un1_timer_cnt0_6 )
);
defparam \u_apsram_top/u_psram_init/un1_timer_cnt0_6_0_a2 .INIT=8'h10;
LUT3 \u_apsram_top/u_psram_init/c_state_ns_cZ[11]  (
	.I0(\u_apsram_top/u_psram_init/c_state [11]),
	.I1(\u_apsram_top/u_psram_init/n_state_0_sqmuxa ),
	.I2(\u_apsram_top/u_psram_init/write_done ),
	.F(\u_apsram_top/u_psram_init/c_state_ns [11])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[11] .INIT=8'hCE;
LUT4 \u_apsram_top/u_psram_init/timer_cnt07_i  (
	.I0(\u_apsram_top/u_psram_init/N_197_0 ),
	.I1(\u_apsram_top/u_psram_init/timer_cnt07_1 ),
	.I2(\u_apsram_top/u_psram_init/timer_cnt0 [4]),
	.I3(\u_apsram_top/u_psram_init/timer_cnt0 [5]),
	.F(\u_apsram_top/u_psram_init/timer_cnt0_scalar )
);
defparam \u_apsram_top/u_psram_init/timer_cnt07_i .INIT=16'hBFFF;
LUT4 \u_apsram_top/u_psram_init/Tvcs_done2_cZ  (
	.I0(\u_apsram_top/u_psram_init/Tvcs_done2_8 ),
	.I1(\u_apsram_top/u_psram_init/Tvcs_done2_9 ),
	.I2(\u_apsram_top/u_psram_init/Tvcs_done2_10 ),
	.I3(\u_apsram_top/u_psram_init/Tvcs_done2_11 ),
	.F(\u_apsram_top/u_psram_init/Tvcs_done2 )
);
defparam \u_apsram_top/u_psram_init/Tvcs_done2_cZ .INIT=16'h8000;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_cZ[12]  (
	.I0(\u_apsram_top/u_psram_init/N_228 ),
	.I1(\u_apsram_top/u_psram_init/c_state [16]),
	.I2(\u_apsram_top/u_psram_init/c_state_ns_0 [12]),
	.I3(\u_apsram_top/u_psram_init/adjust_over [0]),
	.F(\u_apsram_top/u_psram_init/c_state_ns [12])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[12] .INIT=16'hFEFA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE  (
	.I0(\u_apsram_top/u_psram_init/add_cnt06_NE_0 ),
	.I1(\u_apsram_top/u_psram_init/add_cnt06_NE_1 ),
	.I2(\u_apsram_top/u_psram_init/add_cnt06_NE_2 ),
	.I3(\u_apsram_top/u_psram_init/add_cnt06_NE_3 ),
	.F(\u_apsram_top/u_psram_init/add_cnt06_NE )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE .INIT=16'hFFFE;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg44_i_0_a2  (
	.I0(\u_apsram_top/u_psram_init/id_reg44_i_0_a2_5 ),
	.I1(\u_apsram_top/u_psram_init/id_reg44_i_0_a2_6 ),
	.I2(\u_apsram_top/u_psram_init/id_reg [1]),
	.I3(\u_apsram_top/u_psram_init/id_reg [2]),
	.F(\u_apsram_top/u_psram_init/N_310 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg44_i_0_a2 .INIT=16'h8000;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].calib_done4  (
	.I0(\u_apsram_top/u_psram_init/calib_done4_1 ),
	.I1(\u_apsram_top/u_psram_init/check_cnt [2]),
	.I2(\u_apsram_top/u_psram_init/check_cnt [3]),
	.I3(\u_apsram_top/u_psram_init/check_cnt_3 ),
	.F(\u_apsram_top/u_psram_init/calib_done4 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].calib_done4 .INIT=16'h0200;
LUT3 \u_apsram_top/u_psram_init/N_233_i_cZ  (
	.I0(\u_apsram_top/u_psram_init/c_state [12]),
	.I1(\u_apsram_top/u_psram_init/c_state [16]),
	.I2(\u_apsram_top/u_psram_init/adjust_over [0]),
	.F(\u_apsram_top/u_psram_init/N_233_i )
);
defparam \u_apsram_top/u_psram_init/N_233_i_cZ .INIT=8'hFE;
LUT4 \u_apsram_top/u_psram_init/read_cntlde  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(\u_apsram_top/rd_data_valid_d ),
	.I2(\u_apsram_top/u_psram_init/c_state [14]),
	.I3(\u_apsram_top/u_psram_init/rd_data_valid_d_0 ),
	.F(\u_apsram_top/u_psram_init/read_cnte )
);
defparam \u_apsram_top/u_psram_init/read_cntlde .INIT=16'hFBF0;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_cZ[15]  (
	.I0(\u_apsram_top/u_psram_init/N_229 ),
	.I1(\u_apsram_top/u_psram_init/c_state [14]),
	.I2(\u_apsram_top/u_psram_init/phase_over ),
	.I3(\u_apsram_top/u_psram_init/calib_done [0]),
	.F(\u_apsram_top/u_psram_init/c_state_ns [15])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[15] .INIT=16'hAAEA;
LUT4 \u_apsram_top/u_psram_init/waite_cnt8_0_o4  (
	.I0(\u_apsram_top/u_psram_init/c_state [3]),
	.I1(\u_apsram_top/u_psram_init/c_state [5]),
	.I2(\u_apsram_top/u_psram_init/c_state [7]),
	.I3(\u_apsram_top/u_psram_init/c_state [9]),
	.F(\u_apsram_top/u_psram_init/waite_cnt8 )
);
defparam \u_apsram_top/u_psram_init/waite_cnt8_0_o4 .INIT=16'hFFFE;
LUT4 \u_apsram_top/u_psram_init/waite_cnt_3_i_o2[1]  (
	.I0(\u_apsram_top/u_psram_init/c_state [2]),
	.I1(\u_apsram_top/u_psram_init/c_state [6]),
	.I2(\u_apsram_top/u_psram_init/c_state [8]),
	.I3(\u_apsram_top/u_psram_init/c_state [10]),
	.F(\u_apsram_top/u_psram_init/N_196 )
);
defparam \u_apsram_top/u_psram_init/waite_cnt_3_i_o2[1] .INIT=16'hFFFE;
LUT4 \u_apsram_top/u_psram_init/GRST_cnt_3_cZ[0]  (
	.I0(\u_apsram_top/u_psram_init/GRST_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/GRST_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/c_state [3]),
	.I3(\u_apsram_top/u_psram_init/c_state [4]),
	.F(\u_apsram_top/u_psram_init/GRST_cnt_3 [0])
);
defparam \u_apsram_top/u_psram_init/GRST_cnt_3_cZ[0] .INIT=16'hD0DA;
LUT4 \u_apsram_top/u_psram_init/n_state_0_sqmuxa_0_a4  (
	.I0(\u_apsram_top/u_psram_init/c_state [10]),
	.I1(\u_apsram_top/u_psram_init/waite_cnt [0]),
	.I2(\u_apsram_top/u_psram_init/waite_cnt [1]),
	.I3(\u_apsram_top/u_psram_init/waite_cnt [2]),
	.F(\u_apsram_top/u_psram_init/n_state_0_sqmuxa )
);
defparam \u_apsram_top/u_psram_init/n_state_0_sqmuxa_0_a4 .INIT=16'h8000;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr_3_i_o4[1]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(\u_apsram_top/rd_data_valid_d ),
	.I2(\u_apsram_top/u_psram_init/c_state [12]),
	.I3(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [0]),
	.F(\u_apsram_top/u_psram_init/N_212 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr_3_i_o4[1] .INIT=16'hBFFF;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].VALUE_1_iv[0]  (
	.I0(\u_apsram_top/u_psram_init/CO0_3_m_0 ),
	.I1(\u_apsram_top/u_psram_init/c_state [16]),
	.I2(\u_apsram_top/u_psram_init/add_cnt06_0 ),
	.I3(\u_apsram_top/u_psram_init/adjust_over [0]),
	.F(\u_apsram_top/u_psram_init/VALUE_4_0_0 [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].VALUE_1_iv[0] .INIT=16'h00EA;
LUT4 \u_apsram_top/u_psram_init/add_cnt_5_cZ[0]  (
	.I0(\u_apsram_top/readd [0]),
	.I1(\u_apsram_top/u_psram_init/CO0_3 ),
	.I2(\u_apsram_top/u_psram_init/add_cnt [1]),
	.I3(\u_apsram_top/u_psram_init/add_cnt [2]),
	.F(\u_apsram_top/u_psram_init/add_cnt_5 [0])
);
defparam \u_apsram_top/u_psram_init/add_cnt_5_cZ[0] .INIT=16'h3332;
LUT4 \u_apsram_top/u_psram_init/n_state_1_sqmuxa_2_i_a2  (
	.I0(\u_apsram_top/u_psram_init/c_state_ns_a4_0_1_0 [5]),
	.I1(\u_apsram_top/u_psram_init/c_state_ns_a4_0_2 [5]),
	.I2(\u_apsram_top/u_psram_init/tRST_cnt [6]),
	.I3(\u_apsram_top/u_psram_init/tRST_cnt [7]),
	.F(\u_apsram_top/u_psram_init/N_254 )
);
defparam \u_apsram_top/u_psram_init/n_state_1_sqmuxa_2_i_a2 .INIT=16'h8000;
LUT3 \u_apsram_top/u_psram_init/un1_timer_cnt1_2  (
	.I0(\u_apsram_top/u_psram_init/timer_cnt1 [2]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1 [3]),
	.I2(\u_apsram_top/u_psram_init/un1_timer_cnt1_2_3 ),
	.F(\u_apsram_top/u_psram_init/N_425 )
);
defparam \u_apsram_top/u_psram_init/un1_timer_cnt1_2 .INIT=8'h80;
LUT4 \u_apsram_top/u_psram_init/timer_cnt07_cZ  (
	.I0(\u_apsram_top/u_psram_init/N_197_0 ),
	.I1(\u_apsram_top/u_psram_init/timer_cnt07_1 ),
	.I2(\u_apsram_top/u_psram_init/timer_cnt0 [4]),
	.I3(\u_apsram_top/u_psram_init/timer_cnt0 [5]),
	.F(\u_apsram_top/u_psram_init/timer_cnt07 )
);
defparam \u_apsram_top/u_psram_init/timer_cnt07_cZ .INIT=16'h4000;
LUT3 \u_apsram_top/u_psram_init/read_calibration[0].un1_read_calibration[0].check_cnt  (
	.I0(\u_apsram_top/u_psram_init/check_cnt [2]),
	.I1(\u_apsram_top/u_psram_init/check_cnt [3]),
	.I2(\u_apsram_top/u_psram_init/check_cnt_3 ),
	.F(\u_apsram_top/u_psram_init/check_cnt_scalar )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].un1_read_calibration[0].check_cnt .INIT=8'h10;
LUT4 \u_apsram_top/u_psram_init/waite_cnt_3_0_0_tz_cZ[0]  (
	.I0(\u_apsram_top/u_psram_init/c_state [5]),
	.I1(\u_apsram_top/u_psram_init/c_state [7]),
	.I2(\u_apsram_top/u_psram_init/c_state [8]),
	.I3(\u_apsram_top/u_psram_init/waite_cnt_3_0_0_tz_0 [0]),
	.F(\u_apsram_top/u_psram_init/waite_cnt_3_0_0_tz [0])
);
defparam \u_apsram_top/u_psram_init/waite_cnt_3_0_0_tz_cZ[0] .INIT=16'hFF10;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_a4_0_2_0_cZ[5]  (
	.I0(\u_apsram_top/u_psram_init/c_state [4]),
	.I1(\u_apsram_top/u_psram_init/c_state_ns_a4_0_2 [5]),
	.I2(\u_apsram_top/u_psram_init/tRST_cnt [6]),
	.I3(\u_apsram_top/u_psram_init/tRST_cnt [7]),
	.F(\u_apsram_top/u_psram_init/c_state_ns_a4_0_2_0 [5])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_a4_0_2_0_cZ[5] .INIT=16'h8000;
LUT3 \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_15  (
	.I0(\u_apsram_top/rd_data_d [6]),
	.I1(\u_apsram_top/rd_data_d [7]),
	.I2(\u_apsram_top/u_psram_init/check_cntlde_11_0_a4_10 ),
	.F(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_15 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_15 .INIT=8'h80;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_16  (
	.I0(\u_apsram_top/rd_data_d [30]),
	.I1(\u_apsram_top/rd_data_d [31]),
	.I2(\u_apsram_top/u_psram_init/check_cntlde_11_0_a4_3 ),
	.I3(\u_apsram_top/u_psram_init/check_cntlde_11_0_a4_12 ),
	.F(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_16 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_16 .INIT=16'h4000;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_17  (
	.I0(\u_apsram_top/rd_data_d [2]),
	.I1(\u_apsram_top/rd_data_d [22]),
	.I2(\u_apsram_top/u_psram_init/check_cntlde_11_0_a4_7 ),
	.I3(\u_apsram_top/u_psram_init/check_cntlde_11_0_a4_14 ),
	.F(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_17 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_17 .INIT=16'h4000;
LUT3 \u_apsram_top/u_psram_init/c_state_ns_cZ[1]  (
	.I0(\u_apsram_top/Tvcs_done ),
	.I1(\u_apsram_top/u_psram_init/c_state [0]),
	.I2(\u_apsram_top/u_psram_init/c_state [1]),
	.F(\u_apsram_top/u_psram_init/c_state_ns [1])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[1] .INIT=8'hDC;
LUT2 \u_apsram_top/u_psram_init/c_state_RNO[17]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/calib_done [0]),
	.F(\u_apsram_top/u_psram_init/N_164_i )
);
defparam \u_apsram_top/u_psram_init/c_state_RNO[17] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/c_state_RNO[13]  (
	.I0(\u_apsram_top/u_psram_init/c_state [12]),
	.I1(\u_apsram_top/u_psram_init.read_over ),
	.F(\u_apsram_top/u_psram_init/N_159_i )
);
defparam \u_apsram_top/u_psram_init/c_state_RNO[13] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_valid_d_RNO  (
	.I0(\u_apsram_top/init_calib_rep2 ),
	.I1(\u_apsram_top/rd_data_valid_d ),
	.F(\u_apsram_top/u_psram_init/N_210_i )
);
defparam \u_apsram_top/u_psram_init/rd_data_valid_d_RNO .INIT=4'h4;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_cZ[16]  (
	.I0(\u_apsram_top/u_psram_init/c_state [15]),
	.I1(\u_apsram_top/u_psram_init/c_state [16]),
	.I2(\u_apsram_top/u_psram_init/adjust_over [0]),
	.I3(\u_apsram_top/u_psram_init/delay_wait_over [0]),
	.F(\u_apsram_top/u_psram_init/c_state_ns [16])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_cZ[16] .INIT=16'hAE0C;
LUT3 \u_apsram_top/u_psram_init/c_state_ns_o2[6]  (
	.I0(\u_apsram_top/u_psram_init/waite_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/waite_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/waite_cnt [2]),
	.F(\u_apsram_top/u_psram_init/N_191 )
);
defparam \u_apsram_top/u_psram_init/c_state_ns_o2[6] .INIT=8'h7F;
LUT3 \u_apsram_top/u_psram_init/init_dq_5_0_o2[22]  (
	.I0(\u_apsram_top/u_psram_init/c_state [5]),
	.I1(\u_apsram_top/u_psram_init/c_state [7]),
	.I2(\u_apsram_top/u_psram_init/c_state [9]),
	.F(\u_apsram_top/u_psram_init/N_190 )
);
defparam \u_apsram_top/u_psram_init/init_dq_5_0_o2[22] .INIT=8'hFE;
LUT3 \u_apsram_top/u_psram_init/waite_cnt_3_o2[0]  (
	.I0(\u_apsram_top/u_psram_init/waite_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/waite_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/waite_cnt [2]),
	.F(\u_apsram_top/u_psram_init/N_188 )
);
defparam \u_apsram_top/u_psram_init/waite_cnt_3_o2[0] .INIT=8'hD5;
LUT4 \u_apsram_top/u_psram_init/GRST_cnt_3_cZ[1]  (
	.I0(\u_apsram_top/u_psram_init/GRST_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/GRST_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/c_state [3]),
	.I3(\u_apsram_top/u_psram_init/c_state [4]),
	.F(\u_apsram_top/u_psram_init/GRST_cnt_3 [1])
);
defparam \u_apsram_top/u_psram_init/GRST_cnt_3_cZ[1] .INIT=16'hA0EC;
LUT3 \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr_3_i_o4[0]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(\u_apsram_top/rd_data_valid_d ),
	.I2(\u_apsram_top/u_psram_init/c_state [12]),
	.F(\u_apsram_top/u_psram_init/N_211 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr_3_i_o4[0] .INIT=8'hBF;
LUT3 \u_apsram_top/u_psram_init/SUM_1_cZ[2]  (
	.I0(\u_apsram_top/u_psram_init/CO0_3 ),
	.I1(\u_apsram_top/u_psram_init/add_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/add_cnt [2]),
	.F(\u_apsram_top/u_psram_init/SUM_1 [2])
);
defparam \u_apsram_top/u_psram_init/SUM_1_cZ[2] .INIT=8'h78;
LUT2 \u_apsram_top/u_psram_init/init_calib_RNIQ2OJ  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [28]),
	.F(rd_data_c[28])
);
defparam \u_apsram_top/u_psram_init/init_calib_RNIQ2OJ .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/init_calib_RNIR3OJ  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [29]),
	.F(rd_data_c[29])
);
defparam \u_apsram_top/u_psram_init/init_calib_RNIR3OJ .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/init_calib_RNIJSOJ  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [30]),
	.F(rd_data_c[30])
);
defparam \u_apsram_top/u_psram_init/init_calib_RNIJSOJ .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/init_calib_RNIKTOJ  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [31]),
	.F(rd_data_c[31])
);
defparam \u_apsram_top/u_psram_init/init_calib_RNIKTOJ .INIT=4'h8;
LUT3 \u_apsram_top/u_psram_init/c_state_ns_a4_2[12]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/phase_over ),
	.I2(\u_apsram_top/u_psram_init/calib_done [0]),
	.F(\u_apsram_top/u_psram_init/N_228 )
);
defparam \u_apsram_top/u_psram_init/c_state_ns_a4_2[12] .INIT=8'h02;
LUT3 \u_apsram_top/u_psram_init/MR_cnt_3_i_o4[0]  (
	.I0(\u_apsram_top/u_psram_init/c_state [6]),
	.I1(\u_apsram_top/u_psram_init/c_state [8]),
	.I2(\u_apsram_top/u_psram_init/c_state [10]),
	.F(\u_apsram_top/u_psram_init/N_195 )
);
defparam \u_apsram_top/u_psram_init/MR_cnt_3_i_o4[0] .INIT=8'hFE;
LUT3 \u_apsram_top/u_psram_init/cmd9_0_o2  (
	.I0(\u_apsram_top/u_psram_init/timer_cnt0 [3]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [4]),
	.I2(\u_apsram_top/u_psram_init/timer_cnt0 [5]),
	.F(\u_apsram_top/u_psram_init/N_200 )
);
defparam \u_apsram_top/u_psram_init/cmd9_0_o2 .INIT=8'hFD;
LUT3 \u_apsram_top/u_psram_init/read_m2_0_a2_3_1_cZ  (
	.I0(\u_apsram_top/u_psram_init/add_cnt06_1 ),
	.I1(\u_apsram_top/u_psram_init/add_cnt06_2 ),
	.I2(\u_apsram_top/u_psram_init/add_cnt0 [3]),
	.F(\u_apsram_top/u_psram_init/read_m2_0_a2_3_1_0 )
);
defparam \u_apsram_top/u_psram_init/read_m2_0_a2_3_1_cZ .INIT=8'h80;
LUT3 \u_apsram_top/u_psram_init/un1_cmd9_2_i_a3_2_cZ  (
	.I0(\u_apsram_top/u_psram_init/timer_cnt0 [3]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [4]),
	.I2(\u_apsram_top/u_psram_init/timer_cnt0 [5]),
	.F(\u_apsram_top/u_psram_init/un1_cmd9_2_i_a3_2 )
);
defparam \u_apsram_top/u_psram_init/un1_cmd9_2_i_a3_2_cZ .INIT=8'h04;
LUT3 \u_apsram_top/u_psram_init/waite_cnt_3_0_0_tz_0_cZ[0]  (
	.I0(\u_apsram_top/u_psram_init/c_state [2]),
	.I1(\u_apsram_top/u_psram_init/c_state [5]),
	.I2(\u_apsram_top/u_psram_init/c_state [6]),
	.F(\u_apsram_top/u_psram_init/waite_cnt_3_0_0_tz_0 [0])
);
defparam \u_apsram_top/u_psram_init/waite_cnt_3_0_0_tz_0_cZ[0] .INIT=8'hBA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].un1_read_calibration[0].check_cnt_3  (
	.I0(\u_apsram_top/u_psram_init/check_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/check_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/check_cnt [4]),
	.I3(\u_apsram_top/u_psram_init/check_cnt [5]),
	.F(\u_apsram_top/u_psram_init/check_cnt_3 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].un1_read_calibration[0].check_cnt_3 .INIT=16'h0004;
LUT4 \u_apsram_top/u_psram_init/un1_timer_cnt1_2_3_cZ  (
	.I0(\u_apsram_top/u_psram_init/timer_cnt1 [0]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1 [1]),
	.I2(\u_apsram_top/u_psram_init/timer_cnt1 [4]),
	.I3(\u_apsram_top/u_psram_init/timer_cnt1 [5]),
	.F(\u_apsram_top/u_psram_init/un1_timer_cnt1_2_3 )
);
defparam \u_apsram_top/u_psram_init/un1_timer_cnt1_2_3_cZ .INIT=16'h0008;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_31_4  (
	.I0(\u_apsram_top/rd_data_d [8]),
	.I1(\u_apsram_top/rd_data_d [9]),
	.I2(\u_apsram_top/rd_data_d [13]),
	.I3(\u_apsram_top/rd_data_d [17]),
	.F(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_31_4 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_31_4 .INIT=16'h8000;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_31_5  (
	.I0(\u_apsram_top/rd_data_d [1]),
	.I1(\u_apsram_top/rd_data_d [5]),
	.I2(\u_apsram_top/rd_data_d [23]),
	.I3(\u_apsram_top/rd_data_d [26]),
	.F(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_31_5 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_31_5 .INIT=16'h1000;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_0_cZ[12]  (
	.I0(\u_apsram_top/u_psram_init/c_state [11]),
	.I1(\u_apsram_top/u_psram_init/c_state [12]),
	.I2(\u_apsram_top/u_psram_init.read_over ),
	.I3(\u_apsram_top/u_psram_init/write_done ),
	.F(\u_apsram_top/u_psram_init/c_state_ns_0 [12])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_0_cZ[12] .INIT=16'hAE0C;
LUT4 \u_apsram_top/u_psram_init/un1_read_cnt_1_5_cZ  (
	.I0(\u_apsram_top/u_psram_init/read_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/read_cnt [2]),
	.I3(\u_apsram_top/u_psram_init/read_cnt [8]),
	.F(\u_apsram_top/u_psram_init/un1_read_cnt_1_5 )
);
defparam \u_apsram_top/u_psram_init/un1_read_cnt_1_5_cZ .INIT=16'h0002;
LUT4 \u_apsram_top/u_psram_init/Tvcs_done2_8_cZ  (
	.I0(\u_apsram_top/u_psram_init/tvcs_cnt [6]),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [7]),
	.I2(\u_apsram_top/u_psram_init/tvcs_cnt [11]),
	.I3(\u_apsram_top/u_psram_init/tvcs_cnt [12]),
	.F(\u_apsram_top/u_psram_init/Tvcs_done2_8 )
);
defparam \u_apsram_top/u_psram_init/Tvcs_done2_8_cZ .INIT=16'h0001;
LUT4 \u_apsram_top/u_psram_init/Tvcs_done2_9_cZ  (
	.I0(\u_apsram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [10]),
	.I2(\u_apsram_top/u_psram_init/tvcs_cnt [13]),
	.I3(\u_apsram_top/u_psram_init/tvcs_cnt [15]),
	.F(\u_apsram_top/u_psram_init/Tvcs_done2_9 )
);
defparam \u_apsram_top/u_psram_init/Tvcs_done2_9_cZ .INIT=16'h0100;
LUT4 \u_apsram_top/u_psram_init/Tvcs_done2_10_cZ  (
	.I0(\u_apsram_top/u_psram_init/tvcs_cnt [1]),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [3]),
	.I2(\u_apsram_top/u_psram_init/tvcs_cnt [9]),
	.I3(\u_apsram_top/u_psram_init/tvcs_cnt [14]),
	.F(\u_apsram_top/u_psram_init/Tvcs_done2_10 )
);
defparam \u_apsram_top/u_psram_init/Tvcs_done2_10_cZ .INIT=16'h0001;
LUT4 \u_apsram_top/u_psram_init/Tvcs_done2_11_cZ  (
	.I0(\u_apsram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [2]),
	.I2(\u_apsram_top/u_psram_init/tvcs_cnt [5]),
	.I3(\u_apsram_top/u_psram_init/tvcs_cnt [8]),
	.F(\u_apsram_top/u_psram_init/Tvcs_done2_11 )
);
defparam \u_apsram_top/u_psram_init/Tvcs_done2_11_cZ .INIT=16'h0001;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg44_i_0_a2_5  (
	.I0(\u_apsram_top/u_psram_init/id_reg [0]),
	.I1(\u_apsram_top/u_psram_init/id_reg [3]),
	.I2(\u_apsram_top/u_psram_init/id_reg [4]),
	.I3(\u_apsram_top/u_psram_init/id_reg [8]),
	.F(\u_apsram_top/u_psram_init/id_reg44_i_0_a2_5 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg44_i_0_a2_5 .INIT=16'h8000;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].id_reg44_i_0_a2_6  (
	.I0(\u_apsram_top/u_psram_init/id_reg [5]),
	.I1(\u_apsram_top/u_psram_init/id_reg [6]),
	.I2(\u_apsram_top/u_psram_init/id_reg [7]),
	.I3(\u_apsram_top/u_psram_init/id_reg [9]),
	.F(\u_apsram_top/u_psram_init/id_reg44_i_0_a2_6 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg44_i_0_a2_6 .INIT=16'h8000;
LUT4 \u_apsram_top/u_psram_init/c_state_ns_a4_0_1_0_cZ[5]  (
	.I0(\u_apsram_top/u_psram_init/tRST_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/tRST_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/tRST_cnt [2]),
	.I3(\u_apsram_top/u_psram_init/tRST_cnt [3]),
	.F(\u_apsram_top/u_psram_init/c_state_ns_a4_0_1_0 [5])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_a4_0_1_0_cZ[5] .INIT=16'h8000;
LUT3 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE_1  (
	.I0(\u_apsram_top/u_psram_init/add_cnt06_0 ),
	.I1(\u_apsram_top/u_psram_init/add_cnt0 [3]),
	.I2(\u_apsram_top/u_psram_init/times_reg [0]),
	.F(\u_apsram_top/u_psram_init/add_cnt06_NE_1 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE_1 .INIT=8'hBE;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE_2  (
	.I0(\u_apsram_top/u_psram_init/add_cnt0 [6]),
	.I1(\u_apsram_top/u_psram_init/add_cnt0 [7]),
	.I2(\u_apsram_top/u_psram_init/times_reg [3]),
	.I3(\u_apsram_top/u_psram_init/times_reg [4]),
	.F(\u_apsram_top/u_psram_init/add_cnt06_NE_2 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE_2 .INIT=16'h7BDE;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE_3  (
	.I0(\u_apsram_top/u_psram_init/add_cnt0 [4]),
	.I1(\u_apsram_top/u_psram_init/add_cnt0 [5]),
	.I2(\u_apsram_top/u_psram_init/times_reg [1]),
	.I3(\u_apsram_top/u_psram_init/times_reg [2]),
	.F(\u_apsram_top/u_psram_init/add_cnt06_NE_3 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE_3 .INIT=16'h7BDE;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].calib_done4_1  (
	.I0(\u_apsram_top/u_psram_init/adjust_over [0]),
	.I1(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [0]),
	.I2(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [1]),
	.I3(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [2]),
	.F(\u_apsram_top/u_psram_init/calib_done4_1 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].calib_done4_1 .INIT=16'h0800;
LUT3 \u_apsram_top/u_psram_init/read_calibration[0].id_reg43_1  (
	.I0(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [0]),
	.I1(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [1]),
	.I2(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [2]),
	.F(\u_apsram_top/u_psram_init/id_reg43_1 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg43_1 .INIT=8'h10;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_10  (
	.I0(\u_apsram_top/rd_data_d [28]),
	.I1(\u_apsram_top/rd_data_d [29]),
	.I2(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [0]),
	.I3(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [1]),
	.F(\u_apsram_top/u_psram_init/check_cntlde_11_0_a4_10 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_10 .INIT=16'h4000;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_12_0  (
	.I0(\u_apsram_top/rd_data_d [14]),
	.I1(\u_apsram_top/rd_data_d [15]),
	.I2(\u_apsram_top/rd_data_d [18]),
	.I3(\u_apsram_top/rd_data_d [20]),
	.F(\u_apsram_top/u_psram_init/check_cntlde_11_0_a4_12 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_12_0 .INIT=16'h8000;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_14  (
	.I0(\u_apsram_top/rd_data_d [3]),
	.I1(\u_apsram_top/rd_data_d [21]),
	.I2(\u_apsram_top/rd_data_d [24]),
	.I3(\u_apsram_top/rd_data_d [27]),
	.F(\u_apsram_top/u_psram_init/check_cntlde_11_0_a4_14 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_14 .INIT=16'h0200;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_0_13  (
	.I0(\u_apsram_top/rd_data_d [3]),
	.I1(\u_apsram_top/rd_data_d [21]),
	.I2(\u_apsram_top/rd_data_d [24]),
	.I3(\u_apsram_top/rd_data_d [27]),
	.F(\u_apsram_top/u_psram_init.read_calibration[0].check_cntlde_11_0_a4_0_12 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_0_13 .INIT=16'h0080;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[31]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[31]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_apsram_top/wr_data_d [31])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[31] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[29]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[29]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_apsram_top/wr_data_d [29])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[29] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[27]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[27]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_apsram_top/wr_data_d [27])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[27] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[22]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[22]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_apsram_top/wr_data_d [22])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[22] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[20]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[20]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_apsram_top/wr_data_d [20])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[20] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[18]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[18]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_apsram_top/wr_data_d [18])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[18] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[15]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[15]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_apsram_top/wr_data_d [15])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[15] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[14]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[14]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_apsram_top/wr_data_d [14])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[14] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[4]  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(wr_data_c[4]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_apsram_top/wr_data_d [4])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[4] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[0]  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(wr_data_c[0]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [0]),
	.F(\u_apsram_top/wr_data_d [0])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[0] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/cmd_en_d_i_m4  (
	.I0(cmd_en_c),
	.I1(\u_apsram_top/u_psram_init/cmd_en_calib ),
	.I2(\u_apsram_top/init_calib_fast ),
	.F(\u_apsram_top/cmd_en_d_i_m4 )
);
defparam \u_apsram_top/u_psram_init/cmd_en_d_i_m4 .INIT=8'hAC;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[6]  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(wr_data_c[6]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_apsram_top/wr_data_d [6])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[6] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[7]  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(wr_data_c[7]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_apsram_top/wr_data_d [7])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[7] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[8]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[8]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_apsram_top/wr_data_d [8])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[8] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[9]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[9]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_apsram_top/wr_data_d [9])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[9] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[13]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[13]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_apsram_top/wr_data_d [13])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[13] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[17]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[17]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_apsram_top/wr_data_d [17])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[17] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[23]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[23]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_apsram_top/wr_data_d [23])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[23] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[26]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[26]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_apsram_top/wr_data_d [26])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[26] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[12]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[12]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_apsram_top/wr_data_d [12])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[12] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[19]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[19]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_apsram_top/wr_data_d [19])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[19] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[21]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[21]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_apsram_top/wr_data_d [21])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[21] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[24]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[24]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_apsram_top/wr_data_d [24])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[24] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[28]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[28]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_apsram_top/wr_data_d [28])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[28] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[30]  (
	.I0(\u_apsram_top/init_calib_rep1 ),
	.I1(wr_data_c[30]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_apsram_top/wr_data_d [30])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[30] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/burst_num_d_cZ[0]  (
	.I0(burst_num_c[0]),
	.I1(\u_apsram_top/u_psram_init/burst_num_calib [0]),
	.I2(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/burst_num_d [0])
);
defparam \u_apsram_top/u_psram_init/burst_num_d_cZ[0] .INIT=8'hAC;
LUT3 \u_apsram_top/u_psram_init/burst_num_d_cZ[2]  (
	.I0(burst_num_c[2]),
	.I1(\u_apsram_top/u_psram_init/burst_num_calib [0]),
	.I2(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/burst_num_d [2])
);
defparam \u_apsram_top/u_psram_init/burst_num_d_cZ[2] .INIT=8'hAC;
LUT3 \u_apsram_top/u_psram_init/burst_num_d_cZ[1]  (
	.I0(burst_num_c[1]),
	.I1(\u_apsram_top/u_psram_init/burst_num_calib [0]),
	.I2(\u_apsram_top/init_calib_rep2 ),
	.F(\u_apsram_top/burst_num_d [1])
);
defparam \u_apsram_top/u_psram_init/burst_num_d_cZ[1] .INIT=8'hAC;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[2]  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(wr_data_c[2]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [2]),
	.F(\u_apsram_top/wr_data_d [2])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[2] .INIT=8'hD8;
LUT3 \u_apsram_top/u_psram_init/wr_data_d_cZ[3]  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(wr_data_c[3]),
	.I2(\u_apsram_top/u_psram_init/wr_data_calib [3]),
	.F(\u_apsram_top/wr_data_d [3])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[3] .INIT=8'hD8;
LUT2 \u_apsram_top/u_psram_init/c_state_RNIETJ2[12]  (
	.I0(\u_apsram_top/u_psram_init/c_state [12]),
	.I1(\u_apsram_top/u_psram_init/c_state [14]),
	.F(\u_apsram_top/u_psram_init/timer_cnt1e )
);
defparam \u_apsram_top/u_psram_init/c_state_RNIETJ2[12] .INIT=4'hE;
LUT2 \u_apsram_top/u_psram_init/c_state_ns_a4[15]  (
	.I0(\u_apsram_top/u_psram_init/c_state [15]),
	.I1(\u_apsram_top/u_psram_init/delay_wait_over [0]),
	.F(\u_apsram_top/u_psram_init/N_229 )
);
defparam \u_apsram_top/u_psram_init/c_state_ns_a4[15] .INIT=4'h2;
LUT2 \u_apsram_top/u_psram_init/un3_rd_data_valid[0]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_valid_d ),
	.F(rd_data_valid_c)
);
defparam \u_apsram_top/u_psram_init/un3_rd_data_valid[0] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/c_state_ns_o2[3]  (
	.I0(\u_apsram_top/u_psram_init/GRST_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/GRST_cnt [1]),
	.F(\u_apsram_top/u_psram_init/N_197 )
);
defparam \u_apsram_top/u_psram_init/c_state_ns_o2[3] .INIT=4'h7;
LUT2 \u_apsram_top/u_psram_init/c_state_ns_o2[5]  (
	.I0(\u_apsram_top/u_psram_init/MR_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/MR_cnt [1]),
	.F(\u_apsram_top/u_psram_init/N_192 )
);
defparam \u_apsram_top/u_psram_init/c_state_ns_o2[5] .INIT=4'hD;
LUT2 \u_apsram_top/u_psram_init/waite_cnt_3_i_o2[2]  (
	.I0(\u_apsram_top/u_psram_init/waite_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/waite_cnt [1]),
	.F(\u_apsram_top/u_psram_init/N_187 )
);
defparam \u_apsram_top/u_psram_init/waite_cnt_3_i_o2[2] .INIT=4'h7;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[0]  (
	.I0(\u_apsram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [2]),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[0] .INIT=4'h1;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[8]  (
	.I0(\u_apsram_top/u_psram_init/phase_cnt [1]),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [4]),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [8])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[8] .INIT=4'h1;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[23]  (
	.I0(\u_apsram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [2]),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [23])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[23] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[26]  (
	.I0(\u_apsram_top/u_psram_init/phase_cnt [1]),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [4]),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [26])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[26] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[24]  (
	.I0(\u_apsram_top/u_psram_init/phase_cnt [1]),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [4]),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [24])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[24] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[11]  (
	.I0(\u_apsram_top/u_psram_init/phase_cnt [1]),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [4]),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [11])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[11] .INIT=4'h2;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[1]  (
	.I0(\u_apsram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [2]),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[1] .INIT=4'h2;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[22]  (
	.I0(\u_apsram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [2]),
	.F(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [22])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg_4_0_0_a2_0[22] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr_3_i_o4_0[0]  (
	.I0(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [1]),
	.I1(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [2]),
	.F(\u_apsram_top/u_psram_init/N_214 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr_3_i_o4_0[0] .INIT=4'h7;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[26]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [26]),
	.F(rd_data_c[26])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[26] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[23]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [23]),
	.F(rd_data_c[23])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[23] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[17]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [17]),
	.F(rd_data_c[17])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[17] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[13]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [13]),
	.F(rd_data_c[13])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[13] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[9]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [9]),
	.F(rd_data_c[9])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[9] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[8]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [8]),
	.F(rd_data_c[8])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[8] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[5]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [5]),
	.F(rd_data_c[5])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[5] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[1]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [1]),
	.F(rd_data_c[1])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[1] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/timer_cnt07_4_0_o2  (
	.I0(\u_apsram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [1]),
	.F(\u_apsram_top/u_psram_init/N_197_0 )
);
defparam \u_apsram_top/u_psram_init/timer_cnt07_4_0_o2 .INIT=4'h7;
LUT2 \u_apsram_top/u_psram_init/wr_en_RNO  (
	.I0(\u_apsram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [4]),
	.F(\u_apsram_top/u_psram_init/N_10 )
);
defparam \u_apsram_top/u_psram_init/wr_en_RNO .INIT=4'h7;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt_RNO[1]  (
	.I0(\u_apsram_top/u_psram_init/CO0_3 ),
	.I1(\u_apsram_top/u_psram_init/add_cnt [1]),
	.F(\u_apsram_top/u_psram_init/add_cnt_RNO [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt_RNO[1] .INIT=4'h6;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[0]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [0]),
	.F(rd_data_c[0])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[0] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[2]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [2]),
	.F(rd_data_c[2])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[2] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[3]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [3]),
	.F(rd_data_c[3])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[3] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[4]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [4]),
	.F(rd_data_c[4])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[4] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[6]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [6]),
	.F(rd_data_c[6])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[6] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[7]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [7]),
	.F(rd_data_c[7])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[7] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[10]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [10]),
	.F(rd_data_c[10])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[10] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[11]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [11]),
	.F(rd_data_c[11])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[11] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[12]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [12]),
	.F(rd_data_c[12])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[12] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[14]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [14]),
	.F(rd_data_c[14])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[14] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[15]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [15]),
	.F(rd_data_c[15])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[15] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[16]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [16]),
	.F(rd_data_c[16])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[16] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[18]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [18]),
	.F(rd_data_c[18])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[18] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[19]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [19]),
	.F(rd_data_c[19])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[19] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[20]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [20]),
	.F(rd_data_c[20])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[20] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[21]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [21]),
	.F(rd_data_c[21])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[21] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[22]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [22]),
	.F(rd_data_c[22])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[22] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[24]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [24]),
	.F(rd_data_c[24])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[24] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[25]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [25]),
	.F(rd_data_c[25])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[25] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/rd_data_cZ[27]  (
	.I0(init_calib_c),
	.I1(\u_apsram_top/rd_data_d [27]),
	.F(rd_data_c[27])
);
defparam \u_apsram_top/u_psram_init/rd_data_cZ[27] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/wr_data_d_cZ[1]  (
	.I0(\u_apsram_top/init_calib_fast ),
	.I1(wr_data_c[1]),
	.F(\u_apsram_top/wr_data_d [1])
);
defparam \u_apsram_top/u_psram_init/wr_data_d_cZ[1] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/un3_data_mask_d[1]  (
	.I0(data_mask_c[1]),
	.I1(\u_apsram_top/init_calib_fast ),
	.F(\u_apsram_top/un3_data_mask_d [1])
);
defparam \u_apsram_top/u_psram_init/un3_data_mask_d[1] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/un1_c_state_4_0_0_cZ  (
	.I0(\u_apsram_top/u_psram_init/c_state [13]),
	.I1(\u_apsram_top/u_psram_init/c_state [16]),
	.F(\u_apsram_top/u_psram_init/un1_c_state_4_0_0 )
);
defparam \u_apsram_top/u_psram_init/un1_c_state_4_0_0_cZ .INIT=4'hE;
LUT2 \u_apsram_top/u_psram_init/c_state_ns_a4_0_2_cZ[5]  (
	.I0(\u_apsram_top/u_psram_init/tRST_cnt [4]),
	.I1(\u_apsram_top/u_psram_init/tRST_cnt [5]),
	.F(\u_apsram_top/u_psram_init/c_state_ns_a4_0_2 [5])
);
defparam \u_apsram_top/u_psram_init/c_state_ns_a4_0_2_cZ[5] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_ac0_0  (
	.I0(\u_apsram_top/u_psram_init/c_state [16]),
	.I1(\u_apsram_top/u_psram_init/add_cnt06_0 ),
	.F(\u_apsram_top/u_psram_init/read_m2_0_a2_3_1 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_ac0_0 .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].VALUE_1_iv_RNO[0]  (
	.I0(\u_apsram_top/u_psram_init/CO0_3 ),
	.I1(\u_apsram_top/u_psram_init/c_state [12]),
	.F(\u_apsram_top/u_psram_init/CO0_3_m_0 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].VALUE_1_iv_RNO[0] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/timer_cnt07_1_cZ  (
	.I0(\u_apsram_top/u_psram_init/timer_cnt0 [2]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [3]),
	.F(\u_apsram_top/u_psram_init/timer_cnt07_1 )
);
defparam \u_apsram_top/u_psram_init/timer_cnt07_1_cZ .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE_0  (
	.I0(\u_apsram_top/u_psram_init/add_cnt06_1 ),
	.I1(\u_apsram_top/u_psram_init/add_cnt06_2 ),
	.F(\u_apsram_top/u_psram_init/add_cnt06_NE_0 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt06_NE_0 .INIT=4'hE;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_16_RNO  (
	.I0(\u_apsram_top/rd_data_d [0]),
	.I1(\u_apsram_top/rd_data_d [4]),
	.F(\u_apsram_top/u_psram_init/check_cntlde_11_0_a4_3 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_16_RNO .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_17_RNO  (
	.I0(\u_apsram_top/rd_data_d [12]),
	.I1(\u_apsram_top/rd_data_d [19]),
	.F(\u_apsram_top/u_psram_init/check_cntlde_11_0_a4_7 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cntlde_11_0_a4_17_RNO .INIT=4'h1;
LUT4 \u_apsram_top/u_psram_init/un1_read_cnt_2_1_cZ  (
	.I0(\u_apsram_top/u_psram_init/read_cnt [3]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [4]),
	.I2(\u_apsram_top/u_psram_init/read_cnt [6]),
	.I3(\u_apsram_top/u_psram_init/read_cnt [7]),
	.F(\u_apsram_top/u_psram_init/un1_read_cnt_2_1 )
);
defparam \u_apsram_top/u_psram_init/un1_read_cnt_2_1_cZ .INIT=16'h0001;
LUT4 \u_apsram_top/u_psram_init/un1_read_cnt_2_cZ  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [5]),
	.I2(\u_apsram_top/u_psram_init/un1_read_cnt_1_5 ),
	.I3(\u_apsram_top/u_psram_init/un1_read_cnt_2_1 ),
	.F(\u_apsram_top/u_psram_init/un1_read_cnt_2 )
);
defparam \u_apsram_top/u_psram_init/un1_read_cnt_2_cZ .INIT=16'hBAAA;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc3  (
	.I0(\u_apsram_top/u_psram_init/add_cnt06_1 ),
	.I1(\u_apsram_top/u_psram_init/add_cnt06_2 ),
	.I2(\u_apsram_top/u_psram_init/add_cnt0 [3]),
	.I3(\u_apsram_top/u_psram_init/read_m2_0_a2_3_1 ),
	.F(\u_apsram_top/u_psram_init/add_cnt0_3 [3])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc3 .INIT=16'h78F0;
LUT4 \u_apsram_top/u_psram_init/N_179_i_cZ  (
	.I0(\u_apsram_top/u_psram_init/MR_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/MR_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/N_190 ),
	.I3(\u_apsram_top/u_psram_init/N_195 ),
	.F(\u_apsram_top/u_psram_init/N_179_i )
);
defparam \u_apsram_top/u_psram_init/N_179_i_cZ .INIT=16'h00DA;
LUT4 \u_apsram_top/u_psram_init/init_dq_5_0[19]  (
	.I0(\u_apsram_top/u_psram_init/MR_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/MR_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/c_state [3]),
	.I3(\u_apsram_top/u_psram_init/c_state [9]),
	.F(\u_apsram_top/u_psram_init/init_dq_5 [19])
);
defparam \u_apsram_top/u_psram_init/init_dq_5_0[19] .INIT=16'hF2F0;
LUT4 \u_apsram_top/u_psram_init/init_dq_5_0[14]  (
	.I0(\u_apsram_top/u_psram_init/MR_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/MR_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/c_state [3]),
	.I3(\u_apsram_top/u_psram_init/c_state [7]),
	.F(\u_apsram_top/u_psram_init/init_dq_5 [14])
);
defparam \u_apsram_top/u_psram_init/init_dq_5_0[14] .INIT=16'hF2F0;
LUT4 \u_apsram_top/u_psram_init/init_dq_5_0[9]  (
	.I0(\u_apsram_top/u_psram_init/MR_cnt [0]),
	.I1(\u_apsram_top/u_psram_init/MR_cnt [1]),
	.I2(\u_apsram_top/u_psram_init/c_state [3]),
	.I3(\u_apsram_top/u_psram_init/c_state [5]),
	.F(\u_apsram_top/u_psram_init/init_dq_5 [9])
);
defparam \u_apsram_top/u_psram_init/init_dq_5_0[9] .INIT=16'hF2F0;
LUT4 \u_apsram_top/u_psram_init/waite_cnt_3_i_1_cZ[1]  (
	.I0(\u_apsram_top/u_psram_init/N_196 ),
	.I1(\u_apsram_top/u_psram_init/waite_cnt [0]),
	.I2(\u_apsram_top/u_psram_init/waite_cnt [1]),
	.I3(\u_apsram_top/u_psram_init/waite_cnt [2]),
	.F(\u_apsram_top/u_psram_init/waite_cnt_3_i_1 [1])
);
defparam \u_apsram_top/u_psram_init/waite_cnt_3_i_1_cZ[1] .INIT=16'h0585;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].un4_id_reg_31_0_a3_0_a2  (
	.I0(\u_apsram_top/u_psram_init/id_reg_4_0_0_a2_0 [26]),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [0]),
	.I2(\u_apsram_top/u_psram_init/phase_cnt [2]),
	.I3(\u_apsram_top/u_psram_init/phase_cnt [3]),
	.F(\u_apsram_top/u_psram_init/un4_id_reg [31])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].un4_id_reg_31_0_a3_0_a2 .INIT=16'h8000;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_ac0_7  (
	.I0(\u_apsram_top/u_psram_init/c_state [16]),
	.I1(\u_apsram_top/u_psram_init/add_cnt06_0 ),
	.I2(\u_apsram_top/u_psram_init/add_cnt0 [4]),
	.I3(\u_apsram_top/u_psram_init/read_m2_0_a2_3_1_0 ),
	.F(\u_apsram_top/u_psram_init/add_cnt0_3_c5 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_ac0_7 .INIT=16'h8000;
LUT2 \u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[0]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1 [0]),
	.F(\u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO [0])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[0] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[1]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO [1])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[1] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[2]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1 [2]),
	.F(\u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO [2])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[2] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[3]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1 [3]),
	.F(\u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO [3])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[3] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[4]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1 [4]),
	.F(\u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO [4])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO_cZ[4] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/timer_cnt1_qxu_cZ[5]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1 [5]),
	.F(\u_apsram_top/u_psram_init/timer_cnt1_qxu [5])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_qxu_cZ[5] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[0]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [0]),
	.F(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [0])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[0] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[1]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [1]),
	.F(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [1])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[1] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[2]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [2]),
	.F(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [2])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[2] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[3]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [3]),
	.F(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [3])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[3] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[4]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [4]),
	.F(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [4])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[4] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[5]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [5]),
	.F(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [5])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[5] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[6]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [6]),
	.F(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [6])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[6] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[7]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [7]),
	.F(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [7])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0_RNO_cZ[7] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_cnt_qxu_cZ[8]  (
	.I0(\u_apsram_top/u_psram_init/c_state [14]),
	.I1(\u_apsram_top/u_psram_init/read_cnt [8]),
	.F(\u_apsram_top/u_psram_init/read_cnt_qxu [8])
);
defparam \u_apsram_top/u_psram_init/read_cnt_qxu_cZ[8] .INIT=4'h4;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0_RNO_0[0]  (
	.I0(\u_apsram_top/u_psram_init/check_cnt [0]),
	.I1(\u_apsram_top/u_psram_init.read_over ),
	.F(\u_apsram_top/u_psram_init/check_cnt_cry_0_RNO_0 [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0_RNO_0[0] .INIT=4'h2;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0_RNO[1]  (
	.I0(\u_apsram_top/u_psram_init/check_cnt [1]),
	.I1(\u_apsram_top/u_psram_init.read_over ),
	.F(\u_apsram_top/u_psram_init/check_cnt_cry_0_RNO [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0_RNO[1] .INIT=4'h2;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0_RNO[2]  (
	.I0(\u_apsram_top/u_psram_init/check_cnt [2]),
	.I1(\u_apsram_top/u_psram_init.read_over ),
	.F(\u_apsram_top/u_psram_init/check_cnt_cry_0_RNO [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0_RNO[2] .INIT=4'h2;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0_RNO[3]  (
	.I0(\u_apsram_top/u_psram_init/check_cnt [3]),
	.I1(\u_apsram_top/u_psram_init.read_over ),
	.F(\u_apsram_top/u_psram_init/check_cnt_cry_0_RNO [3])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0_RNO[3] .INIT=4'h2;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0_RNO[4]  (
	.I0(\u_apsram_top/u_psram_init/check_cnt [4]),
	.I1(\u_apsram_top/u_psram_init.read_over ),
	.F(\u_apsram_top/u_psram_init/check_cnt_cry_0_RNO [4])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0_RNO[4] .INIT=4'h2;
LUT2 \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_s_0_RNO[5]  (
	.I0(\u_apsram_top/u_psram_init/check_cnt [5]),
	.I1(\u_apsram_top/u_psram_init.read_over ),
	.F(\u_apsram_top/u_psram_init/check_cnt_qxu [5])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_s_0_RNO[5] .INIT=4'h2;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc4  (
	.I0(\u_apsram_top/u_psram_init/c_state [16]),
	.I1(\u_apsram_top/u_psram_init/add_cnt06_0 ),
	.I2(\u_apsram_top/u_psram_init/add_cnt0 [4]),
	.I3(\u_apsram_top/u_psram_init/read_m2_0_a2_3_1_0 ),
	.F(\u_apsram_top/u_psram_init/add_cnt0_3 [4])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc4 .INIT=16'h78F0;
LUT3 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc1  (
	.I0(\u_apsram_top/u_psram_init/c_state [16]),
	.I1(\u_apsram_top/u_psram_init/add_cnt06_0 ),
	.I2(\u_apsram_top/u_psram_init/add_cnt06_1 ),
	.F(\u_apsram_top/u_psram_init/add_cnt0_3 [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc1 .INIT=8'h78;
LUT4 \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc2  (
	.I0(\u_apsram_top/u_psram_init/c_state [16]),
	.I1(\u_apsram_top/u_psram_init/add_cnt06_0 ),
	.I2(\u_apsram_top/u_psram_init/add_cnt06_1 ),
	.I3(\u_apsram_top/u_psram_init/add_cnt06_2 ),
	.F(\u_apsram_top/u_psram_init/add_cnt0_3 [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0_3_axbxc2 .INIT=16'h7F80;
LUT4 \u_apsram_top/u_psram_init/un1_c_state_4_0_cZ  (
	.I0(\u_apsram_top/u_psram_init/c_state [13]),
	.I1(\u_apsram_top/u_psram_init/c_state [15]),
	.I2(\u_apsram_top/u_psram_init/c_state [16]),
	.I3(\u_apsram_top/u_psram_init/adjust_over [0]),
	.F(\u_apsram_top/u_psram_init/un1_c_state_4_0 )
);
defparam \u_apsram_top/u_psram_init/un1_c_state_4_0_cZ .INIT=16'hFAFE;
LUT4 \u_apsram_top/u_psram_init/cmd9_0_a3  (
	.I0(\u_apsram_top/u_psram_init/N_200 ),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_apsram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_apsram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_apsram_top/u_psram_init/cmd9 )
);
defparam \u_apsram_top/u_psram_init/cmd9_0_a3 .INIT=16'h0040;
LUT4 \u_apsram_top/u_psram_init/un1_cmd9_4_2_0_o2_cZ  (
	.I0(\u_apsram_top/u_psram_init/N_200 ),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_apsram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_apsram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_apsram_top/u_psram_init/un1_cmd9_4_2_0_o2 )
);
defparam \u_apsram_top/u_psram_init/un1_cmd9_4_2_0_o2_cZ .INIT=16'hEAFF;
DFFCE \u_apsram_top/u_psram_init/init_calib_rep2  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/c_state [18]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/init_calib_rep2 )
);
defparam \u_apsram_top/u_psram_init/init_calib_rep2 .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/init_calib_rep1  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/c_state [18]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/init_calib_rep1 )
);
defparam \u_apsram_top/u_psram_init/init_calib_rep1 .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/init_calib_fast  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/c_state [18]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/init_calib_fast )
);
defparam \u_apsram_top/u_psram_init/init_calib_fast .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/phase_cnt_Z[4]  (
	.D(\u_apsram_top/u_psram_init/phase_cnt_s [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/readd [0]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/phase_cnt [4])
);
defparam \u_apsram_top/u_psram_init/phase_cnt_Z[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/phase_cnt_Z[3]  (
	.D(\u_apsram_top/u_psram_init/phase_cnt_s [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/readd [0]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/phase_cnt [3])
);
defparam \u_apsram_top/u_psram_init/phase_cnt_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/phase_cnt_Z[2]  (
	.D(\u_apsram_top/u_psram_init/phase_cnt_s [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/readd [0]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/phase_cnt [2])
);
defparam \u_apsram_top/u_psram_init/phase_cnt_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/phase_cnt_Z[1]  (
	.D(\u_apsram_top/u_psram_init/phase_cnt_s [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/readd [0]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/phase_cnt [1])
);
defparam \u_apsram_top/u_psram_init/phase_cnt_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/phase_cnt_Z[0]  (
	.D(\u_apsram_top/u_psram_init/phase_cnt_s [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/readd [0]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/phase_cnt [0])
);
defparam \u_apsram_top/u_psram_init/phase_cnt_Z[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt1_Z[5]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt1_s [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt1 [5])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_Z[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt1_Z[4]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt1_s [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt1 [4])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_Z[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt1_Z[3]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt1_s [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt1 [3])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt1_Z[2]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt1_s [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt1 [2])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt1_Z[1]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt1_s [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt1 [1])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt1_Z[0]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt1_s [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/timer_cnt1e ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt1 [0])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_Z[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt0_Z[5]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt0_s [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/c_state [11]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt0 [5])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_Z[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt0_Z[4]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt0_s [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/c_state [11]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt0 [4])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_Z[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt0_Z[3]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt0_s [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/c_state [11]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt0 [3])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt0_Z[2]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt0_s [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/c_state [11]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt0 [2])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt0_Z[1]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt0_s [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/c_state [11]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt0 [1])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/timer_cnt0_Z[0]  (
	.D(\u_apsram_top/u_psram_init/timer_cnt0_s [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/c_state [11]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/timer_cnt0 [0])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_Z[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_cnt_Z[8]  (
	.D(\u_apsram_top/u_psram_init/read_cnt_s [8]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/read_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/read_cnt [8])
);
defparam \u_apsram_top/u_psram_init/read_cnt_Z[8] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_cnt_Z[7]  (
	.D(\u_apsram_top/u_psram_init/read_cnt_s [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/read_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/read_cnt [7])
);
defparam \u_apsram_top/u_psram_init/read_cnt_Z[7] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_cnt_Z[6]  (
	.D(\u_apsram_top/u_psram_init/read_cnt_s [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/read_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/read_cnt [6])
);
defparam \u_apsram_top/u_psram_init/read_cnt_Z[6] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_cnt_Z[5]  (
	.D(\u_apsram_top/u_psram_init/read_cnt_s [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/read_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/read_cnt [5])
);
defparam \u_apsram_top/u_psram_init/read_cnt_Z[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_cnt_Z[4]  (
	.D(\u_apsram_top/u_psram_init/read_cnt_s [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/read_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/read_cnt [4])
);
defparam \u_apsram_top/u_psram_init/read_cnt_Z[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_cnt_Z[3]  (
	.D(\u_apsram_top/u_psram_init/read_cnt_s [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/read_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/read_cnt [3])
);
defparam \u_apsram_top/u_psram_init/read_cnt_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_cnt_Z[2]  (
	.D(\u_apsram_top/u_psram_init/read_cnt_s [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/read_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/read_cnt [2])
);
defparam \u_apsram_top/u_psram_init/read_cnt_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_cnt_Z[1]  (
	.D(\u_apsram_top/u_psram_init/read_cnt_s [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/read_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/read_cnt [1])
);
defparam \u_apsram_top/u_psram_init/read_cnt_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_cnt_Z[0]  (
	.D(\u_apsram_top/u_psram_init/read_cnt_s [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/read_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/read_cnt [0])
);
defparam \u_apsram_top/u_psram_init/read_cnt_Z[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tRST_cnt_Z[7]  (
	.D(\u_apsram_top/u_psram_init/tRST_cnt_s [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_193_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tRST_cnt [7])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_Z[7] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tRST_cnt_Z[6]  (
	.D(\u_apsram_top/u_psram_init/tRST_cnt_s [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_193_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tRST_cnt [6])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_Z[6] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tRST_cnt_Z[5]  (
	.D(\u_apsram_top/u_psram_init/tRST_cnt_s [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_193_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tRST_cnt [5])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_Z[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tRST_cnt_Z[4]  (
	.D(\u_apsram_top/u_psram_init/tRST_cnt_s [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_193_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tRST_cnt [4])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_Z[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tRST_cnt_Z[3]  (
	.D(\u_apsram_top/u_psram_init/tRST_cnt_s [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_193_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tRST_cnt [3])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tRST_cnt_Z[2]  (
	.D(\u_apsram_top/u_psram_init/tRST_cnt_s [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_193_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tRST_cnt [2])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tRST_cnt_Z[1]  (
	.D(\u_apsram_top/u_psram_init/tRST_cnt_s [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_193_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tRST_cnt [1])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tRST_cnt_Z[0]  (
	.D(\u_apsram_top/u_psram_init/tRST_cnt_s [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_193_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tRST_cnt [0])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_Z[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].times_reg[4]  (
	.D(\u_apsram_top/u_psram_init/times_reg_s [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_13_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/times_reg [4])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].times_reg[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].times_reg[3]  (
	.D(\u_apsram_top/u_psram_init/times_reg_s [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_13_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/times_reg [3])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].times_reg[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].times_reg[2]  (
	.D(\u_apsram_top/u_psram_init/times_reg_s [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_13_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/times_reg [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].times_reg[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].times_reg[1]  (
	.D(\u_apsram_top/u_psram_init/times_reg_s [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_13_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/times_reg [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].times_reg[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].times_reg[0]  (
	.D(\u_apsram_top/u_psram_init/times_reg_s [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_13_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/times_reg [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].times_reg[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[5]  (
	.D(\u_apsram_top/u_psram_init/check_cnt_s [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init.read_calibration[0].check_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/check_cnt [5])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[4]  (
	.D(\u_apsram_top/u_psram_init/check_cnt_s [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init.read_calibration[0].check_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/check_cnt [4])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[3]  (
	.D(\u_apsram_top/u_psram_init/check_cnt_s [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init.read_calibration[0].check_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/check_cnt [3])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[2]  (
	.D(\u_apsram_top/u_psram_init/check_cnt_s [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init.read_calibration[0].check_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/check_cnt [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[1]  (
	.D(\u_apsram_top/u_psram_init/check_cnt_s [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init.read_calibration[0].check_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/check_cnt [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[0]  (
	.D(\u_apsram_top/u_psram_init/check_cnt_s [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init.read_calibration[0].check_cnte ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/check_cnt [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[15]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [15]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [15])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[15] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[14]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [14]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [14])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[14] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[13]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [13]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [13])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[13] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[12]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [12]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [12])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[12] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[11]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [11]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [11])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[11] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[10]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [10]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [10])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[10] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[9]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [9])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[9] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[8]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [8]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [8])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[8] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[7]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [7])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[7] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[6]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [6])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[6] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[5]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [5])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[4]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [4])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[3]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [3])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[2]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [2])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[1]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [1])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/tvcs_cnt_Z[0]  (
	.D(\u_apsram_top/u_psram_init/tvcs_cnt_s [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/tvcs_cnt8 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/tvcs_cnt [0])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/cmd  (
	.D(\u_apsram_top/u_psram_init/cmd9 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/cmd_calib )
);
defparam \u_apsram_top/u_psram_init/cmd .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/init_cs  (
	.D(\u_apsram_top/u_psram_init/waite_cnt8 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/init_cs )
);
defparam \u_apsram_top/u_psram_init/init_cs .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/rd_data_valid_d  (
	.D(\u_apsram_top/u_psram_init/N_210_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/rd_data_valid_d_0 )
);
defparam \u_apsram_top/u_psram_init/rd_data_valid_d .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/init_dq_1[0]  (
	.D(\u_apsram_top/u_psram_init/c_state [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/init_dq [0])
);
defparam \u_apsram_top/u_psram_init/init_dq_1[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/init_dq_1[22]  (
	.D(\u_apsram_top/u_psram_init/init_dq_5 [22]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/init_dq [22])
);
defparam \u_apsram_top/u_psram_init/init_dq_1[22] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/init_dq_1[19]  (
	.D(\u_apsram_top/u_psram_init/init_dq_5 [19]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/init_dq [19])
);
defparam \u_apsram_top/u_psram_init/init_dq_1[19] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/init_dq_1[14]  (
	.D(\u_apsram_top/u_psram_init/init_dq_5 [14]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/init_dq [14])
);
defparam \u_apsram_top/u_psram_init/init_dq_1[14] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/init_dq_1[9]  (
	.D(\u_apsram_top/u_psram_init/init_dq_5 [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/init_dq [9])
);
defparam \u_apsram_top/u_psram_init/init_dq_1[9] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/cmd_en  (
	.D(\u_apsram_top/u_psram_init/cmd_en_2 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/cmd_en_calib )
);
defparam \u_apsram_top/u_psram_init/cmd_en .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[14]  (
	.D(\u_apsram_top/u_psram_init/c_state [13]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [14])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[14] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[13]  (
	.D(\u_apsram_top/u_psram_init/N_159_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [13])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[13] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[12]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [12]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [12])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[12] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[11]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [11]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [11])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[11] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[10]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [10]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [10])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[10] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[9]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [9])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[9] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[8]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [8]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [8])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[8] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[7]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [7])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[7] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[6]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [6])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[6] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[5]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [5])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[5] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[4]  (
	.D(\u_apsram_top/u_psram_init/N_149_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [4])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[4] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[3]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [3])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[3] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[2]  (
	.D(\u_apsram_top/u_psram_init/N_146_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [2])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[1]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [1])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[1] .INIT=1'b0;
DFFP \u_apsram_top/u_psram_init/c_state_Z[0]  (
	.D(GND),
	.CLK(\u_apsram_top/clk_outz ),
	.PRESET(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [0])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[0] .INIT=1'b1;
DFFCE \u_apsram_top/u_psram_init/c_state_Z[18]  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/i1_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [18])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[18] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state[17]  (
	.D(\u_apsram_top/u_psram_init/N_164_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/i1_i )
);
defparam \u_apsram_top/u_psram_init/c_state[17] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[16]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [16]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [16])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[16] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/c_state_Z[15]  (
	.D(\u_apsram_top/u_psram_init/c_state_ns [15]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/c_state [15])
);
defparam \u_apsram_top/u_psram_init/c_state_Z[15] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[3]  (
	.D(\u_apsram_top/u_psram_init/add_cnt0_3 [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/add_cnt0 [3])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[3] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[2]  (
	.D(\u_apsram_top/u_psram_init/add_cnt0_3 [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/add_cnt06_2 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[1]  (
	.D(\u_apsram_top/u_psram_init/add_cnt0_3 [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/add_cnt06_1 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[0]  (
	.D(\u_apsram_top/u_psram_init/add_cnt0_3 [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/add_cnt06_0 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[0] .INIT=1'b0;
DFFP \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[7]  (
	.D(\u_apsram_top/u_psram_init/add_cnt0_3 [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.PRESET(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/add_cnt0 [7])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[7] .INIT=1'b1;
DFFP \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[6]  (
	.D(\u_apsram_top/u_psram_init/add_cnt0_3 [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.PRESET(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/add_cnt0 [6])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[6] .INIT=1'b1;
DFFC \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[5]  (
	.D(\u_apsram_top/u_psram_init/add_cnt0_3 [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/add_cnt0 [5])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[5] .INIT=1'b0;
DFFP \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[4]  (
	.D(\u_apsram_top/u_psram_init/add_cnt0_3 [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.PRESET(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/add_cnt0 [4])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt0[4] .INIT=1'b1;
DFFC \u_apsram_top/u_psram_init/waite_cnt_Z[1]  (
	.D(\u_apsram_top/u_psram_init/N_184_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/waite_cnt [1])
);
defparam \u_apsram_top/u_psram_init/waite_cnt_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/waite_cnt_Z[0]  (
	.D(\u_apsram_top/u_psram_init/waite_cnt_3 [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/waite_cnt [0])
);
defparam \u_apsram_top/u_psram_init/waite_cnt_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr[2]  (
	.D(\u_apsram_top/u_psram_init/wr_ptr_3 [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr[1]  (
	.D(\u_apsram_top/u_psram_init/N_208_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr[0]  (
	.D(\u_apsram_top/u_psram_init/N_209_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init.read_calibration[0].wr_ptr [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].wr_ptr[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/MR_cnt_Z[1]  (
	.D(\u_apsram_top/u_psram_init/N_181_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/MR_cnt [1])
);
defparam \u_apsram_top/u_psram_init/MR_cnt_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/MR_cnt_Z[0]  (
	.D(\u_apsram_top/u_psram_init/N_179_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/MR_cnt [0])
);
defparam \u_apsram_top/u_psram_init/MR_cnt_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/GRST_cnt_Z[1]  (
	.D(\u_apsram_top/u_psram_init/GRST_cnt_3 [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/GRST_cnt [1])
);
defparam \u_apsram_top/u_psram_init/GRST_cnt_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/GRST_cnt_Z[0]  (
	.D(\u_apsram_top/u_psram_init/GRST_cnt_3 [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/GRST_cnt [0])
);
defparam \u_apsram_top/u_psram_init/GRST_cnt_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/read_calibration[0].add_cnt[2]  (
	.D(\u_apsram_top/u_psram_init/SUM_1 [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/add_cnt [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/read_calibration[0].add_cnt[1]  (
	.D(\u_apsram_top/u_psram_init/add_cnt_RNO [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/add_cnt [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/read_calibration[0].add_cnt[0]  (
	.D(\u_apsram_top/u_psram_init/add_cnt_5 [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/CO0_3 )
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].add_cnt[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/ready_d_Z[1]  (
	.D(\u_apsram_top/u_psram_init/ready_d [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/ready_d [1])
);
defparam \u_apsram_top/u_psram_init/ready_d_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/ready_d_Z[0]  (
	.D(\u_apsram_top/ready ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/ready_d [0])
);
defparam \u_apsram_top/u_psram_init/ready_d_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_init/waite_cnt_Z[2]  (
	.D(\u_apsram_top/u_psram_init/N_186_i ),
	.CLK(\u_apsram_top/clk_outz ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/waite_cnt [2])
);
defparam \u_apsram_top/u_psram_init/waite_cnt_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].calib[0]  (
	.D(\u_apsram_top/u_psram_init/c_state [13]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/calib_done_i [0]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/calib [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].calib[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/init_calib  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/c_state [18]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(init_calib_c)
);
defparam \u_apsram_top/u_psram_init/init_calib .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/write_done_Z  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/timer_cnt07 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/write_done )
);
defparam \u_apsram_top/u_psram_init/write_done_Z .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/phase_over_Z  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/un4_id_reg [31]),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/phase_over )
);
defparam \u_apsram_top/u_psram_init/phase_over_Z .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/config_done  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/n_state_0_sqmuxa ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/config_done )
);
defparam \u_apsram_top/u_psram_init/config_done .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/Tvcs_done  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/Tvcs_done2 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/Tvcs_done )
);
defparam \u_apsram_top/u_psram_init/Tvcs_done .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].SDTAP[0]  (
	.D(\u_apsram_top/u_psram_init/un1_c_state_4_0_0 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/un1_c_state_4_0 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/SDTAP [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].SDTAP[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].delay_wait_over[0]  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/delay_wait_over4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/delay_wait_over [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].delay_wait_over[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/wr_en  (
	.D(\u_apsram_top/u_psram_init/N_10 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/un1_cmd9_2_i_0 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/wr_en_calib )
);
defparam \u_apsram_top/u_psram_init/wr_en .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_over  (
	.D(\u_apsram_top/u_psram_init/read_cnt_scalar ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/un1_read_cnt_2 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init.read_over )
);
defparam \u_apsram_top/u_psram_init/read_over .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].adjust_over[0]  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/add_cnt06_NE_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/adjust_over [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].adjust_over[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].calib_done[0]  (
	.D(VCC),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/calib_done4 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/calib_done [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].calib_done[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].VALUE[0]  (
	.D(\u_apsram_top/u_psram_init/VALUE_4_0_0 [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_233_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/VALUE [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].VALUE[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/burst_num_1[0]  (
	.D(\u_apsram_top/u_psram_init/un1_cmd9_6 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/un1_cmd9_4_2_0_o2 ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/burst_num_calib [0])
);
defparam \u_apsram_top/u_psram_init/burst_num_1[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[31]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [31]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [31])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[31] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[30]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [30]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [30])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[30] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[29]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [29]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [29])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[29] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[28]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [28]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [28])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[28] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[27]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [27]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [27])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[27] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[26]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [26]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [26])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[26] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[25]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [25]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [25])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[25] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[24]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [24]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [24])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[24] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[23]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [23]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [23])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[23] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[22]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [22]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [22])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[22] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[21]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [21]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [21])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[21] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[20]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [20]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [20])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[20] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[19]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [19]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [19])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[19] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[18]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [18]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [18])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[18] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[17]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [17]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [17])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[17] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[16]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [16]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [16])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[16] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[15]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [15]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [15])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[15] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[14]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [14]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [14])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[14] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[13]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [13]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [13])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[13] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[12]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [12]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [12])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[12] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[11]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [11]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [11])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[11] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[10]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [10]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [10])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[10] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[9]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [9]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [9])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[9] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[8]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [8]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [8])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[8] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[7]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [7]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [7])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[7] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[6]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [6]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [6])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[6] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[5]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [5]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [5])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[4]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [4]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [4])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[3]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [3]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [3])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[2]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [2]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[1]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [1]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/read_calibration[0].id_reg[0]  (
	.D(\u_apsram_top/u_psram_init/id_reg_4 [0]),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/N_170_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/id_reg [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].id_reg[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/wr_data_1[0]  (
	.D(\u_apsram_top/u_psram_init/cmd12 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/cmd13_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/wr_data_calib [0])
);
defparam \u_apsram_top/u_psram_init/wr_data_1[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/wr_data_1[6]  (
	.D(\u_apsram_top/u_psram_init/un1_timer_cnt0_6 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/cmd13_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/wr_data_calib [3])
);
defparam \u_apsram_top/u_psram_init/wr_data_1[6] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_init/wr_data_1[12]  (
	.D(\u_apsram_top/u_psram_init/cmd10 ),
	.CLK(\u_apsram_top/clk_outz ),
	.CE(\u_apsram_top/u_psram_init/cmd13_i ),
	.CLEAR(\u_apsram_top/ddr_rsti ),
	.Q(\u_apsram_top/u_psram_init/wr_data_calib [2])
);
defparam \u_apsram_top/u_psram_init/wr_data_1[12] .INIT=1'b0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_s_0[15]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [15]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [14]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_s_0_COUT [15]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [15])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_s_0[15] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[14]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [14]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [13]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [14]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [14])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[14] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[13]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [13]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [12]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [13]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [13])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[13] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[12]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [12]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [11]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [12]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [12])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[12] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[11]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [11]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [10]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [11]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [11])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[11] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[10]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [10]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [9]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [10]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [10])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[10] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[9]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [9]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [8]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [9]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [9])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[9] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[8]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [8]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [7]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [8]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [8])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[8] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[7]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [7]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [6]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [7]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [7])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[7] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[6]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [6]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [5]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [6]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [6])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[6] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[5]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [5]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [4]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [5]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [5])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[5] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[4]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [3]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [4]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [4])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[3]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [2]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [3]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [3])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[2]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [1]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [2]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [2])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[1]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tvcs_cnt [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tvcs_cnt_cry [0]),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [1]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [1])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[0]  (
	.I0(\u_apsram_top/u_psram_init/tvcs_cnt [0]),
	.I1(VCC),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_init/tvcs_cnt_cry [0]),
	.SUM(\u_apsram_top/u_psram_init/tvcs_cnt_s [0])
);
defparam \u_apsram_top/u_psram_init/tvcs_cnt_cry_0[0] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_s_0[5]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/check_cnt_qxu [5]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/check_cnt_cry [4]),
	.COUT(\u_apsram_top/u_psram_init/check_cnt_s_0_COUT [5]),
	.SUM(\u_apsram_top/u_psram_init/check_cnt_s [5])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_s_0[5] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[4]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/check_cnt_cry_0_RNO [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/check_cnt_cry [3]),
	.COUT(\u_apsram_top/u_psram_init/check_cnt_cry [4]),
	.SUM(\u_apsram_top/u_psram_init/check_cnt_s [4])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[3]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/check_cnt_cry_0_RNO [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/check_cnt_cry [2]),
	.COUT(\u_apsram_top/u_psram_init/check_cnt_cry [3]),
	.SUM(\u_apsram_top/u_psram_init/check_cnt_s [3])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[2]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/check_cnt_cry_0_RNO [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/check_cnt_cry [1]),
	.COUT(\u_apsram_top/u_psram_init/check_cnt_cry [2]),
	.SUM(\u_apsram_top/u_psram_init/check_cnt_s [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[1]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/check_cnt_cry_0_RNO [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/check_cnt_cry [0]),
	.COUT(\u_apsram_top/u_psram_init/check_cnt_cry [1]),
	.SUM(\u_apsram_top/u_psram_init/check_cnt_s [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[0]  (
	.I0(\u_apsram_top/u_psram_init/check_cnt_cry_0_RNO_0 [0]),
	.I1(\u_apsram_top/u_psram_init/read_over_i ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_init/check_cnt_cry [0]),
	.SUM(\u_apsram_top/u_psram_init/check_cnt_s [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].check_cnt_cry_0[0] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_calibration[0].times_reg_s_0[4]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/times_reg [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/times_reg_cry [3]),
	.COUT(\u_apsram_top/u_psram_init/times_reg_s_0_COUT [4]),
	.SUM(\u_apsram_top/u_psram_init/times_reg_s [4])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].times_reg_s_0[4] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_calibration[0].times_reg_cry_0[3]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/times_reg [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/times_reg_cry [2]),
	.COUT(\u_apsram_top/u_psram_init/times_reg_cry [3]),
	.SUM(\u_apsram_top/u_psram_init/times_reg_s [3])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].times_reg_cry_0[3] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_calibration[0].times_reg_cry_0[2]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/times_reg [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/times_reg_cry [1]),
	.COUT(\u_apsram_top/u_psram_init/times_reg_cry [2]),
	.SUM(\u_apsram_top/u_psram_init/times_reg_s [2])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].times_reg_cry_0[2] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_calibration[0].times_reg_cry_0[1]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/times_reg [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/times_reg_cry [0]),
	.COUT(\u_apsram_top/u_psram_init/times_reg_cry [1]),
	.SUM(\u_apsram_top/u_psram_init/times_reg_s [1])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].times_reg_cry_0[1] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_calibration[0].times_reg_cry_0[0]  (
	.I0(\u_apsram_top/u_psram_init/times_reg [0]),
	.I1(VCC),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_init/times_reg_cry [0]),
	.SUM(\u_apsram_top/u_psram_init/times_reg_s [0])
);
defparam \u_apsram_top/u_psram_init/read_calibration[0].times_reg_cry_0[0] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tRST_cnt_s_0[7]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tRST_cnt [7]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tRST_cnt_cry [6]),
	.COUT(\u_apsram_top/u_psram_init/tRST_cnt_s_0_COUT [7]),
	.SUM(\u_apsram_top/u_psram_init/tRST_cnt_s [7])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_s_0[7] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tRST_cnt_cry_0[6]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tRST_cnt [6]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tRST_cnt_cry [5]),
	.COUT(\u_apsram_top/u_psram_init/tRST_cnt_cry [6]),
	.SUM(\u_apsram_top/u_psram_init/tRST_cnt_s [6])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_cry_0[6] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tRST_cnt_cry_0[5]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tRST_cnt [5]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tRST_cnt_cry [4]),
	.COUT(\u_apsram_top/u_psram_init/tRST_cnt_cry [5]),
	.SUM(\u_apsram_top/u_psram_init/tRST_cnt_s [5])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_cry_0[5] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tRST_cnt_cry_0[4]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tRST_cnt [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tRST_cnt_cry [3]),
	.COUT(\u_apsram_top/u_psram_init/tRST_cnt_cry [4]),
	.SUM(\u_apsram_top/u_psram_init/tRST_cnt_s [4])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tRST_cnt_cry_0[3]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tRST_cnt [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tRST_cnt_cry [2]),
	.COUT(\u_apsram_top/u_psram_init/tRST_cnt_cry [3]),
	.SUM(\u_apsram_top/u_psram_init/tRST_cnt_s [3])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tRST_cnt_cry_0[2]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tRST_cnt [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tRST_cnt_cry [1]),
	.COUT(\u_apsram_top/u_psram_init/tRST_cnt_cry [2]),
	.SUM(\u_apsram_top/u_psram_init/tRST_cnt_s [2])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tRST_cnt_cry_0[1]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/tRST_cnt [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/tRST_cnt_cry [0]),
	.COUT(\u_apsram_top/u_psram_init/tRST_cnt_cry [1]),
	.SUM(\u_apsram_top/u_psram_init/tRST_cnt_s [1])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/tRST_cnt_cry_0[0]  (
	.I0(\u_apsram_top/u_psram_init/tRST_cnt [0]),
	.I1(VCC),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_init/tRST_cnt_cry [0]),
	.SUM(\u_apsram_top/u_psram_init/tRST_cnt_s [0])
);
defparam \u_apsram_top/u_psram_init/tRST_cnt_cry_0[0] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_cnt_s_0[8]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/read_cnt_qxu [8]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/read_cnt_cry [7]),
	.COUT(\u_apsram_top/u_psram_init/read_cnt_s_0_COUT [8]),
	.SUM(\u_apsram_top/u_psram_init/read_cnt_s [8])
);
defparam \u_apsram_top/u_psram_init/read_cnt_s_0[8] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_cnt_cry_0[7]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [7]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/read_cnt_cry [6]),
	.COUT(\u_apsram_top/u_psram_init/read_cnt_cry [7]),
	.SUM(\u_apsram_top/u_psram_init/read_cnt_s [7])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0[7] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_cnt_cry_0[6]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [6]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/read_cnt_cry [5]),
	.COUT(\u_apsram_top/u_psram_init/read_cnt_cry [6]),
	.SUM(\u_apsram_top/u_psram_init/read_cnt_s [6])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0[6] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_cnt_cry_0[5]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [5]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/read_cnt_cry [4]),
	.COUT(\u_apsram_top/u_psram_init/read_cnt_cry [5]),
	.SUM(\u_apsram_top/u_psram_init/read_cnt_s [5])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0[5] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_cnt_cry_0[4]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/read_cnt_cry [3]),
	.COUT(\u_apsram_top/u_psram_init/read_cnt_cry [4]),
	.SUM(\u_apsram_top/u_psram_init/read_cnt_s [4])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_cnt_cry_0[3]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/read_cnt_cry [2]),
	.COUT(\u_apsram_top/u_psram_init/read_cnt_cry [3]),
	.SUM(\u_apsram_top/u_psram_init/read_cnt_s [3])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_cnt_cry_0[2]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/read_cnt_cry [1]),
	.COUT(\u_apsram_top/u_psram_init/read_cnt_cry [2]),
	.SUM(\u_apsram_top/u_psram_init/read_cnt_s [2])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_cnt_cry_0[1]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/read_cnt_cry [0]),
	.COUT(\u_apsram_top/u_psram_init/read_cnt_cry [1]),
	.SUM(\u_apsram_top/u_psram_init/read_cnt_s [1])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/read_cnt_cry_0[0]  (
	.I0(\u_apsram_top/u_psram_init/read_cnt_cry_0_RNO [0]),
	.I1(\u_apsram_top/u_psram_init/read_cnt_scalar ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_init/read_cnt_cry [0]),
	.SUM(\u_apsram_top/u_psram_init/read_cnt_s [0])
);
defparam \u_apsram_top/u_psram_init/read_cnt_cry_0[0] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt0_s_0[5]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [5]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/timer_cnt0_cry [4]),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt0_s_0_COUT [5]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt0_s [5])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_s_0[5] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt0_cry_0[4]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/timer_cnt0_cry [3]),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt0_cry [4]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt0_s [4])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_cry_0[4] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt0_cry_0[3]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/timer_cnt0_cry [2]),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt0_cry [3]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt0_s [3])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_cry_0[3] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt0_cry_0[2]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/timer_cnt0_cry [1]),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt0_cry [2]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt0_s [2])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_cry_0[2] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt0_cry_0[1]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0 [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/timer_cnt0_cry [0]),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt0_cry [1]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt0_s [1])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_cry_0[1] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt0_cry_0[0]  (
	.I0(\u_apsram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_apsram_top/u_psram_init/timer_cnt0_scalar ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt0_cry [0]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt0_s [0])
);
defparam \u_apsram_top/u_psram_init/timer_cnt0_cry_0[0] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt1_s_0[5]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1_qxu [5]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/timer_cnt1_cry [4]),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt1_s_0_COUT [5]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt1_s [5])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_s_0[5] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt1_cry_0[4]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/timer_cnt1_cry [3]),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt1_cry [4]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt1_s [4])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_cry_0[4] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt1_cry_0[3]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/timer_cnt1_cry [2]),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt1_cry [3]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt1_s [3])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_cry_0[3] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt1_cry_0[2]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/timer_cnt1_cry [1]),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt1_cry [2]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt1_s [2])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_cry_0[2] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt1_cry_0[1]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/timer_cnt1_cry [0]),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt1_cry [1]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt1_s [1])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_cry_0[1] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/timer_cnt1_cry_0[0]  (
	.I0(\u_apsram_top/u_psram_init/timer_cnt1_cry_0_RNO [0]),
	.I1(\u_apsram_top/u_psram_init/read_cnt_scalar ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_init/timer_cnt1_cry [0]),
	.SUM(\u_apsram_top/u_psram_init/timer_cnt1_s [0])
);
defparam \u_apsram_top/u_psram_init/timer_cnt1_cry_0[0] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/phase_cnt_s_0[4]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/phase_cnt_cry [3]),
	.COUT(\u_apsram_top/u_psram_init/phase_cnt_s_0_COUT [4]),
	.SUM(\u_apsram_top/u_psram_init/phase_cnt_s [4])
);
defparam \u_apsram_top/u_psram_init/phase_cnt_s_0[4] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/phase_cnt_cry_0[3]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/phase_cnt_cry [2]),
	.COUT(\u_apsram_top/u_psram_init/phase_cnt_cry [3]),
	.SUM(\u_apsram_top/u_psram_init/phase_cnt_s [3])
);
defparam \u_apsram_top/u_psram_init/phase_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/phase_cnt_cry_0[2]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/phase_cnt_cry [1]),
	.COUT(\u_apsram_top/u_psram_init/phase_cnt_cry [2]),
	.SUM(\u_apsram_top/u_psram_init/phase_cnt_s [2])
);
defparam \u_apsram_top/u_psram_init/phase_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/phase_cnt_cry_0[1]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_init/phase_cnt [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_init/phase_cnt_cry [0]),
	.COUT(\u_apsram_top/u_psram_init/phase_cnt_cry [1]),
	.SUM(\u_apsram_top/u_psram_init/phase_cnt_s [1])
);
defparam \u_apsram_top/u_psram_init/phase_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_init/phase_cnt_cry_0[0]  (
	.I0(\u_apsram_top/u_psram_init/phase_cnt [0]),
	.I1(VCC),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_init/phase_cnt_cry [0]),
	.SUM(\u_apsram_top/u_psram_init/phase_cnt_s [0])
);
defparam \u_apsram_top/u_psram_init/phase_cnt_cry_0[0] .ALU_MODE=0;
INV \u_apsram_top/u_psram_sync/rst_n_i_cZ  (
	.I(rst_n_c),
	.O(\u_apsram_top/u_psram_sync/rst_n_i )
);
LUT4 \u_apsram_top/u_psram_sync/N_15_i_cZ  (
	.I0(\u_apsram_top/u_psram_sync/N_29 ),
	.I1(\u_apsram_top/stop ),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [3]),
	.I3(\u_apsram_top/u_psram_sync/flag [0]),
	.F(\u_apsram_top/u_psram_sync/N_15_i )
);
defparam \u_apsram_top/u_psram_sync/N_15_i_cZ .INIT=16'h8084;
LUT4 \u_apsram_top/u_psram_sync/N_63_i_cZ  (
	.I0(\u_apsram_top/u_psram_sync/N_30 ),
	.I1(\u_apsram_top/u_psram_sync/N_35 ),
	.I2(\u_apsram_top/ready ),
	.I3(\u_apsram_top/u_psram_sync/ns_memsync_i_0_0 [0]),
	.F(\u_apsram_top/u_psram_sync/N_63_i )
);
defparam \u_apsram_top/u_psram_sync/N_63_i_cZ .INIT=16'h00F1;
LUT4 \u_apsram_top/u_psram_sync/N_65_i_cZ  (
	.I0(\u_apsram_top/u_psram_sync/N_29 ),
	.I1(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I2(\u_apsram_top/u_psram_sync/flag [0]),
	.I3(\u_apsram_top/uddcntln ),
	.F(\u_apsram_top/u_psram_sync/N_65_i )
);
defparam \u_apsram_top/u_psram_sync/N_65_i_cZ .INIT=16'hFB55;
LUT4 \u_apsram_top/u_psram_sync/N_67_i_cZ  (
	.I0(\u_apsram_top/u_psram_sync/N_44 ),
	.I1(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I2(\u_apsram_top/u_psram_sync/ns_memsync_i_0_1 [2]),
	.I3(\u_apsram_top/u_psram_sync/ns_memsync_i_0_o3_0_0 [2]),
	.F(\u_apsram_top/u_psram_sync/N_67_i )
);
defparam \u_apsram_top/u_psram_sync/N_67_i_cZ .INIT=16'h0C0D;
LUT4 \u_apsram_top/u_psram_sync/N_21_i_cZ  (
	.I0(\u_apsram_top/u_psram_sync/N_44 ),
	.I1(\u_apsram_top/u_psram_sync/N_75 ),
	.I2(\u_apsram_top/u_psram_sync/count_3_i_0 [2]),
	.I3(\u_apsram_top/u_psram_sync/flag [0]),
	.F(\u_apsram_top/u_psram_sync/N_21_i )
);
defparam \u_apsram_top/u_psram_sync/N_21_i_cZ .INIT=16'h0302;
LUT4 \u_apsram_top/u_psram_sync/N_23_i_cZ  (
	.I0(\u_apsram_top/u_psram_sync/N_75 ),
	.I1(\u_apsram_top/u_psram_sync/N_78 ),
	.I2(\u_apsram_top/u_psram_sync/CO0 ),
	.I3(\u_apsram_top/u_psram_sync/count [1]),
	.F(\u_apsram_top/u_psram_sync/N_23_i )
);
defparam \u_apsram_top/u_psram_sync/N_23_i_cZ .INIT=16'h0110;
LUT4 \u_apsram_top/u_psram_sync/ns_memsync_0_0[4]  (
	.I0(\u_apsram_top/u_psram_sync/N_29 ),
	.I1(\u_apsram_top/u_psram_sync/N_64 ),
	.I2(\u_apsram_top/stop ),
	.I3(\u_apsram_top/u_psram_sync/cs_memsync [3]),
	.F(\u_apsram_top/u_psram_sync/ns_memsync [4])
);
defparam \u_apsram_top/u_psram_sync/ns_memsync_0_0[4] .INIT=16'hFFEC;
LUT4 \u_apsram_top/u_psram_sync/ns_memsync_0_0[5]  (
	.I0(\u_apsram_top/u_psram_sync/N_41 ),
	.I1(\u_apsram_top/u_psram_sync/N_62 ),
	.I2(\u_apsram_top/stop ),
	.I3(\u_apsram_top/u_psram_sync/cs_memsync [5]),
	.F(\u_apsram_top/u_psram_sync/ns_memsync [5])
);
defparam \u_apsram_top/u_psram_sync/ns_memsync_0_0[5] .INIT=16'hFEFC;
LUT4 \u_apsram_top/u_psram_sync/ns_memsync_0_0_a3_0[4]  (
	.I0(\u_apsram_top/u_psram_sync/N_107 ),
	.I1(\u_apsram_top/u_psram_sync/count [2]),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [5]),
	.I3(\u_apsram_top/u_psram_sync/flag [0]),
	.F(\u_apsram_top/u_psram_sync/N_64 )
);
defparam \u_apsram_top/u_psram_sync/ns_memsync_0_0_a3_0[4] .INIT=16'h0010;
LUT4 \u_apsram_top/u_psram_sync/lock_d24_cZ  (
	.I0(\u_apsram_top/u_psram_sync/lock_d24_8 ),
	.I1(\u_apsram_top/u_psram_sync/lock_d24_9 ),
	.I2(\u_apsram_top/u_psram_sync/lock_d24_10 ),
	.I3(\u_apsram_top/u_psram_sync/lock_d24_11 ),
	.F(\u_apsram_top/u_psram_sync/lock_d24 )
);
defparam \u_apsram_top/u_psram_sync/lock_d24_cZ .INIT=16'h8000;
LUT4 \u_apsram_top/u_psram_sync/count_3_i_0_cZ[2]  (
	.I0(\u_apsram_top/u_psram_sync/N_107 ),
	.I1(\u_apsram_top/u_psram_sync/count [2]),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I3(\u_apsram_top/u_psram_sync/cs_memsync [5]),
	.F(\u_apsram_top/u_psram_sync/count_3_i_0 [2])
);
defparam \u_apsram_top/u_psram_sync/count_3_i_0_cZ[2] .INIT=16'h7776;
LUT4 \u_apsram_top/u_psram_sync/ns_memsync_i_0_1_cZ[2]  (
	.I0(\u_apsram_top/u_psram_sync/N_35 ),
	.I1(\u_apsram_top/u_psram_sync/N_41 ),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [5]),
	.I3(\u_apsram_top/uddcntln ),
	.F(\u_apsram_top/u_psram_sync/ns_memsync_i_0_1 [2])
);
defparam \u_apsram_top/u_psram_sync/ns_memsync_i_0_1_cZ[2] .INIT=16'hF7F5;
LUT4 \u_apsram_top/u_psram_sync/flag_ns_1_0_.m17_i_a3_1  (
	.I0(\u_apsram_top/u_psram_sync/N_31 ),
	.I1(\u_apsram_top/stop ),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I3(\u_apsram_top/uddcntln ),
	.F(\u_apsram_top/u_psram_sync/N_72 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.m17_i_a3_1 .INIT=16'h0010;
LUT3 \u_apsram_top/u_psram_sync/flag_ns_1_0_.m17_i_a3_2  (
	.I0(\u_apsram_top/u_psram_sync/N_39 ),
	.I1(\u_apsram_top/stop ),
	.I2(\u_apsram_top/uddcntln ),
	.F(\u_apsram_top/u_psram_sync/N_73 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.m17_i_a3_2 .INIT=8'h40;
LUT4 \u_apsram_top/u_psram_sync/ns_memsync_0_0_a3_0[5]  (
	.I0(\u_apsram_top/u_psram_sync/N_30 ),
	.I1(\u_apsram_top/u_psram_sync/N_79 ),
	.I2(\u_apsram_top/ready ),
	.I3(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.F(\u_apsram_top/u_psram_sync/N_62 )
);
defparam \u_apsram_top/u_psram_sync/ns_memsync_0_0_a3_0[5] .INIT=16'h0004;
LUT4 \u_apsram_top/u_psram_sync/count_3_i_a3_0[2]  (
	.I0(\u_apsram_top/u_psram_sync/N_40 ),
	.I1(\u_apsram_top/ready ),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I3(\u_apsram_top/u_psram_sync/lock_d2 ),
	.F(\u_apsram_top/u_psram_sync/N_75 )
);
defparam \u_apsram_top/u_psram_sync/count_3_i_a3_0[2] .INIT=16'h0405;
LUT4 \u_apsram_top/u_psram_sync/ns_memsync_i_0_0_cZ[0]  (
	.I0(\u_apsram_top/ready ),
	.I1(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [5]),
	.I3(\u_apsram_top/u_psram_sync/lock_d2 ),
	.F(\u_apsram_top/u_psram_sync/ns_memsync_i_0_0 [0])
);
defparam \u_apsram_top/u_psram_sync/ns_memsync_i_0_0_cZ[0] .INIT=16'hF0F2;
LUT2 \u_apsram_top/u_psram_sync/dll_rst_RNII08G  (
	.I0(\u_apsram_top/dll_rsti ),
	.I1(\u_apsram_top/u_psram_sync/cs_memsync [3]),
	.F(\u_apsram_top/ddr_rsti_i )
);
defparam \u_apsram_top/u_psram_sync/dll_rst_RNII08G .INIT=4'h1;
LUT3 \u_apsram_top/u_psram_sync/ns_memsync_0_0_o3[4]  (
	.I0(\u_apsram_top/u_psram_sync/CO0 ),
	.I1(\u_apsram_top/u_psram_sync/count [1]),
	.I2(\u_apsram_top/u_psram_sync/count [2]),
	.F(\u_apsram_top/u_psram_sync/N_29 )
);
defparam \u_apsram_top/u_psram_sync/ns_memsync_0_0_o3[4] .INIT=8'hF7;
LUT3 \u_apsram_top/u_psram_sync/count_3_i_o2[2]  (
	.I0(\u_apsram_top/u_psram_sync/CO0 ),
	.I1(\u_apsram_top/u_psram_sync/count [2]),
	.I2(\u_apsram_top/u_psram_sync/flag [1]),
	.F(\u_apsram_top/u_psram_sync/N_44 )
);
defparam \u_apsram_top/u_psram_sync/count_3_i_o2[2] .INIT=8'hF7;
LUT4 \u_apsram_top/u_psram_sync/count_3_i_a3_0[1]  (
	.I0(\u_apsram_top/u_psram_sync/count [1]),
	.I1(\u_apsram_top/u_psram_sync/count [2]),
	.I2(\u_apsram_top/u_psram_sync/flag [0]),
	.I3(\u_apsram_top/u_psram_sync/flag [1]),
	.F(\u_apsram_top/u_psram_sync/N_78 )
);
defparam \u_apsram_top/u_psram_sync/count_3_i_a3_0[1] .INIT=16'h0004;
LUT3 \u_apsram_top/u_psram_sync/ns_memsync_i_0_o3_0_0_cZ[2]  (
	.I0(\u_apsram_top/ready ),
	.I1(\u_apsram_top/u_psram_sync/count [1]),
	.I2(\u_apsram_top/u_psram_sync/lock_d2 ),
	.F(\u_apsram_top/u_psram_sync/ns_memsync_i_0_o3_0_0 [2])
);
defparam \u_apsram_top/u_psram_sync/ns_memsync_i_0_o3_0_0_cZ[2] .INIT=8'hEF;
LUT4 \u_apsram_top/u_psram_sync/lock_d24_8_cZ  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt [3]),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [4]),
	.I2(\u_apsram_top/u_psram_sync/lock_cnt [5]),
	.I3(\u_apsram_top/u_psram_sync/lock_cnt [6]),
	.F(\u_apsram_top/u_psram_sync/lock_d24_8 )
);
defparam \u_apsram_top/u_psram_sync/lock_d24_8_cZ .INIT=16'h0001;
LUT4 \u_apsram_top/u_psram_sync/lock_d24_9_cZ  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt [0]),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [1]),
	.I2(\u_apsram_top/u_psram_sync/lock_cnt [2]),
	.I3(\u_apsram_top/u_psram_sync/lock_cnt [14]),
	.F(\u_apsram_top/u_psram_sync/lock_d24_9 )
);
defparam \u_apsram_top/u_psram_sync/lock_d24_9_cZ .INIT=16'h0100;
LUT4 \u_apsram_top/u_psram_sync/lock_d24_10_cZ  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt [11]),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [12]),
	.I2(\u_apsram_top/u_psram_sync/lock_cnt [13]),
	.I3(\u_apsram_top/u_psram_sync/lock_cnt [15]),
	.F(\u_apsram_top/u_psram_sync/lock_d24_10 )
);
defparam \u_apsram_top/u_psram_sync/lock_d24_10_cZ .INIT=16'h0001;
LUT4 \u_apsram_top/u_psram_sync/lock_d24_11_cZ  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt [7]),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [8]),
	.I2(\u_apsram_top/u_psram_sync/lock_cnt [9]),
	.I3(\u_apsram_top/u_psram_sync/lock_cnt [10]),
	.F(\u_apsram_top/u_psram_sync/lock_d24_11 )
);
defparam \u_apsram_top/u_psram_sync/lock_d24_11_cZ .INIT=16'h0001;
LUT2 \u_apsram_top/u_psram_sync/lock_syn_2_cZ[0]  (
	.I0(\u_apsram_top/dll_lock ),
	.I1(pll_lock_c),
	.F(\u_apsram_top/u_psram_sync/lock_syn_2 [0])
);
defparam \u_apsram_top/u_psram_sync/lock_syn_2_cZ[0] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_RNIOSDJ[15]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [15]),
	.F(\u_apsram_top/u_psram_sync/lock_cnte )
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_RNIOSDJ[15] .INIT=4'h7;
LUT2 \u_apsram_top/u_psram_sync/ddr_rst  (
	.I0(\u_apsram_top/dll_rsti ),
	.I1(\u_apsram_top/u_psram_sync/cs_memsync [3]),
	.F(\u_apsram_top/ddr_rsti )
);
defparam \u_apsram_top/u_psram_sync/ddr_rst .INIT=4'hE;
LUT2 \u_apsram_top/u_psram_sync/count_3_i_o3[1]  (
	.I0(\u_apsram_top/u_psram_sync/CO0 ),
	.I1(\u_apsram_top/u_psram_sync/count [1]),
	.F(\u_apsram_top/u_psram_sync/N_107 )
);
defparam \u_apsram_top/u_psram_sync/count_3_i_o3[1] .INIT=4'h7;
LUT2 \u_apsram_top/u_psram_sync/ns_memsync_i_0_o3[2]  (
	.I0(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I1(\u_apsram_top/u_psram_sync/flag [0]),
	.F(\u_apsram_top/u_psram_sync/N_35 )
);
defparam \u_apsram_top/u_psram_sync/ns_memsync_i_0_o3[2] .INIT=4'hB;
LUT4 \u_apsram_top/u_psram_sync/flag_ns_1_0_.m17_i_1  (
	.I0(\u_apsram_top/u_psram_sync/N_29 ),
	.I1(\u_apsram_top/u_psram_sync/N_40 ),
	.I2(\u_apsram_top/ready ),
	.I3(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.F(\u_apsram_top/u_psram_sync/m17_i_1 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.m17_i_1 .INIT=16'h0130;
LUT4 \u_apsram_top/u_psram_sync/flag_ns_1_0_.m17_i  (
	.I0(\u_apsram_top/u_psram_sync/N_72 ),
	.I1(\u_apsram_top/u_psram_sync/N_73 ),
	.I2(\u_apsram_top/u_psram_sync/flag [0]),
	.I3(\u_apsram_top/u_psram_sync/m17_i_1 ),
	.F(\u_apsram_top/u_psram_sync/N_19 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.m17_i .INIT=16'hEEFE;
LUT4 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9  (
	.I0(\u_apsram_top/u_psram_sync/N_16_0 ),
	.I1(\u_apsram_top/u_psram_sync/N_25 ),
	.I2(\u_apsram_top/u_psram_sync/N_32 ),
	.I3(\u_apsram_top/u_psram_sync/N_33 ),
	.F(\u_apsram_top/u_psram_sync/flag_ns [1])
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9 .INIT=16'hFFF4;
LUT4 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_o2  (
	.I0(\u_apsram_top/u_psram_sync/N_23_i_0 ),
	.I1(\u_apsram_top/u_psram_sync/N_31 ),
	.I2(\u_apsram_top/u_psram_sync/N_39 ),
	.I3(\u_apsram_top/stop ),
	.F(\u_apsram_top/u_psram_sync/N_25 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_o2 .INIT=16'hF5DD;
LUT4 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_a4_0  (
	.I0(\u_apsram_top/u_psram_sync/N_16_0 ),
	.I1(\u_apsram_top/u_psram_sync/N_30 ),
	.I2(\u_apsram_top/ready ),
	.I3(\u_apsram_top/u_psram_sync/g0_9_a4_0_0 ),
	.F(\u_apsram_top/u_psram_sync/N_32 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_a4_0 .INIT=16'h0400;
LUT4 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_7_0  (
	.I0(\u_apsram_top/stop ),
	.I1(\u_apsram_top/u_psram_sync/cs_memsync [3]),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [5]),
	.I3(\u_apsram_top/uddcntln ),
	.F(\u_apsram_top/u_psram_sync/N_40 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_7_0 .INIT=16'hFEFF;
LUT4 \u_apsram_top/u_psram_sync/g0_0_0  (
	.I0(\u_apsram_top/u_psram_sync/CO0 ),
	.I1(\u_apsram_top/u_psram_sync/count [1]),
	.I2(\u_apsram_top/u_psram_sync/count [2]),
	.I3(\u_apsram_top/u_psram_sync/flag [0]),
	.F(\u_apsram_top/u_psram_sync/N_41 )
);
defparam \u_apsram_top/u_psram_sync/g0_0_0 .INIT=16'hF7FF;
LUT2 \u_apsram_top/u_psram_sync/ns_memsync_0_0_a3_0_RNO[5]  (
	.I0(\u_apsram_top/u_psram_sync/flag [0]),
	.I1(\u_apsram_top/u_psram_sync/flag [1]),
	.F(\u_apsram_top/u_psram_sync/N_79 )
);
defparam \u_apsram_top/u_psram_sync/ns_memsync_0_0_a3_0_RNO[5] .INIT=4'h4;
LUT4 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_0_i_o2  (
	.I0(\u_apsram_top/ready ),
	.I1(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [3]),
	.I3(\u_apsram_top/u_psram_sync/cs_memsync [5]),
	.F(\u_apsram_top/u_psram_sync/N_39 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_0_i_o2 .INIT=16'hEFFF;
LUT3 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_6_i_o2  (
	.I0(\u_apsram_top/u_psram_sync/CO0 ),
	.I1(\u_apsram_top/u_psram_sync/count [1]),
	.I2(\u_apsram_top/u_psram_sync/count [2]),
	.F(\u_apsram_top/u_psram_sync/N_30 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_6_i_o2 .INIT=8'h7F;
LUT4 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_a4_1_4  (
	.I0(\u_apsram_top/stop ),
	.I1(\u_apsram_top/u_psram_sync/count [2]),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I3(\u_apsram_top/u_psram_sync/flag [1]),
	.F(\u_apsram_top/u_psram_sync/g0_9_a4_1_4 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_a4_1_4 .INIT=16'h0010;
LUT2 \u_apsram_top/u_psram_sync/flag_RNI7DPM[1]  (
	.I0(\u_apsram_top/u_psram_sync/flag [0]),
	.I1(\u_apsram_top/u_psram_sync/flag [1]),
	.F(\u_apsram_top/u_psram_sync/N_16_0 )
);
defparam \u_apsram_top/u_psram_sync/flag_RNI7DPM[1] .INIT=4'hB;
LUT2 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_3_i_o2  (
	.I0(\u_apsram_top/u_psram_sync/cs_memsync [3]),
	.I1(\u_apsram_top/u_psram_sync/cs_memsync [5]),
	.F(\u_apsram_top/u_psram_sync/N_31 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_3_i_o2 .INIT=4'hE;
LUT2 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_o2_RNO  (
	.I0(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I1(\u_apsram_top/uddcntln ),
	.F(\u_apsram_top/u_psram_sync/N_23_i_0 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_o2_RNO .INIT=4'h6;
LUT2 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_a4_0_RNO  (
	.I0(\u_apsram_top/stop ),
	.I1(\u_apsram_top/uddcntln ),
	.F(\u_apsram_top/u_psram_sync/g0_9_a4_0_0 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_a4_0_RNO .INIT=4'h4;
LUT4 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_a4_1_1  (
	.I0(\u_apsram_top/ready ),
	.I1(\u_apsram_top/u_psram_sync/CO0 ),
	.I2(\u_apsram_top/u_psram_sync/count [1]),
	.I3(\u_apsram_top/u_psram_sync/flag [0]),
	.F(\u_apsram_top/u_psram_sync/g0_9_a4_1_1 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_a4_1_1 .INIT=16'h4000;
LUT4 \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_a4_1  (
	.I0(\u_apsram_top/u_psram_sync/N_31 ),
	.I1(\u_apsram_top/u_psram_sync/g0_9_a4_1_1 ),
	.I2(\u_apsram_top/u_psram_sync/g0_9_a4_1_4 ),
	.I3(\u_apsram_top/uddcntln ),
	.F(\u_apsram_top/u_psram_sync/N_33 )
);
defparam \u_apsram_top/u_psram_sync/flag_ns_1_0_.g0_9_a4_1 .INIT=16'h4000;
LUT4 \u_apsram_top/u_psram_sync/g0_2_1_cZ  (
	.I0(\u_apsram_top/ready ),
	.I1(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [5]),
	.I3(\u_apsram_top/uddcntln ),
	.F(\u_apsram_top/u_psram_sync/g0_2_1 )
);
defparam \u_apsram_top/u_psram_sync/g0_2_1_cZ .INIT=16'h1003;
LUT4 \u_apsram_top/u_psram_sync/g0_2  (
	.I0(\u_apsram_top/stop ),
	.I1(\u_apsram_top/u_psram_sync/cs_memsync [3]),
	.I2(\u_apsram_top/u_psram_sync/cs_memsync [5]),
	.I3(\u_apsram_top/u_psram_sync/g0_2_1 ),
	.F(\u_apsram_top/u_psram_sync/N_16 )
);
defparam \u_apsram_top/u_psram_sync/g0_2 .INIT=16'hB001;
LUT3 \u_apsram_top/u_psram_sync/count_3_i_a3_0_x_cZ[2]  (
	.I0(\u_apsram_top/ready ),
	.I1(\u_apsram_top/u_psram_sync/cs_memsync [2]),
	.I2(\u_apsram_top/u_psram_sync/lock_d2 ),
	.F(\u_apsram_top/u_psram_sync/count_3_i_a3_0_x [2])
);
defparam \u_apsram_top/u_psram_sync/count_3_i_a3_0_x_cZ[2] .INIT=8'h23;
LUT3 \u_apsram_top/u_psram_sync/N_106_i_cZ  (
	.I0(\u_apsram_top/u_psram_sync/N_40 ),
	.I1(\u_apsram_top/u_psram_sync/count_3_i_a3_0_x [2]),
	.I2(\u_apsram_top/u_psram_sync/CO0 ),
	.F(\u_apsram_top/u_psram_sync/N_106_i )
);
defparam \u_apsram_top/u_psram_sync/N_106_i_cZ .INIT=8'h0B;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[0]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [0]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [0])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[0] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[1]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [1]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [1])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[1] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[2]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [2]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [2])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[2] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[3]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [3]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [3])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[3] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[4]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [4]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [4])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[4] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[5]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [5]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [5])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[5] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[6]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [6]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [6])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[6] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[7]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [7]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [7])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[7] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[8]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [8]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [8])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[8] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[9]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [9]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [9])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[9] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[10]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [10]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [10])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[10] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[11]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [11]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [11])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[11] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[12]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [12]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [12])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[12] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[13]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [13]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [13])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[13] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[14]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [14]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [14])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO_cZ[14] .INIT=4'h8;
LUT2 \u_apsram_top/u_psram_sync/lock_cnt_qxu_cZ[15]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt [15]),
	.F(\u_apsram_top/u_psram_sync/lock_cnt_qxu [15])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_qxu_cZ[15] .INIT=4'h8;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[15]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [15]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [15])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[15] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[14]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [14]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [14])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[14] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[13]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [13]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [13])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[13] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[12]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [12]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [12])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[12] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[11]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [11]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [11])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[11] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[10]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [10]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [10])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[10] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[9]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [9]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [9])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[9] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[8]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [8]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [8])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[8] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[7]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [7]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [7])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[7] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[6]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [6]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [6])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[6] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[5]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [5]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [5])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[4]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [4]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [4])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[3]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [3]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [3])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[2]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [2]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [2])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[2] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[1]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [1]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [1])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[1] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_cnt_Z[0]  (
	.D(\u_apsram_top/u_psram_sync/lock_cnt_s [0]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_cnte ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt [0])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_Z[0] .INIT=1'b0;
DFFP \u_apsram_top/u_psram_sync/dll_rst  (
	.D(GND),
	.CLK(clk_c),
	.PRESET(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/dll_rsti )
);
defparam \u_apsram_top/u_psram_sync/dll_rst .INIT=1'b1;
DFFC \u_apsram_top/u_psram_sync/flag_Z[1]  (
	.D(\u_apsram_top/u_psram_sync/flag_ns [1]),
	.CLK(clk_c),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/flag [1])
);
defparam \u_apsram_top/u_psram_sync/flag_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_sync/flag_Z[0]  (
	.D(\u_apsram_top/u_psram_sync/N_19 ),
	.CLK(clk_c),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/flag [0])
);
defparam \u_apsram_top/u_psram_sync/flag_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_sync/lock_syn[1]  (
	.D(\u_apsram_top/u_psram_sync/lock_syn [0]),
	.CLK(clk_c),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_cnt_scalar )
);
defparam \u_apsram_top/u_psram_sync/lock_syn[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_sync/lock_syn_Z[0]  (
	.D(\u_apsram_top/u_psram_sync/lock_syn_2 [0]),
	.CLK(clk_c),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_syn [0])
);
defparam \u_apsram_top/u_psram_sync/lock_syn_Z[0] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_sync/count_Z[2]  (
	.D(\u_apsram_top/u_psram_sync/N_21_i ),
	.CLK(clk_c),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/count [2])
);
defparam \u_apsram_top/u_psram_sync/count_Z[2] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_sync/count_Z[1]  (
	.D(\u_apsram_top/u_psram_sync/N_23_i ),
	.CLK(clk_c),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/count [1])
);
defparam \u_apsram_top/u_psram_sync/count_Z[1] .INIT=1'b0;
DFFC \u_apsram_top/u_psram_sync/count[0]  (
	.D(\u_apsram_top/u_psram_sync/N_106_i ),
	.CLK(clk_c),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/CO0 )
);
defparam \u_apsram_top/u_psram_sync/count[0] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/lock_d2_Z  (
	.D(VCC),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/lock_d24 ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/lock_d2 )
);
defparam \u_apsram_top/u_psram_sync/lock_d2_Z .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/cs_memsync_Z[5]  (
	.D(\u_apsram_top/u_psram_sync/ns_memsync [5]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/N_16 ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/cs_memsync [5])
);
defparam \u_apsram_top/u_psram_sync/cs_memsync_Z[5] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/cs_memsync[4]  (
	.D(\u_apsram_top/u_psram_sync/ns_memsync [4]),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/N_16 ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/stop )
);
defparam \u_apsram_top/u_psram_sync/cs_memsync[4] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/cs_memsync_Z[3]  (
	.D(\u_apsram_top/u_psram_sync/N_15_i ),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/N_16 ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/cs_memsync [3])
);
defparam \u_apsram_top/u_psram_sync/cs_memsync_Z[3] .INIT=1'b0;
DFFCE \u_apsram_top/u_psram_sync/cs_memsync_Z[2]  (
	.D(\u_apsram_top/u_psram_sync/N_67_i ),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/N_16 ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/u_psram_sync/cs_memsync [2])
);
defparam \u_apsram_top/u_psram_sync/cs_memsync_Z[2] .INIT=1'b0;
DFFPE \u_apsram_top/u_psram_sync/cs_memsync[1]  (
	.D(\u_apsram_top/u_psram_sync/N_65_i ),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/N_16 ),
	.PRESET(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/uddcntln )
);
defparam \u_apsram_top/u_psram_sync/cs_memsync[1] .INIT=1'b1;
DFFCE \u_apsram_top/u_psram_sync/cs_memsync[0]  (
	.D(\u_apsram_top/u_psram_sync/N_63_i ),
	.CLK(clk_c),
	.CE(\u_apsram_top/u_psram_sync/N_16 ),
	.CLEAR(\u_apsram_top/u_psram_sync/rst_n_i ),
	.Q(\u_apsram_top/ready )
);
defparam \u_apsram_top/u_psram_sync/cs_memsync[0] .INIT=1'b0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_s_0[15]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_qxu [15]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [14]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_s_0_COUT [15]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [15])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_s_0[15] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[14]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [14]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [13]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [14]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [14])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[14] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[13]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [13]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [12]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [13]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [13])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[13] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[12]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [12]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [11]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [12]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [12])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[12] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[11]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [11]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [10]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [11]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [11])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[11] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[10]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [10]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [9]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [10]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [10])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[10] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[9]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [9]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [8]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [9]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [9])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[9] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[8]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [8]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [7]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [8]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [8])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[8] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[7]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [7]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [6]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [7]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [7])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[7] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[6]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [6]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [5]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [6]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [6])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[6] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[5]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [5]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [4]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [5]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [5])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[5] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[4]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [4]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [3]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [4]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [4])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[4] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[3]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [3]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [2]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [3]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [3])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[3] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[2]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [2]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [1]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [2]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [2])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[2] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[1]  (
	.I0(GND),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [1]),
	.I3(GND),
	.CIN(\u_apsram_top/u_psram_sync/lock_cnt_cry [0]),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [1]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [1])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[1] .ALU_MODE=0;
ALU \u_apsram_top/u_psram_sync/lock_cnt_cry_0[0]  (
	.I0(\u_apsram_top/u_psram_sync/lock_cnt_cry_0_RNO [0]),
	.I1(\u_apsram_top/u_psram_sync/lock_cnt_scalar ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_apsram_top/u_psram_sync/lock_cnt_cry [0]),
	.SUM(\u_apsram_top/u_psram_sync/lock_cnt_s [0])
);
defparam \u_apsram_top/u_psram_sync/lock_cnt_cry_0[0] .ALU_MODE=0;
endmodule
