Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Nov  2 04:23:25 2017
| Host         : Berna running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.342        0.000                      0                  434        0.079        0.000                      0                  434        2.750        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.342        0.000                      0                  434        0.079        0.000                      0                  434        2.750        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 4.044ns (53.093%)  route 3.573ns (46.907%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.718     5.387    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.841 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.353     9.193    proccesor/upper_reg_banks/ADDRA0
    SLICE_X30Y42         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.343 r  proccesor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096    10.440    proccesor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.358    10.798 r  proccesor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.124    11.922    proccesor/data_path_loop[4].arith_logical_lut/I0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.327    12.249 r  proccesor/data_path_loop[4].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.249    proccesor/half_arith_logical_4
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.781 r  proccesor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.781    proccesor/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.004 r  proccesor/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000    13.004    proccesor/arith_carry_value
    SLICE_X27Y43         FDRE                                         r  proccesor/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.502    12.894    proccesor/clk_IBUF_BUFG
    SLICE_X27Y43         FDRE                                         r  proccesor/arith_carry_flop/C
                         clock pessimism              0.425    13.319    
                         clock uncertainty           -0.035    13.284    
    SLICE_X27Y43         FDRE (Setup_fdre_C_D)        0.062    13.346    proccesor/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[4].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 3.286ns (44.369%)  route 4.120ns (55.631%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.718     5.387    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.841 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.360     9.201    proccesor/lower_reg_banks/ADDRA0
    SLICE_X30Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.351 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.817    10.168    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y41         LUT5 (Prop_lut5_I0_O)        0.356    10.524 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.345    11.869    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRA0
    SLICE_X30Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    12.195 r  proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/O
                         net (fo=1, routed)           0.598    12.793    proccesor/spm_ram_data_4
    SLICE_X31Y40         FDRE                                         r  proccesor/data_path_loop[4].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.500    12.892    proccesor/clk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  proccesor/data_path_loop[4].small_spm.spm_flop/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.248    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)       -0.081    13.167    proccesor/data_path_loop[4].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -12.793    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[5].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 3.286ns (44.608%)  route 4.080ns (55.392%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.718     5.387    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.841 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.360     9.201    proccesor/lower_reg_banks/ADDRA0
    SLICE_X30Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.351 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.817    10.168    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y41         LUT5 (Prop_lut5_I0_O)        0.356    10.524 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.335    11.859    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRB0
    SLICE_X30Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    12.185 r  proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/O
                         net (fo=1, routed)           0.568    12.753    proccesor/spm_ram_data_5
    SLICE_X31Y40         FDRE                                         r  proccesor/data_path_loop[5].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.500    12.892    proccesor/clk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  proccesor/data_path_loop[5].small_spm.spm_flop/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.248    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)       -0.061    13.187    proccesor/data_path_loop[5].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.187    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.895ns (52.157%)  route 3.573ns (47.843%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.718     5.387    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.841 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.353     9.193    proccesor/upper_reg_banks/ADDRA0
    SLICE_X30Y42         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.343 r  proccesor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096    10.440    proccesor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.358    10.798 r  proccesor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.124    11.922    proccesor/data_path_loop[4].arith_logical_lut/I0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.327    12.249 r  proccesor/data_path_loop[4].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.249    proccesor/half_arith_logical_4
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.855 r  proccesor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.855    proccesor/arith_logical_value_7
    SLICE_X27Y42         FDRE                                         r  proccesor/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.501    12.893    proccesor/clk_IBUF_BUFG
    SLICE_X27Y42         FDRE                                         r  proccesor/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.425    13.318    
                         clock uncertainty           -0.035    13.283    
    SLICE_X27Y42         FDRE (Setup_fdre_C_D)        0.062    13.345    proccesor/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 4.212ns (57.184%)  route 3.154ns (42.816%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.718     5.387    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.841 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=22, routed)          1.231     9.071    proccesor/move_type_lut/I1
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.195 f  proccesor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.657     9.852    proccesor/push_pop_lut/I2
    SLICE_X29Y40         LUT5 (Prop_lut5_I2_O)        0.153    10.005 f  proccesor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.636    10.641    proccesor/pop_stack
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.327    10.968 r  proccesor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    10.968    proccesor/half_pointer_value_1
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.501 r  proccesor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.501    proccesor/stack_pointer_carry_3
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.755 r  proccesor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.631    12.386    proccesor/reset_lut/I2
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.367    12.753 r  proccesor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.753    proccesor/internal_reset_value
    SLICE_X31Y40         FDRE                                         r  proccesor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.500    12.892    proccesor/clk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  proccesor/internal_reset_flop/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.248    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)        0.032    13.280    proccesor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 4.030ns (54.290%)  route 3.393ns (45.710%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.718     5.387    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.841 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.332     9.173    proccesor/lower_reg_banks/ADDRC1
    SLICE_X30Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.326 r  proccesor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.004    10.330    proccesor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.359    10.689 r  proccesor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.057    11.746    proccesor/data_path_loop[2].arith_logical_lut/I0
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.332    12.078 r  proccesor/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.078    proccesor/half_arith_logical_2
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.476 r  proccesor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.476    proccesor/carry_arith_logical_3
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.810 r  proccesor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000    12.810    proccesor/arith_logical_value_5
    SLICE_X27Y42         FDRE                                         r  proccesor/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.501    12.893    proccesor/clk_IBUF_BUFG
    SLICE_X27Y42         FDRE                                         r  proccesor/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.425    13.318    
                         clock uncertainty           -0.035    13.283    
    SLICE_X27Y42         FDRE (Setup_fdre_C_D)        0.062    13.345    proccesor/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 4.237ns (57.328%)  route 3.154ns (42.672%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.718     5.387    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.841 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=22, routed)          1.231     9.071    proccesor/move_type_lut/I1
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.195 f  proccesor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.657     9.852    proccesor/push_pop_lut/I2
    SLICE_X29Y40         LUT5 (Prop_lut5_I2_O)        0.153    10.005 f  proccesor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.636    10.641    proccesor/pop_stack
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.327    10.968 r  proccesor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    10.968    proccesor/half_pointer_value_1
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.501 r  proccesor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.501    proccesor/stack_pointer_carry_3
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.755 f  proccesor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.631    12.386    proccesor/reset_lut/I2
    SLICE_X31Y40         LUT5 (Prop_lut5_I2_O)        0.392    12.778 r  proccesor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    12.778    proccesor/run_value
    SLICE_X31Y40         FDRE                                         r  proccesor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.500    12.892    proccesor/clk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  proccesor/run_flop/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.248    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)        0.075    13.323    proccesor/run_flop
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.836ns (51.776%)  route 3.573ns (48.224%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.718     5.387    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.841 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.353     9.193    proccesor/upper_reg_banks/ADDRA0
    SLICE_X30Y42         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.343 r  proccesor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096    10.440    proccesor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.358    10.798 r  proccesor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.124    11.922    proccesor/data_path_loop[4].arith_logical_lut/I0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.327    12.249 r  proccesor/data_path_loop[4].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.249    proccesor/half_arith_logical_4
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.796 r  proccesor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000    12.796    proccesor/arith_logical_value_6
    SLICE_X27Y42         FDRE                                         r  proccesor/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.501    12.893    proccesor/clk_IBUF_BUFG
    SLICE_X27Y42         FDRE                                         r  proccesor/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.425    13.318    
                         clock uncertainty           -0.035    13.283    
    SLICE_X27Y42         FDRE (Setup_fdre_C_D)        0.062    13.345    proccesor/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                         -12.796    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[6].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 3.286ns (45.308%)  route 3.967ns (54.692%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.718     5.387    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.841 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.360     9.201    proccesor/lower_reg_banks/ADDRA0
    SLICE_X30Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.351 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.817    10.168    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y41         LUT5 (Prop_lut5_I0_O)        0.356    10.524 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.319    11.844    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRC0
    SLICE_X30Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    12.170 r  proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.470    12.639    proccesor/spm_ram_data_6
    SLICE_X31Y41         FDRE                                         r  proccesor/data_path_loop[6].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.501    12.893    proccesor/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  proccesor/data_path_loop[6].small_spm.spm_flop/C
                         clock pessimism              0.391    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)       -0.058    13.191    proccesor/data_path_loop[6].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[3].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 3.286ns (45.810%)  route 3.887ns (54.190%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.718     5.387    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.841 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.360     9.201    proccesor/lower_reg_banks/ADDRA0
    SLICE_X30Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.351 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.817    10.168    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y41         LUT5 (Prop_lut5_I0_O)        0.356    10.524 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.188    11.713    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/ADDRD0
    SLICE_X30Y39         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    12.039 r  proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/O
                         net (fo=1, routed)           0.521    12.560    proccesor/spm_ram_data_3
    SLICE_X31Y39         FDRE                                         r  proccesor/data_path_loop[3].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.500    12.892    proccesor/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  proccesor/data_path_loop[3].small_spm.spm_flop/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.248    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.081    13.167    proccesor/data_path_loop[3].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  0.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 proccesor/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.854%)  route 0.181ns (56.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.476    proccesor/clk_IBUF_BUFG
    SLICE_X26Y41         FDRE                                         r  proccesor/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  proccesor/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.181     1.797    program_rom/address[7]
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.034    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.718    program_rom/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 proccesor/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.625%)  route 0.182ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.476    proccesor/clk_IBUF_BUFG
    SLICE_X26Y41         FDRE                                         r  proccesor/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  proccesor/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.182     1.799    program_rom/address[6]
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.034    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.718    program_rom/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 proccesor/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.699%)  route 0.223ns (61.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.476    proccesor/clk_IBUF_BUFG
    SLICE_X26Y42         FDRE                                         r  proccesor/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  proccesor/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.223     1.840    program_rom/address[8]
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.034    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.718    program_rom/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 proccesor/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.123%)  route 0.239ns (62.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.476    proccesor/clk_IBUF_BUFG
    SLICE_X26Y41         FDRE                                         r  proccesor/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  proccesor/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.239     1.856    program_rom/address[5]
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.034    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.718    program_rom/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 proccesor/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.033%)  route 0.240ns (62.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.476    proccesor/clk_IBUF_BUFG
    SLICE_X26Y42         FDRE                                         r  proccesor/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  proccesor/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.240     1.856    program_rom/address[10]
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.034    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.718    program_rom/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 proccesor/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.783%)  route 0.242ns (63.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.476    proccesor/clk_IBUF_BUFG
    SLICE_X26Y42         FDRE                                         r  proccesor/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  proccesor/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.242     1.859    program_rom/address[9]
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.034    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.718    program_rom/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 proccesor/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.626%)  route 0.244ns (63.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.476    proccesor/clk_IBUF_BUFG
    SLICE_X26Y40         FDRE                                         r  proccesor/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  proccesor/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.244     1.861    program_rom/address[3]
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.034    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.718    program_rom/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 proccesor/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.473%)  route 0.246ns (63.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.476    proccesor/clk_IBUF_BUFG
    SLICE_X26Y41         FDRE                                         r  proccesor/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  proccesor/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.246     1.862    program_rom/address[4]
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.034    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.718    program_rom/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 proccesor/address_loop[2].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.734%)  route 0.290ns (67.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.476    proccesor/clk_IBUF_BUFG
    SLICE_X26Y40         FDRE                                         r  proccesor/address_loop[2].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  proccesor/address_loop[2].pc_flop/Q
                         net (fo=3, routed)           0.290     1.906    program_rom/address[2]
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.034    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.718    program_rom/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 proccesor/address_loop[0].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.713%)  route 0.290ns (67.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.476    proccesor/clk_IBUF_BUFG
    SLICE_X26Y40         FDRE                                         r  proccesor/address_loop[0].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  proccesor/address_loop[0].pc_flop/Q
                         net (fo=3, routed)           0.290     1.907    program_rom/address[0]
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.034    program_rom/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.718    program_rom/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8     program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X32Y46    in_port_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y38    in_port_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y41    in_port_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y41    in_port_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X29Y43    led0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y43    led1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X29Y43    led2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y43    led3_reg/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y40    proccesor/stack_ram_low/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y40    proccesor/stack_ram_low/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y40    proccesor/stack_ram_low/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y40    proccesor/stack_ram_low/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y40    proccesor/stack_ram_low/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y40    proccesor/stack_ram_low/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y40    proccesor/stack_ram_low/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y40    proccesor/stack_ram_low/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y39    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y39    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y39    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y39    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y39    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y40    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y40    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y40    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y41    proccesor/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y41    proccesor/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y41    proccesor/lower_reg_banks/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y41    proccesor/lower_reg_banks/RAMB_D1/CLK



