{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512091747883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512091747884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 09:29:07 2017 " "Processing started: Fri Dec 01 09:29:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512091747884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512091747884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Scanner -c Scanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off Scanner -c Scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512091747884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512091748027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_Display " "Found entity 1: Seven_Segment_Display" {  } { { "Seven_Segment_Display.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Seven_Segment_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512091748052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512091748052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Divider " "Found entity 1: Frequency_Divider" {  } { { "Frequency_Divider.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Frequency_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512091748053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512091748053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.v 1 1 " "Found 1 design units, including 1 entities, in source file selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512091748054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512091748054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanner.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scanner.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scanner " "Found entity 1: Scanner" {  } { { "Scanner.bdf" "" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512091748055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512091748055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chooser.v 1 1 " "Found 1 design units, including 1 entities, in source file chooser.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chooser " "Found entity 1: Chooser" {  } { { "Chooser.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Chooser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512091748056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512091748056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Scanner " "Elaborating entity \"Scanner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512091748070 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data " "Converted elements in bus name \"data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[3..0\] data3..0 " "Converted element name(s) from \"data\[3..0\]\" to \"data3..0\"" {  } { { "Scanner.bdf" "" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 232 336 520 440 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512091748072 ""}  } { { "Scanner.bdf" "" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 232 336 520 440 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1512091748072 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data1 " "Converted elements in bus name \"data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[3..0\] data13..0 " "Converted element name(s) from \"data1\[3..0\]\" to \"data13..0\"" {  } { { "Scanner.bdf" "" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 232 336 520 440 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512091748072 ""}  } { { "Scanner.bdf" "" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 232 336 520 440 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1512091748072 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data2 " "Converted elements in bus name \"data2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data2\[3..0\] data23..0 " "Converted element name(s) from \"data2\[3..0\]\" to \"data23..0\"" {  } { { "Scanner.bdf" "" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 232 336 520 440 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512091748073 ""}  } { { "Scanner.bdf" "" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 232 336 520 440 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1512091748073 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data3 " "Converted elements in bus name \"data3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data3\[3..0\] data33..0 " "Converted element name(s) from \"data3\[3..0\]\" to \"data33..0\"" {  } { { "Scanner.bdf" "" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 232 336 520 440 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512091748073 ""}  } { { "Scanner.bdf" "" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 232 336 520 440 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1512091748073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment_Display Seven_Segment_Display:inst15 " "Elaborating entity \"Seven_Segment_Display\" for hierarchy \"Seven_Segment_Display:inst15\"" {  } { { "Scanner.bdf" "inst15" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 232 544 688 408 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512091748076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chooser Chooser:inst1 " "Elaborating entity \"Chooser\" for hierarchy \"Chooser:inst1\"" {  } { { "Scanner.bdf" "inst1" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 232 336 520 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512091748078 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data1 Chooser.v(9) " "Verilog HDL Always Construct warning at Chooser.v(9): variable \"data1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Chooser.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512091748078 "|Scanner|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data2 Chooser.v(10) " "Verilog HDL Always Construct warning at Chooser.v(10): variable \"data2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Chooser.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512091748078 "|Scanner|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data3 Chooser.v(11) " "Verilog HDL Always Construct warning at Chooser.v(11): variable \"data3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Chooser.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512091748078 "|Scanner|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data4 Chooser.v(12) " "Verilog HDL Always Construct warning at Chooser.v(12): variable \"data4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Chooser.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512091748078 "|Scanner|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data5 Chooser.v(13) " "Verilog HDL Always Construct warning at Chooser.v(13): variable \"data5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Chooser.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512091748078 "|Scanner|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data6 Chooser.v(14) " "Verilog HDL Always Construct warning at Chooser.v(14): variable \"data6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Chooser.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512091748078 "|Scanner|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data7 Chooser.v(15) " "Verilog HDL Always Construct warning at Chooser.v(15): variable \"data7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Chooser.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512091748078 "|Scanner|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data8 Chooser.v(16) " "Verilog HDL Always Construct warning at Chooser.v(16): variable \"data8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Chooser.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512091748079 "|Scanner|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data1 Chooser.v(17) " "Verilog HDL Always Construct warning at Chooser.v(17): variable \"data1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Chooser.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512091748079 "|Scanner|Chooser:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector Selector:inst21 " "Elaborating entity \"Selector\" for hierarchy \"Selector:inst21\"" {  } { { "Scanner.bdf" "inst21" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 112 448 592 192 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512091748079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Divider Frequency_Divider:inst16 " "Elaborating entity \"Frequency_Divider\" for hierarchy \"Frequency_Divider:inst16\"" {  } { { "Scanner.bdf" "inst16" { Schematic "E:/School/Collage/2-Sophomore/Last Term/Digital Logic/16021019/Scanner/Scanner.bdf" { { 112 248 432 224 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512091748080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512091748621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512091748856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512091748856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512091748873 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512091748873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512091748873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512091748873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512091748873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 09:29:08 2017 " "Processing ended: Fri Dec 01 09:29:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512091748873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512091748873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512091748873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512091748873 ""}
