{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 14:26:43 2019 " "Info: Processing started: Mon Oct 07 14:26:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mux4_3_1 -c mux4_3_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux4_3_1 -c mux4_3_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d0\[2\] dout\[2\] 15.411 ns Longest " "Info: Longest tpd from source pin \"d0\[2\]\" to destination pin \"dout\[2\]\" is 15.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns d0\[2\] 1 PIN PIN_73 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_73; Fanout = 1; PIN Node = 'd0\[2\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0[2] } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/3_select_1/mux4_3_1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.028 ns) + CELL(0.624 ns) 7.607 ns dout~12 2 COMB LCCOMB_X27_Y3_N0 1 " "Info: 2: + IC(6.028 ns) + CELL(0.624 ns) = 7.607 ns; Loc. = LCCOMB_X27_Y3_N0; Fanout = 1; COMB Node = 'dout~12'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.652 ns" { d0[2] dout~12 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/3_select_1/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 8.605 ns dout~13 3 COMB LCCOMB_X27_Y3_N26 1 " "Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 8.605 ns; Loc. = LCCOMB_X27_Y3_N26; Fanout = 1; COMB Node = 'dout~13'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { dout~12 dout~13 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/3_select_1/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.740 ns) + CELL(3.066 ns) 15.411 ns dout\[2\] 4 PIN PIN_28 0 " "Info: 4: + IC(3.740 ns) + CELL(3.066 ns) = 15.411 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'dout\[2\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.806 ns" { dout~13 dout[2] } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/3_select_1/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.269 ns ( 34.19 % ) " "Info: Total cell delay = 5.269 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.142 ns ( 65.81 % ) " "Info: Total interconnect delay = 10.142 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "15.411 ns" { d0[2] dout~12 dout~13 dout[2] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "15.411 ns" { d0[2] {} d0[2]~combout {} dout~12 {} dout~13 {} dout[2] {} } { 0.000ns 0.000ns 6.028ns 0.374ns 3.740ns } { 0.000ns 0.955ns 0.624ns 0.624ns 3.066ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 14:26:43 2019 " "Info: Processing ended: Mon Oct 07 14:26:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
