set_max_delay 4.0 -rise_from port* -to and1 -fall_to clk1 -ignore_clock_latency -probe -reset_path
