<div id="pf2cb" class="pf w0 h0" data-page-no="2cb"><div class="pc pc2cb w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2cb.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">occurs within the number of clock cycles programmed in this register is ignored by the</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">I2C module. The programmer must specify the size of the glitch (in terms of bus clock</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">cycles) for the filter to absorb and not pass.</div><div class="c xfb y3ec6 w7d h1c8"><div class="t m0 x84 h2d y3ec7 ff2 fs10 fc0 sc0 ls0 ws0">SCL, SDA</div><div class="t m0 x0 h2d y3ec8 ff2 fs10 fc0 sc0 ls0 ws0">external signals</div><div class="t m0 x4f h2d y3ec9 ff2 fs10 fc0 sc0 ls0">DFF</div><div class="t m0 x14a h2d y3eca ff2 fs10 fc0 sc0 ls0">Noise</div><div class="t m0 x116 h2d y3ecb ff2 fs10 fc0 sc0 ls0">suppress</div><div class="t m0 x87 h2d y3ecc ff2 fs10 fc0 sc0 ls0">circuits</div><div class="t m0 x169 h2d y3ecd ff2 fs10 fc0 sc0 ls0 ws0">SCL, SDA</div><div class="t m0 x4d h2d y3ece ff2 fs10 fc0 sc0 ls0 ws0">internal signals</div><div class="t m0 xa1 h2d y3ec9 ff2 fs10 fc0 sc0 ls0 ws4c0">DFF DFF DFF</div></div><div class="t m0 x5f h9 y3ecf ff1 fs2 fc0 sc0 ls0 ws0">Figure 38-41. Programmable input glitch filter diagram</div><div class="t m0 x9 he y3ed0 ff1 fs1 fc0 sc0 ls0 ws0">38.4.8<span class="_ _b"> </span>Address matching wakeup</div><div class="t m0 x9 hf y3ed1 ff3 fs5 fc0 sc0 ls0 ws0">When a primary, range, or general call address match occurs when the I2C module is in</div><div class="t m0 x9 hf y3ed2 ff3 fs5 fc0 sc0 ls0 ws0">slave receive mode, the MCU wakes from a low power mode with no peripheral bus</div><div class="t m0 x9 hf y3ed3 ff3 fs5 fc0 sc0 ls0 ws0">running. Data sent on the bus that is the same as a target device address might also wake</div><div class="t m0 x9 hf y3ed4 ff3 fs5 fc0 sc0 ls0 ws0">the target MCU.</div><div class="t m0 x9 hf y3ed5 ff3 fs5 fc0 sc0 ls0 ws0">After the address matching IAAS bit is set, an interrupt is sent at the end of address</div><div class="t m0 x9 hf y3ed6 ff3 fs5 fc0 sc0 ls0 ws0">matching to wake the core. The IAAS bit must be cleared after the clock recovery.</div><div class="t m0 x10e h8 y3ed7 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y3ed8 ff3 fs5 fc0 sc0 ls0 ws0">After the system recovers and is in Run mode, restart the I2C</div><div class="t m0 x3e hf y3ed9 ff3 fs5 fc0 sc0 ls0 ws0">module if it is needed to transfer packets. The SCL line is not</div><div class="t m0 x3e hf y3eda ff3 fs5 fc0 sc0 ls0 ws0">held low until the I2C module resets after address matching.</div><div class="t m0 x3e hf y3edb ff3 fs5 fc0 sc0 ls0 ws0">The main purpose of this feature is to wake the MCU from a</div><div class="t m0 x3e hf y3edc ff3 fs5 fc0 sc0 ls0 ws0">low power mode where no peripheral bus is running. When the</div><div class="t m0 x3e hf y3edd ff3 fs5 fc0 sc0 ls0 ws0">MCU is in such a mode: addressing as a slave, slave read/write,</div><div class="t m0 x3e hf y3ede ff3 fs5 fc0 sc0 ls0 ws0">and sending an acknowledge bit are not fully supported. To</div><div class="t m0 x3e hf y3edf ff3 fs5 fc0 sc0 ls0 ws0">avoid I2C transfer problems resulting from this situation,</div><div class="t m0 x3e hf y3ee0 ff3 fs5 fc0 sc0 ls0 ws0">firmware should prevent the MCU execution of a STOP</div><div class="t m0 x3e hf y3ee1 ff3 fs5 fc0 sc0 ls0 ws0">instruction when the I2C module is in the middle of a transfer</div><div class="t m0 x3e hf y3ee2 ff3 fs5 fc0 sc0 ls0 ws0">unless the Stop mode holdoff feature is used during this period</div><div class="t m0 x3e hf y3ee3 ff3 fs5 fc0 sc0 ls0 ws0">(set FLT[SHEN] to 1).</div><div class="t m0 x122 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 38 Inter-Integrated Circuit (I2C)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>715</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
