

================================================================
== Vivado HLS Report for 'MPI_Recv'
================================================================
* Date:           Mon Mar 12 22:43:28 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        md
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.99|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|   3 ~ 4  |          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 4     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 4.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 4.2  |    4|    4|         2|          -|          -|     2|    no    |
        | + Loop 4.3  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 4.4  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        | + Loop 4.5  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        | + Loop 4.6  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        | + Loop 4.7  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        |- Loop 5     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 6     |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|    1571|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|      256|     304|
|Memory               |        1|      -|        0|       0|
|Multiplexer          |        -|      -|        -|    1151|
|Register             |        -|      -|     1587|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        1|      0|     1843|    3026|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |md_srem_32ns_10nscud_U1  |md_srem_32ns_10nscud  |        0|      0|  256|  304|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  256|  304|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |float_request_array_6_U  |MPI_Recv_float_rebkb  |        1|  0|   0|   512|    4|     1|         2048|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                    |                      |        1|  0|   0|   512|    4|     1|         2048|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |grp_fu_1124_p2             |     +    |      0|  0|   32|          32|           2|
    |i_12_fu_1691_p2            |     +    |      0|  0|   31|          31|           1|
    |i_13_fu_1581_p2            |     +    |      0|  0|   31|          31|           1|
    |i_14_fu_1540_p2            |     +    |      0|  0|   31|          31|           1|
    |i_23_fu_2013_p2            |     +    |      0|  0|   31|          31|           1|
    |i_25_fu_1731_p2            |     +    |      0|  0|   31|          31|           1|
    |i_26_fu_1959_p2            |     +    |      0|  0|   32|          32|           1|
    |j_3_fu_2074_p2             |     +    |      0|  0|   32|          32|           1|
    |j_4_fu_1816_p2             |     +    |      0|  0|    2|           2|           1|
    |seq_num_fu_1454_p2         |     +    |      0|  0|   32|          32|           1|
    |tmp_294_fu_1325_p2         |     +    |      0|  0|   32|           3|          32|
    |tmp_300_fu_1341_p2         |     +    |      0|  0|   64|          64|           1|
    |tmp_302_fu_2057_p2         |     +    |      0|  0|   32|          32|           2|
    |tmp_312_fu_1822_p2         |     +    |      0|  0|   32|          32|          32|
    |tmp_326_fu_1751_p2         |     +    |      0|  0|   32|          32|           1|
    |tmp_333_fu_1711_p2         |     +    |      0|  0|   32|          32|           1|
    |tmp_337_fu_1602_p2         |     +    |      0|  0|   32|          32|           1|
    |tmp_344_fu_1560_p2         |     +    |      0|  0|   32|          32|           1|
    |tmp_375_fu_1875_p2         |     -    |      0|  0|    7|           7|           7|
    |tmp_377_fu_1887_p2         |     -    |      0|  0|    7|           7|           7|
    |tmp_381_fu_1916_p2         |     -    |      0|  0|    7|           6|           7|
    |ap_condition_561           |    and   |      0|  0|    1|           1|           1|
    |ap_condition_622           |    and   |      0|  0|    1|           1|           1|
    |ap_condition_791           |    and   |      0|  0|    1|           1|           1|
    |demorgan_fu_1403_p2        |    and   |      0|  0|    1|           1|           1|
    |p_Result_s_216_fu_1941_p2  |    and   |      0|  0|   80|          64|          64|
    |exitcond_fu_1810_p2        |   icmp   |      0|  0|    2|           2|           3|
    |grp_fu_1206_p2             |   icmp   |      0|  0|    3|           8|           1|
    |tmp_11_fu_2149_p2          |   icmp   |      0|  0|    3|           8|           1|
    |tmp_292_fu_1313_p2         |   icmp   |      0|  0|   11|          32|           7|
    |tmp_295_fu_1331_p2         |   icmp   |      0|  0|   11|          32|           8|
    |tmp_296_fu_2024_p2         |   icmp   |      0|  0|    6|          16|           1|
    |tmp_298_fu_2034_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_299_fu_1373_p2         |   icmp   |      0|  0|    2|           4|           1|
    |tmp_301_fu_1353_p2         |   icmp   |      0|  0|   22|          64|          29|
    |tmp_304_fu_2159_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_305_fu_1397_p2         |   icmp   |      0|  0|   11|          33|          33|
    |tmp_306_fu_2069_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_308_fu_1448_p2         |   icmp   |      0|  0|    4|          10|           1|
    |tmp_311_fu_1476_p2         |   icmp   |      0|  0|    2|           4|           1|
    |tmp_313_fu_1827_p2         |   icmp   |      0|  0|   11|          32|           8|
    |tmp_316_fu_1491_p2         |   icmp   |      0|  0|    2|           4|           1|
    |tmp_317_fu_1200_p2         |   icmp   |      0|  0|    3|           8|           1|
    |tmp_318_fu_1497_p2         |   icmp   |      0|  0|    2|           4|           1|
    |tmp_320_fu_1194_p2         |   icmp   |      0|  0|    3|           8|           1|
    |tmp_321_fu_1726_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_324_fu_1784_p2         |   icmp   |      0|  0|    3|           8|           8|
    |tmp_327_fu_1686_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_328_fu_1575_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_329_fu_1789_p2         |   icmp   |      0|  0|    6|          16|          16|
    |tmp_331_fu_1762_p2         |   icmp   |      0|  0|    3|           8|           8|
    |tmp_335_fu_1660_p2         |   icmp   |      0|  0|    3|           8|           8|
    |tmp_338_fu_1535_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_339_fu_1767_p2         |   icmp   |      0|  0|    6|          16|          16|
    |tmp_340_fu_1665_p2         |   icmp   |      0|  0|    6|          16|          16|
    |tmp_342_fu_1614_p2         |   icmp   |      0|  0|    3|           8|           8|
    |tmp_345_fu_1794_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_346_fu_1619_p2         |   icmp   |      0|  0|    6|          16|          16|
    |tmp_347_fu_1800_p2         |   icmp   |      0|  0|    3|           8|           8|
    |tmp_348_fu_1772_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_349_fu_1670_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_350_fu_1654_p2         |   icmp   |      0|  0|    2|           4|           4|
    |tmp_351_fu_1778_p2         |   icmp   |      0|  0|    3|           8|           8|
    |tmp_352_fu_1676_p2         |   icmp   |      0|  0|    3|           8|           8|
    |tmp_353_fu_1624_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_354_fu_1648_p2         |   icmp   |      0|  0|    2|           4|           4|
    |tmp_355_fu_1642_p2         |   icmp   |      0|  0|    2|           4|           4|
    |tmp_356_fu_1630_p2         |   icmp   |      0|  0|    3|           8|           8|
    |tmp_357_fu_1636_p2         |   icmp   |      0|  0|    2|           4|           4|
    |tmp_371_fu_1851_p2         |   icmp   |      0|  0|    3|           6|           6|
    |tmp_s_fu_2007_p2           |   icmp   |      0|  0|   11|          32|          32|
    |tmp_384_fu_1926_p2         |   lshr   |      0|  0|  214|          64|          64|
    |tmp_385_fu_1935_p2         |   lshr   |      0|  0|  214|           2|          64|
    |Hi_assign_fu_1845_p2       |    or    |      0|  0|    8|           6|           5|
    |ap_condition_452           |    or    |      0|  0|    1|           1|           1|
    |ap_condition_481           |    or    |      0|  0|    1|           1|           1|
    |ap_condition_982           |    or    |      0|  0|    1|           1|           1|
    |ap_condition_991           |    or    |      0|  0|    1|           1|           1|
    |tmp_3_fu_2143_p2           |    or    |      0|  0|   12|           8|           8|
    |p_s_fu_1460_p3             |  select  |      0|  0|   32|           1|          32|
    |seq_num_2_fu_1467_p3       |  select  |      0|  0|   32|           1|          32|
    |tmp_378_fu_1893_p3         |  select  |      0|  0|    7|           1|           7|
    |tmp_379_fu_1901_p3         |  select  |      0|  0|   64|           1|          64|
    |tmp_380_fu_1908_p3         |  select  |      0|  0|    7|           1|           7|
    |tmp_376_fu_1881_p2         |    xor   |      0|  0|   10|           7|           6|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0| 1571|        1531|        1096|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  168|         79|    1|         79|
    |envlp_DEST_V                    |    8|          2|    8|         16|
    |envlp_MSG_SIZE_V                |   32|          2|   32|         64|
    |envlp_SRC_V                     |    8|          2|    8|         16|
    |error_MSG_SIZE_V_fu_236         |   32|          3|   32|         96|
    |float_clr2snd_array_1_address0  |    9|          3|    9|         27|
    |float_clr2snd_array_3_address0  |    9|          3|    9|         27|
    |float_clr2snd_array_4_address0  |    9|          3|    9|         27|
    |float_clr2snd_array_5_address0  |    9|          3|    9|         27|
    |float_clr2snd_array_7_address0  |    9|          3|    9|         27|
    |float_clr2snd_array_s_address0  |    9|          3|    9|         27|
    |float_clr_num_o                 |   32|          2|   32|         64|
    |float_req_num_o                 |   32|          3|   32|         96|
    |float_request_array_1_address0  |    9|          6|    9|         54|
    |float_request_array_1_d0        |   16|          3|   16|         48|
    |float_request_array_3_address0  |    9|          6|    9|         54|
    |float_request_array_3_d0        |   32|          3|   32|         96|
    |float_request_array_4_address0  |    9|          6|    9|         54|
    |float_request_array_4_d0        |    1|          3|    1|          3|
    |float_request_array_5_address0  |    9|          6|    9|         54|
    |float_request_array_5_d0        |    8|          3|    8|         24|
    |float_request_array_6_address0  |    9|          3|    9|         27|
    |float_request_array_7_address0  |    9|          5|    9|         45|
    |float_request_array_7_d0        |    4|          3|    4|         12|
    |float_request_array_s_address0  |    9|          5|    9|         45|
    |float_request_array_s_d0        |    8|          3|    8|         24|
    |grp_fu_1124_p0                  |   32|          3|   32|         96|
    |i11_reg_974                     |   31|          2|   31|         62|
    |i12_reg_963                     |   31|          2|   31|         62|
    |i3_4_reg_1018                   |   32|          2|   32|         64|
    |i3_reg_921                      |   32|          2|   32|         64|
    |i8_reg_996                      |   31|          2|   31|         62|
    |i9_reg_985                      |   31|          2|   31|         62|
    |int_clr2snd_array_DA_address0   |    9|          3|    9|         27|
    |int_clr2snd_array_DE_address0   |    9|          3|    9|         27|
    |int_clr2snd_array_MS_address0   |    9|          3|    9|         27|
    |int_clr2snd_array_PK_address0   |    9|          3|    9|         27|
    |int_clr2snd_array_SR_address0   |    9|          3|    9|         27|
    |int_clr2snd_array_TA_address0   |    9|          3|    9|         27|
    |int_clr_num_o                   |   32|          2|   32|         64|
    |int_req_num_o                   |   32|          2|   32|         64|
    |int_request_array_DA_address0   |    9|          3|    9|         27|
    |int_request_array_DE_address0   |    9|          3|    9|         27|
    |int_request_array_MS_address0   |    9|          3|    9|         27|
    |int_request_array_PK_address0   |    9|          3|    9|         27|
    |int_request_array_SR_address0   |    9|          3|    9|         27|
    |int_request_array_TA_address0   |    9|          3|    9|         27|
    |j4_reg_1069                     |   32|          2|   32|         64|
    |j7_reg_1007                     |    2|          2|    2|          4|
    |j_reg_1058                      |   31|          2|   31|         62|
    |last_V_fu_232                   |    1|          3|    1|          3|
    |p_0610_1_reg_1040               |    1|          2|    1|          2|
    |p_0610_2_reg_933                |    1|          2|    1|          2|
    |p_0610_3_phi_fu_945_p4          |    1|          2|    1|          2|
    |p_0610_3_reg_942                |    1|          2|    1|          2|
    |p_0610_4_reg_953                |    1|          2|    1|          2|
    |p_0610_9_reg_1049               |    1|          2|    1|          2|
    |state_1                         |    2|          3|    2|          6|
    |stream_in_V_blk_n               |    1|          2|    1|          2|
    |stream_out_V_blk_n              |    1|          2|    1|          2|
    |stream_out_V_din                |  121|          5|  121|        605|
    |time_V                          |   64|          2|   64|        128|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 1151|        256|  984|       2945|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |   78|   0|   78|          0|
    |clr2snd_SRC_V_reg_2181            |    8|   0|    8|          0|
    |clr2snd_error                     |    1|   0|    1|          0|
    |envlp_DEST_V                      |    8|   0|    8|          0|
    |envlp_MSG_SIZE_V                  |   32|   0|   32|          0|
    |envlp_SRC_V                       |    8|   0|    8|          0|
    |error_MSG_SIZE_V_fu_236           |   32|   0|   32|          0|
    |float_clr2snd_array_96_reg_2452   |    1|   0|    1|          0|
    |float_clr_num_load_reg_2340       |   32|   0|   32|          0|
    |float_request_array_61_reg_2747   |    1|   0|    1|          0|
    |float_request_array_72_reg_2826   |    1|   0|    1|          0|
    |float_request_array_94_reg_2509   |    1|   0|    1|          0|
    |i11_reg_974                       |   31|   0|   31|          0|
    |i12_reg_963                       |   31|   0|   31|          0|
    |i3_4_reg_1018                     |   32|   0|   32|          0|
    |i3_reg_921                        |   32|   0|   32|          0|
    |i8_reg_996                        |   31|   0|   31|          0|
    |i9_reg_985                        |   31|   0|   31|          0|
    |i_12_reg_2539                     |   31|   0|   31|          0|
    |i_13_reg_2410                     |   31|   0|   31|          0|
    |i_14_reg_2388                     |   31|   0|   31|          0|
    |i_23_reg_2725                     |   31|   0|   31|          0|
    |i_25_reg_2561                     |   31|   0|   31|          0|
    |int_clr2snd_array_PK_9_reg_2603   |    1|   0|    1|          0|
    |int_clr_num_load_reg_2371         |   32|   0|   32|          0|
    |int_req_num_load_reg_2378         |   32|   0|   32|          0|
    |int_request_array_PK_9_reg_2648   |    1|   0|    1|          0|
    |j4_reg_1069                       |   32|   0|   32|          0|
    |j7_reg_1007                       |    2|   0|    2|          0|
    |j_3_reg_2781                      |   32|   0|   32|          0|
    |j_4_reg_2678                      |    2|   0|    2|          0|
    |j_cast_reg_2717                   |   31|   0|   32|          1|
    |j_reg_1058                        |   31|   0|   31|          0|
    |last_V_3_reg_1079                 |    1|   0|    1|          0|
    |last_V_fu_232                     |    1|   0|    1|          0|
    |p_0610_1_reg_1040                 |    1|   0|    1|          0|
    |p_0610_2_reg_933                  |    1|   0|    1|          0|
    |p_0610_3_reg_942                  |    1|   0|    1|          0|
    |p_0610_4_reg_953                  |    1|   0|    1|          0|
    |p_0610_9_reg_1049                 |    1|   0|    1|          0|
    |p_1_fu_240                        |    1|   0|    1|          0|
    |p_Result_s_reg_2256               |    4|   0|    4|          0|
    |pkt_out_dest_V_reg_2174           |    8|   0|    8|          0|
    |recv_data_data_V_reg_2245         |   64|   0|   64|          0|
    |recv_data_last_V_reg_2250         |    1|   0|    1|          0|
    |reg_1212                          |   32|   0|   32|          0|
    |reg_1216                          |  121|   0|  121|          0|
    |reg_1224                          |    8|   0|    8|          0|
    |reg_1228                          |   32|   0|   32|          0|
    |reg_1236                          |    8|   0|    8|          0|
    |reg_1244                          |    4|   0|    4|          0|
    |seq_num_2_reg_2296                |   32|   0|   32|          0|
    |state_1                           |    2|   0|    2|          0|
    |state_1_load_reg_2170             |    2|   0|    2|          0|
    |temp_diff_src_or_typ_18_reg_2355  |    8|   0|    8|          0|
    |temp_diff_src_or_typ_23_reg_2316  |    8|   0|   16|          8|
    |temp_diff_src_or_typ_24_reg_2324  |    8|   0|    8|          0|
    |temp_diff_src_or_typ_reg_2347     |    8|   0|   16|          8|
    |time_V                            |   64|   0|   64|          0|
    |tmp_292_reg_2219                  |    1|   0|    1|          0|
    |tmp_293_reg_2730                  |   31|   0|   64|         33|
    |tmp_294_reg_2228                  |   31|   0|   32|          1|
    |tmp_295_reg_2233                  |    1|   0|    1|          0|
    |tmp_296_reg_2756                  |    1|   0|    1|          0|
    |tmp_299_reg_2261                  |    1|   0|    1|          0|
    |tmp_301_reg_2241                  |    1|   0|    1|          0|
    |tmp_302_reg_2773                  |   32|   0|   32|          0|
    |tmp_307_reg_2282                  |   10|   0|   10|          0|
    |tmp_308_reg_2287                  |    1|   0|    1|          0|
    |tmp_309_reg_2821                  |   64|   0|   64|          0|
    |tmp_312_reg_2683                  |   32|   0|   32|          0|
    |tmp_313_reg_2688                  |    1|   0|    1|          0|
    |tmp_316_reg_2309                  |    1|   0|    1|          0|
    |tmp_317_reg_2363                  |    1|   0|    1|          0|
    |tmp_319_reg_2367                  |    1|   0|    1|          0|
    |tmp_320_reg_2332                  |    1|   0|    1|          0|
    |tmp_322_reg_2336                  |    1|   0|    1|          0|
    |tmp_323_reg_2566                  |   31|   0|   64|         33|
    |tmp_324_reg_2630                  |    1|   0|    1|          0|
    |tmp_329_reg_2639                  |    1|   0|    1|          0|
    |tmp_330_reg_2544                  |   31|   0|   64|         33|
    |tmp_331_reg_2585                  |    1|   0|    1|          0|
    |tmp_334_reg_2415                  |   31|   0|   64|         33|
    |tmp_335_reg_2491                  |    1|   0|    1|          0|
    |tmp_339_reg_2594                  |    1|   0|    1|          0|
    |tmp_340_reg_2500                  |    1|   0|    1|          0|
    |tmp_341_reg_2393                  |   31|   0|   64|         33|
    |tmp_342_reg_2434                  |    1|   0|    1|          0|
    |tmp_345_reg_2657                  |    1|   0|    1|          0|
    |tmp_346_reg_2443                  |    1|   0|    1|          0|
    |tmp_347_reg_2666                  |    1|   0|    1|          0|
    |tmp_348_reg_2612                  |    1|   0|    1|          0|
    |tmp_349_reg_2518                  |    1|   0|    1|          0|
    |tmp_351_reg_2621                  |    1|   0|    1|          0|
    |tmp_352_reg_2527                  |    1|   0|    1|          0|
    |tmp_353_reg_2461                  |    1|   0|    1|          0|
    |tmp_356_reg_2470                  |    1|   0|    1|          0|
    |tmp_381_reg_2692                  |    6|   0|    7|          1|
    |tmp_384_reg_2697                  |   64|   0|   64|          0|
    |tmp_reg_2237                      |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1587|   0| 1771|        184|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|buf_r_address0                  | out |    8|  ap_memory |         buf_r         |     array    |
|buf_r_ce0                       | out |    1|  ap_memory |         buf_r         |     array    |
|buf_r_we0                       | out |    1|  ap_memory |         buf_r         |     array    |
|buf_r_d0                        | out |   32|  ap_memory |         buf_r         |     array    |
|source                          |  in |   32|   ap_none  |         source        |    scalar    |
|float_req_num_i                 |  in |   32|   ap_ovld  |     float_req_num     |    pointer   |
|float_req_num_o                 | out |   32|   ap_ovld  |     float_req_num     |    pointer   |
|float_req_num_o_ap_vld          | out |    1|   ap_ovld  |     float_req_num     |    pointer   |
|float_request_array_4_address0  | out |    9|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_ce0       | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_we0       | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_d0        | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_q0        |  in |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_1_address0  | out |    9|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_ce0       | out |    1|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_we0       | out |    1|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_d0        | out |   16|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_q0        |  in |   16|  ap_memory | float_request_array_1 |     array    |
|float_request_array_5_address0  | out |    9|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_ce0       | out |    1|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_we0       | out |    1|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_d0        | out |    8|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_q0        |  in |    8|  ap_memory | float_request_array_5 |     array    |
|float_request_array_3_address0  | out |    9|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_ce0       | out |    1|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_we0       | out |    1|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_d0        | out |   32|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_q0        |  in |   32|  ap_memory | float_request_array_3 |     array    |
|float_request_array_s_address0  | out |    9|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_ce0       | out |    1|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_we0       | out |    1|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_d0        | out |    8|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_q0        |  in |    8|  ap_memory | float_request_array_s |     array    |
|float_request_array_7_address0  | out |    9|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_ce0       | out |    1|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_we0       | out |    1|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_d0        | out |    4|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_q0        |  in |    4|  ap_memory | float_request_array_7 |     array    |
|stream_in_V_dout                |  in |  121|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_in_V_empty_n             |  in |    1|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_in_V_read                | out |    1|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_out_V_din                | out |  121|   ap_fifo  |      stream_out_V     |    pointer   |
|stream_out_V_full_n             |  in |    1|   ap_fifo  |      stream_out_V     |    pointer   |
|stream_out_V_write              | out |    1|   ap_fifo  |      stream_out_V     |    pointer   |
|int_req_num_i                   |  in |   32|   ap_ovld  |      int_req_num      |    pointer   |
|int_req_num_o                   | out |   32|   ap_ovld  |      int_req_num      |    pointer   |
|int_req_num_o_ap_vld            | out |    1|   ap_ovld  |      int_req_num      |    pointer   |
|int_request_array_SR_address0   | out |    9|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_ce0        | out |    1|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_we0        | out |    1|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_d0         | out |    8|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_q0         |  in |    8|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_DE_address0   | out |    9|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_ce0        | out |    1|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_we0        | out |    1|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_d0         | out |   16|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_q0         |  in |   16|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_PK_address0   | out |    9|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_ce0        | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_we0        | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_d0         | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_q0         |  in |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_MS_address0   | out |    9|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_ce0        | out |    1|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_we0        | out |    1|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_d0         | out |   32|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_q0         |  in |   32|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_TA_address0   | out |    9|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_ce0        | out |    1|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_we0        | out |    1|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_d0         | out |    8|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_q0         |  in |    8|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_DA_address0   | out |    9|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_ce0        | out |    1|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_we0        | out |    1|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_d0         | out |    4|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_q0         |  in |    4|  ap_memory |  int_request_array_DA |     array    |
|int_clr_num_i                   |  in |   32|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr_num_o                   | out |   32|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr_num_o_ap_vld            | out |    1|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr2snd_array_SR_address0   | out |    9|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_ce0        | out |    1|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_we0        | out |    1|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_d0         | out |    8|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_q0         |  in |    8|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_DE_address0   | out |    9|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_ce0        | out |    1|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_we0        | out |    1|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_d0         | out |   16|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_q0         |  in |   16|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_PK_address0   | out |    9|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_ce0        | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_we0        | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_d0         | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_q0         |  in |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_MS_address0   | out |    9|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_ce0        | out |    1|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_we0        | out |    1|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_d0         | out |   32|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_q0         |  in |   32|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_TA_address0   | out |    9|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_ce0        | out |    1|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_we0        | out |    1|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_d0         | out |    8|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_q0         |  in |    8|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_DA_address0   | out |    9|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_ce0        | out |    1|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_we0        | out |    1|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_d0         | out |    4|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_q0         |  in |    4|  ap_memory |  int_clr2snd_array_DA |     array    |
|float_clr_num_i                 |  in |   32|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr_num_o                 | out |   32|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr_num_o_ap_vld          | out |    1|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr2snd_array_5_address0  | out |    9|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_ce0       | out |    1|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_we0       | out |    1|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_d0        | out |    8|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_q0        |  in |    8|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_1_address0  | out |    9|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_ce0       | out |    1|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_we0       | out |    1|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_d0        | out |   16|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_q0        |  in |   16|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_4_address0  | out |    9|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_ce0       | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_we0       | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_d0        | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_q0        |  in |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_3_address0  | out |    9|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_ce0       | out |    1|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_we0       | out |    1|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_d0        | out |   32|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_q0        |  in |   32|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_s_address0  | out |    9|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_ce0       | out |    1|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_we0       | out |    1|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_d0        | out |    8|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_q0        |  in |    8|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_7_address0  | out |    9|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_ce0       | out |    1|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_we0       | out |    1|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_d0        | out |    4|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_q0        |  in |    4|  ap_memory | float_clr2snd_array_7 |     array    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+

