{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634038682231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634038682236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 19:38:01 2021 " "Processing started: Tue Oct 12 19:38:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634038682236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634038682236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_test -c pwm_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_test -c pwm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634038682236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634038682566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634038682566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "buzzer BUZZER pwm_test.v(8) " "Verilog HDL Declaration information at pwm_test.v(8): object \"buzzer\" differs only in case from object \"BUZZER\" in the same scope" {  } { { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634038689373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_test.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_test " "Found entity 1: pwm_test" {  } { { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634038689375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634038689375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634038689377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634038689377 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_test.v(20) " "Verilog HDL information at key_test.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "key_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/key_test.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1634038689380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_test.v 1 1 " "Found 1 design units, including 1 entities, in source file key_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_test " "Found entity 1: key_test" {  } { { "key_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/key_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634038689380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634038689380 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm_test pwm_test.v(9) " "Verilog HDL Parameter Declaration warning at pwm_test.v(9): Parameter Declaration in module \"pwm_test\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1634038689380 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm_test pwm_test.v(10) " "Verilog HDL Parameter Declaration warning at pwm_test.v(10): Parameter Declaration in module \"pwm_test\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1634038689380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_test " "Elaborating entity \"pwm_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634038689400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_test key_test:k1 " "Elaborating entity \"key_test\" for hierarchy \"key_test:k1\"" {  } { { "pwm_test.v" "k1" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634038689422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:p1 " "Elaborating entity \"pwm\" for hierarchy \"pwm:p1\"" {  } { { "pwm_test.v" "p1" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634038689424 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "pwm.v(13) " "Verilog HDL warning at pwm.v(13): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1634038689425 "|pwm_test|pwm:p1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634038689725 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634038689725 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634038689804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/project/pwm_test/output_files/pwm_test.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/project/pwm_test/output_files/pwm_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634038690073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634038690140 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634038690140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634038690167 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634038690167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Implemented 266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634038690167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634038690167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634038690179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 19:38:10 2021 " "Processing ended: Tue Oct 12 19:38:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634038690179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634038690179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634038690179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634038690179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634038691784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634038691788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 19:38:10 2021 " "Processing started: Tue Oct 12 19:38:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634038691788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634038691788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pwm_test -c pwm_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pwm_test -c pwm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634038691788 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1634038691881 ""}
{ "Info" "0" "" "Project  = pwm_test" {  } {  } 0 0 "Project  = pwm_test" 0 0 "Fitter" 0 0 1634038691882 ""}
{ "Info" "0" "" "Revision = pwm_test" {  } {  } 0 0 "Revision = pwm_test" 0 0 "Fitter" 0 0 1634038691882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634038691928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634038691928 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwm_test EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"pwm_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634038691934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634038691976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634038691976 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634038692052 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634038692057 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634038692255 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634038692255 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634038692255 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634038692255 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634038692256 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634038692256 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634038692256 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634038692256 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634038692256 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_test.sdc " "Synopsys Design Constraints File file not found: 'pwm_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634038692525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634038692525 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[31\]~62\|combout " "Node \"p1\|period_sum\[31\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~63\|dataa " "Node \"p1\|Add0~63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~63\|combout " "Node \"p1\|Add0~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[31\]~62\|datab " "Node \"p1\|period_sum\[31\]~62\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692527 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[30\]~31\|combout " "Node \"p1\|period_sum\[30\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~61\|dataa " "Node \"p1\|Add0~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~61\|combout " "Node \"p1\|Add0~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[30\]~31\|datab " "Node \"p1\|period_sum\[30\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692527 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[29\]~32\|combout " "Node \"p1\|period_sum\[29\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~59\|dataa " "Node \"p1\|Add0~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~59\|combout " "Node \"p1\|Add0~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[29\]~32\|datab " "Node \"p1\|period_sum\[29\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692527 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[28\]~33\|combout " "Node \"p1\|period_sum\[28\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~57\|dataa " "Node \"p1\|Add0~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~57\|combout " "Node \"p1\|Add0~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[28\]~33\|datab " "Node \"p1\|period_sum\[28\]~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692527 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692527 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[27\]~34\|combout " "Node \"p1\|period_sum\[27\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~55\|dataa " "Node \"p1\|Add0~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~55\|combout " "Node \"p1\|Add0~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[27\]~34\|datab " "Node \"p1\|period_sum\[27\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692528 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[26\]~35\|combout " "Node \"p1\|period_sum\[26\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~53\|dataa " "Node \"p1\|Add0~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~53\|combout " "Node \"p1\|Add0~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[26\]~35\|datab " "Node \"p1\|period_sum\[26\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692528 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[25\]~36\|combout " "Node \"p1\|period_sum\[25\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~51\|dataa " "Node \"p1\|Add0~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~51\|combout " "Node \"p1\|Add0~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[25\]~36\|datab " "Node \"p1\|period_sum\[25\]~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692528 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[24\]~37\|combout " "Node \"p1\|period_sum\[24\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~49\|dataa " "Node \"p1\|Add0~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~49\|combout " "Node \"p1\|Add0~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[24\]~37\|datab " "Node \"p1\|period_sum\[24\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692528 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[23\]~38\|combout " "Node \"p1\|period_sum\[23\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~47\|dataa " "Node \"p1\|Add0~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~47\|combout " "Node \"p1\|Add0~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[23\]~38\|datab " "Node \"p1\|period_sum\[23\]~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692528 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[22\]~39\|combout " "Node \"p1\|period_sum\[22\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~45\|dataa " "Node \"p1\|Add0~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~45\|combout " "Node \"p1\|Add0~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[22\]~39\|datab " "Node \"p1\|period_sum\[22\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692528 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[21\]~40\|combout " "Node \"p1\|period_sum\[21\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~43\|dataa " "Node \"p1\|Add0~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~43\|combout " "Node \"p1\|Add0~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[21\]~40\|datab " "Node \"p1\|period_sum\[21\]~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692528 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[20\]~41\|combout " "Node \"p1\|period_sum\[20\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~41\|dataa " "Node \"p1\|Add0~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~41\|combout " "Node \"p1\|Add0~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[20\]~41\|datab " "Node \"p1\|period_sum\[20\]~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692528 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[19\]~42\|combout " "Node \"p1\|period_sum\[19\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~39\|dataa " "Node \"p1\|Add0~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~39\|combout " "Node \"p1\|Add0~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[19\]~42\|datab " "Node \"p1\|period_sum\[19\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692528 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[18\]~43\|combout " "Node \"p1\|period_sum\[18\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~37\|dataa " "Node \"p1\|Add0~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~37\|combout " "Node \"p1\|Add0~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[18\]~43\|datab " "Node \"p1\|period_sum\[18\]~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692528 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692528 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[17\]~44\|combout " "Node \"p1\|period_sum\[17\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~35\|dataa " "Node \"p1\|Add0~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~35\|combout " "Node \"p1\|Add0~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[17\]~44\|datab " "Node \"p1\|period_sum\[17\]~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[16\]~45\|combout " "Node \"p1\|period_sum\[16\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~33\|dataa " "Node \"p1\|Add0~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~33\|combout " "Node \"p1\|Add0~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[16\]~45\|datab " "Node \"p1\|period_sum\[16\]~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[15\]~46\|combout " "Node \"p1\|period_sum\[15\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~31\|dataa " "Node \"p1\|Add0~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~31\|combout " "Node \"p1\|Add0~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[15\]~46\|datab " "Node \"p1\|period_sum\[15\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[14\]~47\|combout " "Node \"p1\|period_sum\[14\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~29\|dataa " "Node \"p1\|Add0~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~29\|combout " "Node \"p1\|Add0~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[14\]~47\|datab " "Node \"p1\|period_sum\[14\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[13\]~48\|combout " "Node \"p1\|period_sum\[13\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~27\|dataa " "Node \"p1\|Add0~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~27\|combout " "Node \"p1\|Add0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[13\]~48\|datab " "Node \"p1\|period_sum\[13\]~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[12\]~49\|combout " "Node \"p1\|period_sum\[12\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~25\|dataa " "Node \"p1\|Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~25\|combout " "Node \"p1\|Add0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[12\]~49\|datab " "Node \"p1\|period_sum\[12\]~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[11\]~50\|combout " "Node \"p1\|period_sum\[11\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~23\|dataa " "Node \"p1\|Add0~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~23\|combout " "Node \"p1\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[11\]~50\|datab " "Node \"p1\|period_sum\[11\]~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[10\]~51\|combout " "Node \"p1\|period_sum\[10\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~21\|dataa " "Node \"p1\|Add0~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~21\|combout " "Node \"p1\|Add0~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[10\]~51\|datab " "Node \"p1\|period_sum\[10\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[9\]~52\|combout " "Node \"p1\|period_sum\[9\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~19\|dataa " "Node \"p1\|Add0~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~19\|combout " "Node \"p1\|Add0~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[9\]~52\|datab " "Node \"p1\|period_sum\[9\]~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[8\]~53\|combout " "Node \"p1\|period_sum\[8\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~17\|dataa " "Node \"p1\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~17\|combout " "Node \"p1\|Add0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[8\]~53\|datab " "Node \"p1\|period_sum\[8\]~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[7\]~54\|combout " "Node \"p1\|period_sum\[7\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~15\|dataa " "Node \"p1\|Add0~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~15\|combout " "Node \"p1\|Add0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[7\]~54\|datab " "Node \"p1\|period_sum\[7\]~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[6\]~55\|combout " "Node \"p1\|period_sum\[6\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~13\|dataa " "Node \"p1\|Add0~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~13\|combout " "Node \"p1\|Add0~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[6\]~55\|datab " "Node \"p1\|period_sum\[6\]~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692529 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692529 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[5\]~56\|combout " "Node \"p1\|period_sum\[5\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~11\|dataa " "Node \"p1\|Add0~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~11\|combout " "Node \"p1\|Add0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[5\]~56\|datab " "Node \"p1\|period_sum\[5\]~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692530 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[4\]~57\|combout " "Node \"p1\|period_sum\[4\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~9\|dataa " "Node \"p1\|Add0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~9\|combout " "Node \"p1\|Add0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[4\]~57\|datab " "Node \"p1\|period_sum\[4\]~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692530 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[3\]~58\|combout " "Node \"p1\|period_sum\[3\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~7\|dataa " "Node \"p1\|Add0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~7\|combout " "Node \"p1\|Add0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[3\]~58\|datab " "Node \"p1\|period_sum\[3\]~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692530 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[2\]~59\|combout " "Node \"p1\|period_sum\[2\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~5\|dataa " "Node \"p1\|Add0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~5\|combout " "Node \"p1\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[2\]~59\|datab " "Node \"p1\|period_sum\[2\]~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692530 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[1\]~60\|combout " "Node \"p1\|period_sum\[1\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~3\|dataa " "Node \"p1\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~3\|combout " "Node \"p1\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[1\]~60\|datab " "Node \"p1\|period_sum\[1\]~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692530 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[0\]~61\|combout " "Node \"p1\|period_sum\[0\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~1\|dataa " "Node \"p1\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~1\|combout " "Node \"p1\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[0\]~61\|datab " "Node \"p1\|period_sum\[0\]~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038692530 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634038692530 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1634038692532 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1634038692532 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1634038692532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634038692547 ""}  } { { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/project/pwm_test/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634038692547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634038692689 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634038692689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634038692689 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634038692690 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634038692690 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634038692691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634038692691 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634038692691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634038692691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1634038692691 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634038692691 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634038692698 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1634038692701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634038692984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634038693020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634038693027 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634038693583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634038693583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634038693732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/17.1/project/pwm_test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634038693992 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634038693992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634038694151 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634038694151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634038694154 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634038694238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634038694243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634038694335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634038694335 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634038694438 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634038694689 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/project/pwm_test/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634038694828 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL N13 " "Pin rst_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/project/pwm_test/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634038694828 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_in 3.3-V LVTTL M15 " "Pin key_in uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { key_in } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in" } } } } { "pwm_test.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm_test.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/project/pwm_test/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634038694828 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1634038694828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/project/pwm_test/output_files/pwm_test.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/project/pwm_test/output_files/pwm_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634038694981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 165 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5629 " "Peak virtual memory: 5629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634038695193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 19:38:15 2021 " "Processing ended: Tue Oct 12 19:38:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634038695193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634038695193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634038695193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634038695193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634038696662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634038696666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 19:38:15 2021 " "Processing started: Tue Oct 12 19:38:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634038696666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634038696666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pwm_test -c pwm_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pwm_test -c pwm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634038696667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1634038696882 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1634038697077 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634038697090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634038697439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 19:38:17 2021 " "Processing ended: Tue Oct 12 19:38:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634038697439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634038697439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634038697439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634038697439 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634038698015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634038698992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634038698996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 19:38:18 2021 " "Processing started: Tue Oct 12 19:38:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634038698996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038698996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pwm_test -c pwm_test " "Command: quartus_sta pwm_test -c pwm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038698996 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1634038699091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699352 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_test.sdc " "Synopsys Design Constraints File file not found: 'pwm_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699471 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699472 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634038699472 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699472 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[31\]~62\|combout " "Node \"p1\|period_sum\[31\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699473 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~63\|datad " "Node \"p1\|Add0~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699473 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~63\|combout " "Node \"p1\|Add0~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699473 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[31\]~62\|datad " "Node \"p1\|period_sum\[31\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699473 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699473 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[30\]~31\|combout " "Node \"p1\|period_sum\[30\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~61\|dataa " "Node \"p1\|Add0~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~61\|combout " "Node \"p1\|Add0~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[30\]~31\|datad " "Node \"p1\|period_sum\[30\]~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[29\]~32\|combout " "Node \"p1\|period_sum\[29\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~59\|datab " "Node \"p1\|Add0~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~59\|combout " "Node \"p1\|Add0~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[29\]~32\|datac " "Node \"p1\|period_sum\[29\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[28\]~33\|combout " "Node \"p1\|period_sum\[28\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~57\|datab " "Node \"p1\|Add0~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~57\|combout " "Node \"p1\|Add0~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[28\]~33\|datad " "Node \"p1\|period_sum\[28\]~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[27\]~34\|combout " "Node \"p1\|period_sum\[27\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~55\|dataa " "Node \"p1\|Add0~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~55\|combout " "Node \"p1\|Add0~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[27\]~34\|datad " "Node \"p1\|period_sum\[27\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[26\]~35\|combout " "Node \"p1\|period_sum\[26\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~53\|datab " "Node \"p1\|Add0~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~53\|combout " "Node \"p1\|Add0~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[26\]~35\|datad " "Node \"p1\|period_sum\[26\]~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[25\]~36\|combout " "Node \"p1\|period_sum\[25\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~51\|dataa " "Node \"p1\|Add0~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~51\|combout " "Node \"p1\|Add0~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[25\]~36\|datad " "Node \"p1\|period_sum\[25\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[24\]~37\|combout " "Node \"p1\|period_sum\[24\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~49\|datab " "Node \"p1\|Add0~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~49\|combout " "Node \"p1\|Add0~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[24\]~37\|datad " "Node \"p1\|period_sum\[24\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[23\]~38\|combout " "Node \"p1\|period_sum\[23\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~47\|datab " "Node \"p1\|Add0~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~47\|combout " "Node \"p1\|Add0~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[23\]~38\|datac " "Node \"p1\|period_sum\[23\]~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[22\]~39\|combout " "Node \"p1\|period_sum\[22\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~45\|dataa " "Node \"p1\|Add0~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~45\|combout " "Node \"p1\|Add0~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[22\]~39\|datac " "Node \"p1\|period_sum\[22\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[21\]~40\|combout " "Node \"p1\|period_sum\[21\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~43\|datab " "Node \"p1\|Add0~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~43\|combout " "Node \"p1\|Add0~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[21\]~40\|datad " "Node \"p1\|period_sum\[21\]~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[20\]~41\|combout " "Node \"p1\|period_sum\[20\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~41\|datab " "Node \"p1\|Add0~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~41\|combout " "Node \"p1\|Add0~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[20\]~41\|datac " "Node \"p1\|period_sum\[20\]~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[19\]~42\|combout " "Node \"p1\|period_sum\[19\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~39\|datab " "Node \"p1\|Add0~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~39\|combout " "Node \"p1\|Add0~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[19\]~42\|datad " "Node \"p1\|period_sum\[19\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699474 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699474 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[18\]~43\|combout " "Node \"p1\|period_sum\[18\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~37\|dataa " "Node \"p1\|Add0~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~37\|combout " "Node \"p1\|Add0~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[18\]~43\|datad " "Node \"p1\|period_sum\[18\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699475 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[17\]~44\|combout " "Node \"p1\|period_sum\[17\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~35\|datab " "Node \"p1\|Add0~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~35\|combout " "Node \"p1\|Add0~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[17\]~44\|datad " "Node \"p1\|period_sum\[17\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699475 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[16\]~45\|combout " "Node \"p1\|period_sum\[16\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~33\|dataa " "Node \"p1\|Add0~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~33\|combout " "Node \"p1\|Add0~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[16\]~45\|datad " "Node \"p1\|period_sum\[16\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699475 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[15\]~46\|combout " "Node \"p1\|period_sum\[15\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~31\|dataa " "Node \"p1\|Add0~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~31\|combout " "Node \"p1\|Add0~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[15\]~46\|datac " "Node \"p1\|period_sum\[15\]~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699475 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[14\]~47\|combout " "Node \"p1\|period_sum\[14\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~29\|dataa " "Node \"p1\|Add0~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~29\|combout " "Node \"p1\|Add0~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[14\]~47\|datad " "Node \"p1\|period_sum\[14\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699475 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[13\]~48\|combout " "Node \"p1\|period_sum\[13\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~27\|dataa " "Node \"p1\|Add0~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~27\|combout " "Node \"p1\|Add0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[13\]~48\|datac " "Node \"p1\|period_sum\[13\]~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699475 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[12\]~49\|combout " "Node \"p1\|period_sum\[12\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~25\|dataa " "Node \"p1\|Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~25\|combout " "Node \"p1\|Add0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[12\]~49\|datad " "Node \"p1\|period_sum\[12\]~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699475 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[11\]~50\|combout " "Node \"p1\|period_sum\[11\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~23\|datab " "Node \"p1\|Add0~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~23\|combout " "Node \"p1\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[11\]~50\|datad " "Node \"p1\|period_sum\[11\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699475 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[10\]~51\|combout " "Node \"p1\|period_sum\[10\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~21\|datab " "Node \"p1\|Add0~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~21\|combout " "Node \"p1\|Add0~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[10\]~51\|datac " "Node \"p1\|period_sum\[10\]~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699475 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[9\]~52\|combout " "Node \"p1\|period_sum\[9\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~19\|dataa " "Node \"p1\|Add0~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~19\|combout " "Node \"p1\|Add0~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[9\]~52\|datad " "Node \"p1\|period_sum\[9\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699475 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699475 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[8\]~53\|combout " "Node \"p1\|period_sum\[8\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~17\|dataa " "Node \"p1\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~17\|combout " "Node \"p1\|Add0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[8\]~53\|datad " "Node \"p1\|period_sum\[8\]~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699476 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[7\]~54\|combout " "Node \"p1\|period_sum\[7\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~15\|dataa " "Node \"p1\|Add0~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~15\|combout " "Node \"p1\|Add0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[7\]~54\|datac " "Node \"p1\|period_sum\[7\]~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699476 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[6\]~55\|combout " "Node \"p1\|period_sum\[6\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~13\|dataa " "Node \"p1\|Add0~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~13\|combout " "Node \"p1\|Add0~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[6\]~55\|datac " "Node \"p1\|period_sum\[6\]~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699476 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[5\]~56\|combout " "Node \"p1\|period_sum\[5\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~11\|dataa " "Node \"p1\|Add0~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~11\|combout " "Node \"p1\|Add0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[5\]~56\|datac " "Node \"p1\|period_sum\[5\]~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699476 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[4\]~57\|combout " "Node \"p1\|period_sum\[4\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~9\|dataa " "Node \"p1\|Add0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~9\|combout " "Node \"p1\|Add0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[4\]~57\|datac " "Node \"p1\|period_sum\[4\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699476 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[3\]~58\|combout " "Node \"p1\|period_sum\[3\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~7\|datab " "Node \"p1\|Add0~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~7\|combout " "Node \"p1\|Add0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[3\]~58\|datad " "Node \"p1\|period_sum\[3\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699476 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[2\]~59\|combout " "Node \"p1\|period_sum\[2\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~5\|datab " "Node \"p1\|Add0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~5\|combout " "Node \"p1\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[2\]~59\|datad " "Node \"p1\|period_sum\[2\]~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699476 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[1\]~60\|combout " "Node \"p1\|period_sum\[1\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~3\|datab " "Node \"p1\|Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~3\|combout " "Node \"p1\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[1\]~60\|datad " "Node \"p1\|period_sum\[1\]~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699476 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[0\]~61\|combout " "Node \"p1\|period_sum\[0\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~1\|dataa " "Node \"p1\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~1\|combout " "Node \"p1\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[0\]~61\|datac " "Node \"p1\|period_sum\[0\]~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634038699476 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699476 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699478 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1634038699478 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634038699483 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634038699502 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -90.227 " "Worst-case setup slack is -90.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -90.227            -509.658 clk  " "  -90.227            -509.658 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -199.284 clk  " "   -3.000            -199.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699518 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634038699535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699686 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699723 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634038699728 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -83.621 " "Worst-case setup slack is -83.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -83.621            -460.071 clk  " "  -83.621            -460.071 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -199.284 clk  " "   -3.000            -199.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699747 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634038699767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634038699845 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.578 " "Worst-case setup slack is -37.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.578            -148.979 clk  " "  -37.578            -148.979 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -173.868 clk  " "   -3.000            -173.868 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634038699862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038699862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038700130 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038700130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 165 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634038700169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 19:38:20 2021 " "Processing ended: Tue Oct 12 19:38:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634038700169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634038700169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634038700169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038700169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634038701643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634038701647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 19:38:20 2021 " "Processing started: Tue Oct 12 19:38:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634038701647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634038701647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pwm_test -c pwm_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pwm_test -c pwm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634038701647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1634038702018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_test_8_1200mv_85c_slow.vo C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/ simulation " "Generated file pwm_test_8_1200mv_85c_slow.vo in folder \"C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634038702105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_test_8_1200mv_0c_slow.vo C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/ simulation " "Generated file pwm_test_8_1200mv_0c_slow.vo in folder \"C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634038702133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_test_min_1200mv_0c_fast.vo C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/ simulation " "Generated file pwm_test_min_1200mv_0c_fast.vo in folder \"C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634038702161 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_test.vo C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/ simulation " "Generated file pwm_test.vo in folder \"C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634038702188 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_test_8_1200mv_85c_v_slow.sdo C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/ simulation " "Generated file pwm_test_8_1200mv_85c_v_slow.sdo in folder \"C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634038702213 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_test_8_1200mv_0c_v_slow.sdo C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/ simulation " "Generated file pwm_test_8_1200mv_0c_v_slow.sdo in folder \"C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634038702240 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_test_min_1200mv_0c_v_fast.sdo C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/ simulation " "Generated file pwm_test_min_1200mv_0c_v_fast.sdo in folder \"C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634038702266 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_test_v.sdo C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/ simulation " "Generated file pwm_test_v.sdo in folder \"C:/intelFPGA_lite/17.1/project/pwm_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634038702291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634038702315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 19:38:22 2021 " "Processing ended: Tue Oct 12 19:38:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634038702315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634038702315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634038702315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1634038702315 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 336 s " "Quartus Prime Full Compilation was successful. 0 errors, 336 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1634038702893 ""}
