#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Wed May 14 21:12:32 2014
# Process ID: 5658
# Log file: /home/raghu/w/vivadoProjects/wideBRAM/vivado.log
# Journal file: /home/raghu/w/vivadoProjects/wideBRAM/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/raghu/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source updateVivado.tcl
# set projPrefix /home/raghu/w/vivadoProjects 
# set projName wideBRAM
# set folderName wideBRAM
# set projPath "${projPrefix}/${folderName}"
# set topLevelDesign "${projName}.bd"
# puts "Vivado update script: Running with the following args"
Vivado update script: Running with the following args
# puts "projPath : $projPath"
projPath : /home/raghu/w/vivadoProjects/wideBRAM
# puts "topLevelDesign: $topLevelDesign"
topLevelDesign: wideBRAM.bd
# cd $projPath
# open_project ${projName}.xpr
INFO: [Project 1-313] Project file moved from '/home/raghu/work/vivadoProjects/wideBRAM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/home/raghu/tools/xilinx/Vivado/2013.3/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'wideBRAM.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
# open_bd_design ${projName}.srcs/sources_1/bd/${projName}/${projName}.bd
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <wideBRAM> from BD file <wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 876.766 ; gain = 92.668
# report_ip_status -name ipstatus
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
# open_bd_design ${projName}.srcs/sources_1/bd/${projName}/${projName}.bd
# report_ip_status -name ipstatus
# reset_run synth_1
# launch_runs synth_1 -jobs 16
WARNING: [BD 41-1041] The design 'wideBRAM.bd' contains the following locked subdesigns:
/home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_pc_6_0/wideBRAM_auto_pc_6.xci
/home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_ds_2_0/wideBRAM_auto_ds_2.xci
/home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_pc_7_0/wideBRAM_auto_pc_7.xci
CRITICAL WARNING: [BD 41-1040] Due to previous locked subdesigns, the generation target 'Synthesis' cannot produce the requested RTL product.  To correct this issue, open the design 'wideBRAM.bd' and migrate the subdesigns to their latest version.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Reset' for source '/home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd'
WARNING: [BD 41-1041] The design 'wideBRAM.bd' contains the following locked subdesigns:
/home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_pc_6_0/wideBRAM_auto_pc_6.xci
/home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_ds_2_0/wideBRAM_auto_ds_2.xci
/home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_pc_7_0/wideBRAM_auto_pc_7.xci
CRITICAL WARNING: [BD 41-1040] Due to previous locked subdesigns, the generation target 'Implementation' cannot produce the requested RTL product.  To correct this issue, open the design 'wideBRAM.bd' and migrate the subdesigns to their latest version.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Reset' for source '/home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd'
[Wed May 14 21:12:47 2014] Launched synth_1...
Run output will be captured here: /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed May 14 21:12:47 2014] Waiting for synth_1 to finish...

*** Running vivado
    with args -log wideBRAM_wrapper.rds -m64 -mode batch -messageDb vivado.pb -source wideBRAM_wrapper.tcl


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/raghu/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source wideBRAM_wrapper.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/home/raghu/tools/xilinx/Vivado/2013.3/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'wideBRAM.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
# set_property used_in_implementation false [get_files -all /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_pc_6_0/wideBRAM_auto_pc_6_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_ds_2_0/wideBRAM_auto_ds_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_ds_2_0/wideBRAM_auto_ds_2_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/ip/wideBRAM_auto_pc_7_0/wideBRAM_auto_pc_7_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd]
# read_verilog /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/hdl/wideBRAM_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.data/wt [current_project]
# set_property parent.project_dir /home/raghu/w/vivadoProjects/wideBRAM [current_project]
# synth_design -top wideBRAM_wrapper -part xc7z020clg484-1
Command: synth_design -top wideBRAM_wrapper -part xc7z020clg484-1

Starting synthesis...

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: The 'Synthesis' target of the sub-design 'wideBRAM' is not generated at all, abort. (File: /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.srcs/sources_1/bd/wideBRAM/wideBRAM.bd)

    while executing
"synth_design -top wideBRAM_wrapper -part xc7z020clg484-1"
    (file "wideBRAM_wrapper.tcl" line 27)
INFO: [Common 17-206] Exiting Vivado at Wed May 14 21:12:56 2014...
[Wed May 14 21:12:59 2014] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:12 . Memory (MB): peak = 892.766 ; gain = 7.996
# launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 14 21:12:59 2014] Launched synth_1...
Run output will be captured here: /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.runs/synth_1/runme.log
[Wed May 14 21:12:59 2014] Launched impl_1...
Run output will be captured here: /home/raghu/w/vivadoProjects/wideBRAM/wideBRAM.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed May 14 21:12:59 2014] Waiting for impl_1 to finish...
[Wed May 14 21:12:59 2014] impl_1 finished
# open_run impl_1
ERROR: [Common 17-69] Command failed: Run 'impl_1' has not been launched. Unable to open

    while executing
"open_run impl_1"
    (file "updateVivado.tcl" line 24)
INFO: [Common 17-206] Exiting Vivado at Wed May 14 21:12:59 2014...
