Analysis & Synthesis report for Projeto
Tue Jun 11 12:52:19 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Projeto|Calibrator:Calibrator|state
 11. State Machine - |Projeto|CameraRGB:camera|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Source assignments for Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated
 20. Parameter Settings for User Entity Instance: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: CameraRGB:camera
 22. Parameter Settings for User Entity Instance: Calibrator:Calibrator
 23. Parameter Settings for User Entity Instance: spriteBarra:spriteBarra
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Parameter Settings for Inferred Entity Instance: Buffer:buffer|altsyncram:memoria_rtl_0
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "bintobcd:tobcdcbt"
 28. Port Connectivity Checks: "bintobcd:tobcdcrt"
 29. Port Connectivity Checks: "vga:vga_inst"
 30. Port Connectivity Checks: "pll:pll_inst"
 31. Signal Tap Logic Analyzer Settings
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Connections to In-System Debugging Instance "auto_signaltap_0"
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 11 12:52:19 2024       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Projeto                                     ;
; Top-level Entity Name           ; Projeto                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 563                                         ;
; Total pins                      ; 123                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,765,440                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Projeto            ; Projeto            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; CameraRGB.v                                                        ; yes             ; User Verilog HDL File                        ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/CameraRGB.v                                                        ;             ;
; vga.v                                                              ; yes             ; User Verilog HDL File                        ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/vga.v                                                              ;             ;
; Buffer.v                                                           ; yes             ; User Verilog HDL File                        ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Buffer.v                                                           ;             ;
; Projeto.v                                                          ; yes             ; User Verilog HDL File                        ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v                                                          ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                   ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/pll.v                                                              ; pll         ;
; pll/pll_0002.v                                                     ; yes             ; User Verilog HDL File                        ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/pll/pll_0002.v                                                     ; pll         ;
; output_files/Calibrator.v                                          ; yes             ; User Verilog HDL File                        ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/output_files/Calibrator.v                                          ;             ;
; bintobcd.v                                                         ; yes             ; User Verilog HDL File                        ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/bintobcd.v                                                         ;             ;
; bcd2decdisplay.v                                                   ; yes             ; User Verilog HDL File                        ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/bcd2decdisplay.v                                                   ;             ;
; spriteBarra.v                                                      ; yes             ; User Verilog HDL File                        ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/spriteBarra.v                                                      ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                          ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/altera/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /opt/altera/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                            ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /opt/altera/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /opt/altera/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/altera/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altrom.inc                                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altram.inc                                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                          ;             ;
; db/altsyncram_g884.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/altsyncram_g884.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altshift.inc                                                                          ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/declut.inc                                                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                       ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /opt/altera/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                               ;             ;
; db/cntr_e7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cntr_e7i.tdf                                                    ;             ;
; db/cmpr_b9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cmpr_b9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/altera/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/altera/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/altera/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/altera/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                           ; altera_sld  ;
; db/ip/slde1ef6cd0/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/altera/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                      ;             ;
; db/altsyncram_4jj1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/altsyncram_4jj1.tdf                                             ;             ;
; db/decode_3na.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/decode_3na.tdf                                                  ;             ;
; db/decode_s2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/decode_s2a.tdf                                                  ;             ;
; db/mux_khb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/mux_khb.tdf                                                     ;             ;
; db/altsyncram_2jj1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/altsyncram_2jj1.tdf                                             ;             ;
; db/mux_jhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/mux_jhb.tdf                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 651             ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 878             ;
;     -- 7 input functions                    ; 11              ;
;     -- 6 input functions                    ; 316             ;
;     -- 5 input functions                    ; 116             ;
;     -- 4 input functions                    ; 114             ;
;     -- <=3 input functions                  ; 321             ;
;                                             ;                 ;
; Dedicated logic registers                   ; 563             ;
;                                             ;                 ;
; I/O pins                                    ; 123             ;
; Total MLAB memory bits                      ; 0               ;
; Total block memory bits                     ; 2765440         ;
;                                             ;                 ;
; Total DSP Blocks                            ; 0               ;
;                                             ;                 ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; GPIO_0[9]~input ;
; Maximum fan-out                             ; 426             ;
; Total fan-out                               ; 16651           ;
; Average fan-out                             ; 8.01            ;
+---------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Projeto                                                                                                                                ; 878 (37)            ; 563 (0)                   ; 2765440           ; 0          ; 123  ; 0            ; |Projeto                                                                                                                                                                                                                                                                                                                                            ; Projeto                           ; work         ;
;    |Buffer:buffer|                                                                                                                      ; 185 (0)             ; 6 (0)                     ; 2764800           ; 0          ; 0    ; 0            ; |Projeto|Buffer:buffer                                                                                                                                                                                                                                                                                                                              ; Buffer                            ; work         ;
;       |altsyncram:memoria_rtl_0|                                                                                                        ; 185 (0)             ; 6 (0)                     ; 2764800           ; 0          ; 0    ; 0            ; |Projeto|Buffer:buffer|altsyncram:memoria_rtl_0                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_4jj1:auto_generated|                                                                                               ; 185 (0)             ; 6 (6)                     ; 2764800           ; 0          ; 0    ; 0            ; |Projeto|Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_4jj1                   ; work         ;
;             |decode_3na:decode2|                                                                                                        ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|decode_3na:decode2                                                                                                                                                                                                                                                   ; decode_3na                        ; work         ;
;             |decode_s2a:rden_decode_b|                                                                                                  ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|decode_s2a:rden_decode_b                                                                                                                                                                                                                                             ; decode_s2a                        ; work         ;
;             |mux_khb:mux3|                                                                                                              ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|mux_khb:mux3                                                                                                                                                                                                                                                         ; mux_khb                           ; work         ;
;    |Calibrator:Calibrator|                                                                                                              ; 25 (25)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|Calibrator:Calibrator                                                                                                                                                                                                                                                                                                                      ; Calibrator                        ; work         ;
;    |CameraRGB:camera|                                                                                                                   ; 177 (177)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|CameraRGB:camera                                                                                                                                                                                                                                                                                                                           ; CameraRGB                         ; work         ;
;    |bcd2decdisplay:bcd2decdisplay|                                                                                                      ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|bcd2decdisplay:bcd2decdisplay                                                                                                                                                                                                                                                                                                              ; bcd2decdisplay                    ; work         ;
;    |bintobcd:tobcdcbt|                                                                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|bintobcd:tobcdcbt                                                                                                                                                                                                                                                                                                                          ; bintobcd                          ; work         ;
;    |bintobcd:tobcdcrt|                                                                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|bintobcd:tobcdcrt                                                                                                                                                                                                                                                                                                                          ; bintobcd                          ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|pll:pll_inst                                                                                                                                                                                                                                                                                                                               ; pll                               ; pll          ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|pll:pll_inst|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                             ; pll_0002                          ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                     ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (58)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 213 (2)             ; 330 (10)                  ; 640               ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 211 (0)             ; 320 (0)                   ; 640               ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 211 (67)            ; 320 (94)                  ; 640               ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_g884:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g884:auto_generated                                                                                                                                                 ; altsyncram_g884                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 7 (1)               ; 41 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 5 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 5 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 36 (9)              ; 50 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_e7i:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_e7i:auto_generated                                                             ; cntr_e7i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |spriteBarra:spriteBarra|                                                                                                            ; 16 (16)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|spriteBarra:spriteBarra                                                                                                                                                                                                                                                                                                                    ; spriteBarra                       ; work         ;
;    |vga:vga_inst|                                                                                                                       ; 78 (78)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto|vga:vga_inst                                                                                                                                                                                                                                                                                                                               ; vga                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; 307200       ; 9            ; 307200       ; 9            ; 2764800 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 5            ; 128          ; 5            ; 640     ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Projeto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |Projeto|pll:pll_inst                                                                                                                                                                                                                                                        ; pll.v           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |Projeto|Calibrator:Calibrator|state                                                           ;
+--------------------+------------------+--------------------+------------------+-----------+--------------------+
; Name               ; state.cbbupstate ; state.crbdownstate ; state.crbupstate ; state.000 ; state.cbbdownstate ;
+--------------------+------------------+--------------------+------------------+-----------+--------------------+
; state.000          ; 0                ; 0                  ; 0                ; 0         ; 0                  ;
; state.crbupstate   ; 0                ; 0                  ; 1                ; 1         ; 0                  ;
; state.crbdownstate ; 0                ; 1                  ; 0                ; 1         ; 0                  ;
; state.cbbupstate   ; 1                ; 0                  ; 0                ; 1         ; 0                  ;
; state.cbbdownstate ; 0                ; 0                  ; 0                ; 1         ; 1                  ;
+--------------------+------------------+--------------------+------------------+-----------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |Projeto|CameraRGB:camera|state                         ;
+-----------------------+-----------+-------------+-----------------------+
; Name                  ; state.000 ; state.COUNT ; state.WAIT_VSYNC_DOWN ;
+-----------------------+-----------+-------------+-----------------------+
; state.000             ; 0         ; 0           ; 0                     ;
; state.WAIT_VSYNC_DOWN ; 1         ; 0           ; 1                     ;
; state.COUNT           ; 1         ; 1           ; 0                     ;
+-----------------------+-----------+-------------+-----------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; CameraRGB:camera|posy[9]                   ; Stuck at GND due to stuck port data_in ;
; CameraRGB:camera|posy[6]                   ; Stuck at VCC due to stuck port data_in ;
; CameraRGB:camera|posy[4,5]                 ; Stuck at GND due to stuck port data_in ;
; CameraRGB:camera|posy[2,3,8]               ; Stuck at VCC due to stuck port data_in ;
; CameraRGB:camera|posy[0,1]                 ; Stuck at GND due to stuck port data_in ;
; CameraRGB:camera|posy[7]                   ; Stuck at VCC due to stuck port data_in ;
; spriteBarra:spriteBarra|sprite_y_reg[0,1]  ; Stuck at GND due to stuck port data_in ;
; spriteBarra:spriteBarra|sprite_y_reg[2,3]  ; Stuck at VCC due to stuck port data_in ;
; spriteBarra:spriteBarra|sprite_y_reg[4,5]  ; Stuck at GND due to stuck port data_in ;
; spriteBarra:spriteBarra|sprite_y_reg[6..8] ; Stuck at VCC due to stuck port data_in ;
; spriteBarra:spriteBarra|sprite_y_reg[9]    ; Stuck at GND due to stuck port data_in ;
; Calibrator:Calibrator|state~7              ; Lost fanout                            ;
; Calibrator:Calibrator|state~8              ; Lost fanout                            ;
; CameraRGB:camera|state~7                   ; Lost fanout                            ;
; Total Number of Removed Registers = 23     ;                                        ;
+--------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                    ;
+--------------------------+---------------------------+-----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register  ;
+--------------------------+---------------------------+-----------------------------------------+
; CameraRGB:camera|posy[9] ; Stuck at GND              ; spriteBarra:spriteBarra|sprite_y_reg[9] ;
;                          ; due to stuck port data_in ;                                         ;
; CameraRGB:camera|posy[6] ; Stuck at VCC              ; spriteBarra:spriteBarra|sprite_y_reg[6] ;
;                          ; due to stuck port data_in ;                                         ;
; CameraRGB:camera|posy[5] ; Stuck at GND              ; spriteBarra:spriteBarra|sprite_y_reg[5] ;
;                          ; due to stuck port data_in ;                                         ;
; CameraRGB:camera|posy[4] ; Stuck at GND              ; spriteBarra:spriteBarra|sprite_y_reg[4] ;
;                          ; due to stuck port data_in ;                                         ;
; CameraRGB:camera|posy[3] ; Stuck at VCC              ; spriteBarra:spriteBarra|sprite_y_reg[3] ;
;                          ; due to stuck port data_in ;                                         ;
; CameraRGB:camera|posy[2] ; Stuck at VCC              ; spriteBarra:spriteBarra|sprite_y_reg[2] ;
;                          ; due to stuck port data_in ;                                         ;
; CameraRGB:camera|posy[8] ; Stuck at VCC              ; spriteBarra:spriteBarra|sprite_y_reg[8] ;
;                          ; due to stuck port data_in ;                                         ;
; CameraRGB:camera|posy[1] ; Stuck at GND              ; spriteBarra:spriteBarra|sprite_y_reg[1] ;
;                          ; due to stuck port data_in ;                                         ;
; CameraRGB:camera|posy[0] ; Stuck at GND              ; spriteBarra:spriteBarra|sprite_y_reg[0] ;
;                          ; due to stuck port data_in ;                                         ;
; CameraRGB:camera|posy[7] ; Stuck at VCC              ; spriteBarra:spriteBarra|sprite_y_reg[7] ;
;                          ; due to stuck port data_in ;                                         ;
+--------------------------+---------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 563   ;
; Number of registers using Synchronous Clear  ; 159   ;
; Number of registers using Synchronous Load   ; 148   ;
; Number of registers using Asynchronous Clear ; 149   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 368   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                       ;
+-------------------------------+-----------------------------+------+
; Register Name                 ; Megafunction                ; Type ;
+-------------------------------+-----------------------------+------+
; Buffer:buffer|read_data[0..8] ; Buffer:buffer|memoria_rtl_0 ; RAM  ;
+-------------------------------+-----------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Projeto|CameraRGB:camera|contar[3]   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Projeto|vga:vga_inst|x[8]            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Projeto|vga:vga_inst|y[1]            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Projeto|CameraRGB:camera|rgb[2]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Projeto|CameraRGB:camera|rgb[3]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Projeto|CameraRGB:camera|bit[1]      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Projeto|Calibrator:Calibrator|crt[1] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Projeto|Calibrator:Calibrator|crt[0] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Projeto|Calibrator:Calibrator|cbt[2] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Projeto|Calibrator:Calibrator|cbt[0] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Projeto|vga:vga_inst|VGA_R[6]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Projeto|CameraRGB:camera|state       ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; No         ; |Projeto|Calibrator:Calibrator|state  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------+
; Parameter Name                       ; Value                  ; Type                                ;
+--------------------------------------+------------------------+-------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                              ;
; fractional_vco_multiplier            ; false                  ; String                              ;
; pll_type                             ; General                ; String                              ;
; pll_subtype                          ; General                ; String                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                      ;
; operation_mode                       ; direct                 ; String                              ;
; deserialization_factor               ; 4                      ; Signed Integer                      ;
; data_rate                            ; 0                      ; Signed Integer                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                      ;
; output_clock_frequency0              ; 24.000000 MHz          ; String                              ;
; phase_shift0                         ; 0 ps                   ; String                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                              ;
; phase_shift1                         ; 0 ps                   ; String                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                              ;
; phase_shift2                         ; 0 ps                   ; String                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                              ;
; phase_shift3                         ; 0 ps                   ; String                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                              ;
; phase_shift4                         ; 0 ps                   ; String                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                              ;
; phase_shift5                         ; 0 ps                   ; String                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                              ;
; phase_shift6                         ; 0 ps                   ; String                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                              ;
; phase_shift7                         ; 0 ps                   ; String                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                              ;
; phase_shift8                         ; 0 ps                   ; String                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                              ;
; phase_shift9                         ; 0 ps                   ; String                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                              ;
; phase_shift10                        ; 0 ps                   ; String                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                              ;
; phase_shift11                        ; 0 ps                   ; String                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                              ;
; phase_shift12                        ; 0 ps                   ; String                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                              ;
; phase_shift13                        ; 0 ps                   ; String                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                              ;
; phase_shift14                        ; 0 ps                   ; String                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                              ;
; phase_shift15                        ; 0 ps                   ; String                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                              ;
; phase_shift16                        ; 0 ps                   ; String                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                              ;
; phase_shift17                        ; 0 ps                   ; String                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                      ;
; clock_name_0                         ;                        ; String                              ;
; clock_name_1                         ;                        ; String                              ;
; clock_name_2                         ;                        ; String                              ;
; clock_name_3                         ;                        ; String                              ;
; clock_name_4                         ;                        ; String                              ;
; clock_name_5                         ;                        ; String                              ;
; clock_name_6                         ;                        ; String                              ;
; clock_name_7                         ;                        ; String                              ;
; clock_name_8                         ;                        ; String                              ;
; clock_name_global_0                  ; false                  ; String                              ;
; clock_name_global_1                  ; false                  ; String                              ;
; clock_name_global_2                  ; false                  ; String                              ;
; clock_name_global_3                  ; false                  ; String                              ;
; clock_name_global_4                  ; false                  ; String                              ;
; clock_name_global_5                  ; false                  ; String                              ;
; clock_name_global_6                  ; false                  ; String                              ;
; clock_name_global_7                  ; false                  ; String                              ;
; clock_name_global_8                  ; false                  ; String                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_bypass_en                      ; false                  ; String                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_bypass_en                      ; false                  ; String                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en0                     ; false                  ; String                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en1                     ; false                  ; String                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en2                     ; false                  ; String                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en3                     ; false                  ; String                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en4                     ; false                  ; String                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en5                     ; false                  ; String                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en6                     ; false                  ; String                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en7                     ; false                  ; String                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en8                     ; false                  ; String                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en9                     ; false                  ; String                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en10                    ; false                  ; String                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en11                    ; false                  ; String                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en12                    ; false                  ; String                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en13                    ; false                  ; String                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en14                    ; false                  ; String                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en15                    ; false                  ; String                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en16                    ; false                  ; String                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en17                    ; false                  ; String                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                      ;
; pll_slf_rst                          ; false                  ; String                              ;
; pll_bw_sel                           ; low                    ; String                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                              ;
; mimic_fbclk_type                     ; gclk                   ; String                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
+--------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CameraRGB:camera ;
+-----------------+-------+-------------------------------------+
; Parameter Name  ; Value ; Type                                ;
+-----------------+-------+-------------------------------------+
; WAIT_VSYNC_DOWN ; 001   ; Unsigned Binary                     ;
; WAIT_VSYNC_UP   ; 000   ; Unsigned Binary                     ;
; COUNT           ; 010   ; Unsigned Binary                     ;
+-----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Calibrator:Calibrator ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; read           ; 000   ; Unsigned Binary                           ;
; crbupstate     ; 001   ; Unsigned Binary                           ;
; crbdownstate   ; 010   ; Unsigned Binary                           ;
; cbbupstate     ; 011   ; Unsigned Binary                           ;
; cbbdownstate   ; 100   ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spriteBarra:spriteBarra ;
+----------------+------------+----------------------------------------+
; Parameter Name ; Value      ; Type                                   ;
+----------------+------------+----------------------------------------+
; sprite_width   ; 0001000000 ; Unsigned Binary                        ;
; sprite_height  ; 0000001000 ; Unsigned Binary                        ;
+----------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                         ;
+-------------------------------------------------+--------------------------------------+----------------+
; Parameter Name                                  ; Value                                ; Type           ;
+-------------------------------------------------+--------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                        ; String         ;
; sld_node_info                                   ; 805334528                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                    ; Signed Integer ;
; sld_data_bits                                   ; 5                                    ; Untyped        ;
; sld_trigger_bits                                ; 5                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                    ; Untyped        ;
; sld_sample_depth                                ; 128                                  ; Untyped        ;
; sld_segment_size                                ; 128                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                 ; String         ;
; sld_inversion_mask_length                       ; 36                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd            ; String         ;
; sld_state_flow_use_generated                    ; 0                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 5                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Buffer:buffer|altsyncram:memoria_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 9                    ; Untyped                     ;
; WIDTHAD_A                          ; 19                   ; Untyped                     ;
; NUMWORDS_A                         ; 307200               ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 9                    ; Untyped                     ;
; WIDTHAD_B                          ; 19                   ; Untyped                     ;
; NUMWORDS_B                         ; 307200               ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_4jj1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; Buffer:buffer|altsyncram:memoria_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 9                                      ;
;     -- NUMWORDS_A                         ; 307200                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 9                                      ;
;     -- NUMWORDS_B                         ; 307200                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bintobcd:tobcdcbt"                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; valor_bin[19..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; valor_bcd[23..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bintobcd:tobcdcrt"                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; valor_bin[19..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; valor_bcd[23..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "vga:vga_inst"          ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; line ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"            ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 5                   ; 5                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 142                         ;
;     ENA               ; 21                          ;
;     ENA SCLR          ; 30                          ;
;     ENA SLD           ; 34                          ;
;     SCLR              ; 33                          ;
;     SLD               ; 7                           ;
;     plain             ; 17                          ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 587                         ;
;     arith             ; 132                         ;
;         1 data inputs ; 106                         ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 1                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 433                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 70                          ;
;         5 data inputs ; 65                          ;
;         6 data inputs ; 243                         ;
;     shared            ; 12                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 8                           ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 123                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 342                         ;
;                       ;                             ;
; Max LUT depth         ; 6.70                        ;
; Average LUT depth     ; 3.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                               ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[24]                          ; N/A                                                                                                                                                            ;
; GPIO_0[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[24]                          ; N/A                                                                                                                                                            ;
; GPIO_0[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[25]                          ; N/A                                                                                                                                                            ;
; GPIO_0[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[25]                          ; N/A                                                                                                                                                            ;
; KEY[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A                                                                                                                                                            ;
; KEY[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A                                                                                                                                                            ;
; KEY[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                              ; N/A                                                                                                                                                            ;
; KEY[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                              ; N/A                                                                                                                                                            ;
; KEY[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[3]                              ; N/A                                                                                                                                                            ;
; KEY[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[3]                              ; N/A                                                                                                                                                            ;
; sio_clk              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jun 11 12:51:51 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Warning (10463): Verilog HDL Declaration warning at CameraRGB.v(40): "bit" is SystemVerilog-2005 keyword File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/CameraRGB.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file CameraRGB.v
    Info (12023): Found entity 1: CameraRGB File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/CameraRGB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: vga File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/vga.v Line: 1
Warning (10463): Verilog HDL Declaration warning at Camera.v(23): "bit" is SystemVerilog-2005 keyword File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Camera.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Camera.v
    Info (12023): Found entity 1: Camera File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Camera.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Buffer.v
    Info (12023): Found entity 1: Buffer File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Buffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Projeto.v
    Info (12023): Found entity 1: Projeto File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file SCCBProfessor.v
    Info (12023): Found entity 1: SCCBProfessor File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/SCCBProfessor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SCCB_interface.v
    Info (12023): Found entity 1: SCCB_interface File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/SCCB_interface.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file sccb.v
    Info (12023): Found entity 1: sccb File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/sccb.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file SCCBGPT.v
    Info (12023): Found entity 1: SCCBGPT File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/SCCBGPT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Buffer8.v
    Info (12023): Found entity 1: Buffer8 File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Buffer8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/Calibrator.v
    Info (12023): Found entity 1: Calibrator File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/output_files/Calibrator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bintobcd.v
    Info (12023): Found entity 1: bintobcd File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/bintobcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd2decdisplay.v
    Info (12023): Found entity 1: bcd2decdisplay File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/bcd2decdisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriteBarra.v
    Info (12023): Found entity 1: spriteBarra File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/spriteBarra.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Projeto.v(35): created implicit net for "sio_d" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at Projeto.v(36): created implicit net for "sio_c" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 36
Info (12127): Elaborating entity "Projeto" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Projeto.v(35): object "sio_d" assigned a value but never read File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at Projeto.v(36): object "sio_c" assigned a value but never read File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at Projeto.v(24): object "start" assigned a value but never read File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at Projeto.v(25): object "resetsccb" assigned a value but never read File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 25
Warning (10230): Verilog HDL assignment warning at Projeto.v(55): truncated value with size 32 to match size of target (19) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 55
Warning (10230): Verilog HDL assignment warning at Projeto.v(56): truncated value with size 32 to match size of target (19) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 56
Warning (10230): Verilog HDL assignment warning at Projeto.v(170): truncated value with size 9 to match size of target (8) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 170
Warning (10230): Verilog HDL assignment warning at Projeto.v(171): truncated value with size 9 to match size of target (8) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 171
Warning (10230): Verilog HDL assignment warning at Projeto.v(172): truncated value with size 9 to match size of target (8) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 172
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 50
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pll_inst|pll_0002:pll_inst" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "24.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga" for hierarchy "vga:vga_inst" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 80
Warning (10230): Verilog HDL assignment warning at vga.v(39): truncated value with size 32 to match size of target (10) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/vga.v Line: 39
Warning (10230): Verilog HDL assignment warning at vga.v(42): truncated value with size 32 to match size of target (10) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/vga.v Line: 42
Warning (10230): Verilog HDL assignment warning at vga.v(50): truncated value with size 32 to match size of target (1) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/vga.v Line: 50
Warning (10230): Verilog HDL assignment warning at vga.v(51): truncated value with size 32 to match size of target (1) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/vga.v Line: 51
Warning (10230): Verilog HDL assignment warning at vga.v(60): truncated value with size 32 to match size of target (10) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/vga.v Line: 60
Warning (10230): Verilog HDL assignment warning at vga.v(61): truncated value with size 32 to match size of target (10) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/vga.v Line: 61
Info (12128): Elaborating entity "CameraRGB" for hierarchy "CameraRGB:camera" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 99
Warning (10036): Verilog HDL or VHDL warning at CameraRGB.v(29): object "ipsilonum" assigned a value but never read File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/CameraRGB.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at CameraRGB.v(39): object "half_clk" assigned a value but never read File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/CameraRGB.v Line: 39
Warning (10230): Verilog HDL assignment warning at CameraRGB.v(36): truncated value with size 32 to match size of target (10) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/CameraRGB.v Line: 36
Warning (10230): Verilog HDL assignment warning at CameraRGB.v(61): truncated value with size 32 to match size of target (14) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/CameraRGB.v Line: 61
Warning (10230): Verilog HDL assignment warning at CameraRGB.v(71): truncated value with size 32 to match size of target (2) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/CameraRGB.v Line: 71
Warning (10230): Verilog HDL assignment warning at CameraRGB.v(75): truncated value with size 32 to match size of target (10) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/CameraRGB.v Line: 75
Warning (10230): Verilog HDL assignment warning at CameraRGB.v(82): truncated value with size 32 to match size of target (10) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/CameraRGB.v Line: 82
Warning (10230): Verilog HDL assignment warning at CameraRGB.v(105): truncated value with size 32 to match size of target (10) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/CameraRGB.v Line: 105
Info (12128): Elaborating entity "Calibrator" for hierarchy "Calibrator:Calibrator" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 110
Info (12128): Elaborating entity "Buffer" for hierarchy "Buffer:buffer" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 120
Info (12128): Elaborating entity "bintobcd" for hierarchy "bintobcd:tobcdcrt" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 134
Warning (10230): Verilog HDL assignment warning at bintobcd.v(12): truncated value with size 32 to match size of target (4) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/bintobcd.v Line: 12
Warning (10230): Verilog HDL assignment warning at bintobcd.v(15): truncated value with size 32 to match size of target (4) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/bintobcd.v Line: 15
Warning (10230): Verilog HDL assignment warning at bintobcd.v(18): truncated value with size 32 to match size of target (4) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/bintobcd.v Line: 18
Warning (10230): Verilog HDL assignment warning at bintobcd.v(21): truncated value with size 32 to match size of target (4) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/bintobcd.v Line: 21
Warning (10230): Verilog HDL assignment warning at bintobcd.v(24): truncated value with size 32 to match size of target (4) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/bintobcd.v Line: 24
Warning (10230): Verilog HDL assignment warning at bintobcd.v(27): truncated value with size 32 to match size of target (4) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/bintobcd.v Line: 27
Info (12128): Elaborating entity "bcd2decdisplay" for hierarchy "bcd2decdisplay:bcd2decdisplay" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 149
Info (12128): Elaborating entity "spriteBarra" for hierarchy "spriteBarra:spriteBarra" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 164
Warning (10235): Verilog HDL Always Construct warning at spriteBarra.v(21): variable "sprite_y_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/spriteBarra.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at spriteBarra.v(22): variable "sprite_x_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/spriteBarra.v Line: 22
Warning (10230): Verilog HDL assignment warning at spriteBarra.v(23): truncated value with size 32 to match size of target (1) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/spriteBarra.v Line: 23
Warning (10230): Verilog HDL assignment warning at spriteBarra.v(24): truncated value with size 32 to match size of target (1) File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/spriteBarra.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g884.tdf
    Info (12023): Found entity 1: altsyncram_g884 File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/altsyncram_g884.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e7i.tdf
    Info (12023): Found entity 1: cntr_e7i File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cntr_e7i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cmpr_b9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.06.11.12:52:08 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Buffer:buffer|memoria_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 307200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "Buffer:buffer|altsyncram:memoria_rtl_0"
Info (12133): Instantiated megafunction "Buffer:buffer|altsyncram:memoria_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "307200"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "19"
    Info (12134): Parameter "NUMWORDS_B" = "307200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4jj1.tdf
    Info (12023): Found entity 1: altsyncram_4jj1 File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/altsyncram_4jj1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/decode_3na.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/decode_s2a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_khb.tdf
    Info (12023): Found entity 1: mux_khb File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/db/mux_khb.tdf Line: 22
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[8]" and its non-tri-state driver. File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[8]~synth" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 12
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 7
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 10
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/output_files/Projeto.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 42 of its 43 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 4
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/Projeto.v Line: 4
Info (21057): Implemented 1686 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 73 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 1210 logic cells
    Info (21064): Implemented 347 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 1604 megabytes
    Info: Processing ended: Tue Jun 11 12:52:19 2024
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:01:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ec2021-ceb/ra232475/Documents/MC613/2024s1-mc613-projeto-hdmi/output_files/Projeto.map.smsg.


