// Seed: 3959108491
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wire id_7,
    input uwire id_8,
    input wand id_9,
    input tri0 id_10,
    output logic id_11,
    input uwire id_12,
    input wire id_13
    , id_16,
    input tri0 id_14
);
  always
    forever begin : LABEL_0
      if (1) begin : LABEL_1
        if (1 - -1) id_11 <= -1'b0;
      end else begin : LABEL_2
        $unsigned(77);
        ;
        id_11 <= id_13;
        if (1'b0) id_11 <= (id_16++);
        id_11 <= id_7;
      end
    end
  wire id_17;
  ;
  assign id_16 = id_10;
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
