Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Mar 23 14:27:34 2024
| Host         : ysxAshore running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   130 |
|    Minimum number of control sets                        |   130 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   307 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   130 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    88 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1078 |          303 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             629 |          225 |
| Yes          | No                    | No                     |            2782 |         1132 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1260 |          477 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                                                                     Enable Signal                                                                    |                                                     Set/Reset Signal                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                         | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                        |                                                                                                                          |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                        |                                                                                                                          |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                     | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                     | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                             |                                                                                                                          |                1 |              2 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]               |                                                                                                                          |                2 |              2 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push    |                                                                                                                          |                1 |              2 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu_resetn                                                                                                                                           |                                                                                                                          |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                      | u_confreg/state_count0                                                                                                   |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_if_stage/if_pc1                                                                                                                              |                                                                                                                          |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[57]_0                                                                                                                 | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                              | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1  |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                         |                                                                                                                          |                2 |              4 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_if_stage/mem_to_if_bus_r[35]_i_1_n_0                                                                                                         | u_cpu/u_mem_stage/cpu_resetn_reg_0                                                                                       |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[58]_0                                                                                                                 | u_cpu/u_mem_stage/mem_data_reg[56]_0                                                                                     |                3 |              4 |         1.33 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                     | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                2 |              4 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                              | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                2 |              5 |         2.50 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                      | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_1              |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/state_count_reg[3]                                                                                                                         | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |                4 |              6 |         1.50 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                          | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                4 |              6 |         1.50 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                          | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                          | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                          | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[61]_3                                                                                                                 |                                                                                                                          |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                2 |              6 |         3.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                2 |              6 |         3.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                2 |              6 |         3.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                      | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0              |                4 |              6 |         1.50 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_uart_valid                                                                                                                           | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                      | u_cpu/u_mem_stage/SS[0]                                                                                                  |                4 |              8 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_valid_reg_2                                                                                                                    |                                                                                                                          |                3 |              8 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_valid_reg_1                                                                                                                    |                                                                                                                          |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                4 |              8 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                4 |              8 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                   |                                                                                                                          |                1 |              8 |         8.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                          | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                3 |              8 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/cpu_resetn_reg_14[0]                                                                                                               |                                                                                                                          |                3 |             10 |         3.33 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/cpu_resetn_reg_13                                                                                                                  |                                                                                                                          |                4 |             10 |         2.50 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[63]_2[0]                                                                                                              | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |                8 |             12 |         1.50 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                         |                                                                                                                          |                4 |             13 |         3.25 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/led_data[15]_i_1_n_0                                                                                                                       | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |                6 |             16 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/busy01_out                                                                                                                                 | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |                7 |             17 |         2.43 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/cpu_resetn_reg_15[0]                                                                                                               |                                                                                                                          |                9 |             19 |         2.11 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[61]_4[0]                                                                                                              |                                                                                                                          |                6 |             20 |         3.33 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                      | u_confreg/key_count0                                                                                                     |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                      | u_confreg/step0_count0                                                                                                   |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                      | u_confreg/step1_count0                                                                                                   |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[62]_0[0]                                                                                                              |                                                                                                                          |               11 |             20 |         1.82 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                      | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |               11 |             21 |         1.91 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                           | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                8 |             21 |         2.62 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_0[0]                                                             | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0 |                7 |             21 |         3.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[63]_1[0]                                                                                                              |                                                                                                                          |                8 |             26 |         3.25 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[63]_0[0]                                                                                                              |                                                                                                                          |                9 |             26 |         2.89 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/cpu_resetn_reg_16[0]                                                                                                               |                                                                                                                          |               16 |             27 |         1.69 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/cpu_resetn_reg_17[0]                                                                                                               |                                                                                                                          |               15 |             27 |         1.80 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/i_cache/requestBuffer_icacop_mode[1]_i_1_n_0                                                                                                   | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |                6 |             31 |         5.17 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/cpu_resetn_reg_18[0]                                                                                                               |                                                                                                                          |                6 |             31 |         5.17 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_exe_stage/u_div/UnsignS1_in[2]                                                                                                               |                                                                                                                          |               11 |             31 |         2.82 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                9 |             31 |         3.44 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |                8 |             31 |         3.88 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_io_simu                                                                                                                              | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr0                                                                                                                                  | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               13 |             32 |         2.46 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr1                                                                                                                                  | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_exe_stage/u_div/UnsignR[31]_i_1_n_0                                                                                                          |                                                                                                                          |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[66]_2[0]                                                                                                              |                                                                                                                          |               12 |             32 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/led_data[15]_i_1_n_0                                                                                                                       |                                                                                                                          |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[66]_4[0]                                                                                                              | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_if_stage/inst_sram_rdata_r                                                                                                                   |                                                                                                                          |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[66]_3[0]                                                                                                              |                                                                                                                          |               12 |             32 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[58]_1[0]                                                                                                              |                                                                                                                          |               17 |             32 |         1.88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[49]_0[0]                                                                                                              |                                                                                                                          |               20 |             32 |         1.60 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_if_stage/mem_to_if_bus_r[35]_i_1_n_0                                                                                                         |                                                                                                                          |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_if_stage/if_pc[31]_i_2_n_0                                                                                                                   | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/d_cache/arid_r1                                                                                                                                | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[61]_0[0]                                                                                                              | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               13 |             32 |         2.46 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[66]_0[0]                                                                                                              |                                                                                                                          |               16 |             32 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr6                                                                                                                                  | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr5                                                                                                                                  | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tval[31]_i_1_n_0                                                                                                                     |                                                                                                                          |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_mem_stage/mem_data_reg[66]_1[0]                                                                                                              |                                                                                                                          |               16 |             32 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/conf_wdata_r                                                                                                                               |                                                                                                                          |               10 |             32 |         3.20 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr7                                                                                                                                  | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/i_cache/arid_r124_out                                                                                                                          | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               10 |             32 |         3.20 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr3                                                                                                                                  | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr4                                                                                                                                  | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr2                                                                                                                                  | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               12 |             32 |         2.67 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                      | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/conf_rdata_reg0                                                                                                                            | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               12 |             33 |         2.75 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_exe_stage/u_div/p_1_in                                                                                                                       | u_cpu/u_mem_stage/SS[0]                                                                                                  |                9 |             33 |         3.67 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_led_rg1                                                                                                                              | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               12 |             34 |         2.83 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_if_stage/id_to_if_bus_r[33]_i_1_n_0                                                                                                          |                                                                                                                          |               10 |             34 |         3.40 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0] |                                                                                                                          |                9 |             34 |         3.78 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                             |                                                                                                                          |               11 |             34 |         3.09 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                      |                                                                                                                          |               12 |             34 |         2.83 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                             |                                                                                                                          |               10 |             34 |         3.40 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/i_cache/requestBuffer_op                                                                                                                       | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               14 |             34 |         2.43 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_led_rg0                                                                                                                              | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               18 |             34 |         1.89 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_axi_bridge/wdata_sram_addr_r0                                                                                                                | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               15 |             36 |         2.40 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/d_cache/write_state0                                                                                                                           | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               27 |             49 |         1.81 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_num                                                                                                                                  | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               27 |             64 |         2.37 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                      |                                                                                                                          |               16 |             67 |         4.19 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_if_stage/E[0]                                                                                                                                |                                                                                                                          |               21 |             68 |         3.24 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                      | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                     |               28 |             69 |         2.46 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/d_cache/E[0]                                                                                                                                   |                                                                                                                          |               22 |             70 |         3.18 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/d_cache/requestBuffer_index                                                                                                                    | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               21 |             73 |         3.48 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/E[0]                                                                                                                                     |                                                                                                                          |               36 |             88 |         2.44 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_wb_stage/wb_data_reg[69]_0[2]                                                                                                                |                                                                                                                          |               11 |             88 |         8.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/tlb_vppn                                                                                                                                 |                                                                                                                          |               43 |             88 |         2.05 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[2]_2                                                                                                                      |                                                                                                                          |               38 |             88 |         2.32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[3]_1                                                                                                                      |                                                                                                                          |               38 |             88 |         2.32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[1]_rep_2                                                                                                                  |                                                                                                                          |               33 |             88 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[0]_rep_1                                                                                                                  |                                                                                                                          |               38 |             88 |         2.32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[2]_0                                                                                                                      |                                                                                                                          |               44 |             88 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[1]_rep_5                                                                                                                  |                                                                                                                          |               39 |             88 |         2.26 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[0]_rep_4                                                                                                                  |                                                                                                                          |               39 |             88 |         2.26 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[2]_1                                                                                                                      |                                                                                                                          |               39 |             88 |         2.26 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[1]_rep_4                                                                                                                  |                                                                                                                          |               39 |             88 |         2.26 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[3]_0                                                                                                                      |                                                                                                                          |               37 |             88 |         2.38 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[1]_rep_3                                                                                                                  |                                                                                                                          |               34 |             88 |         2.59 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[1]_rep_1[0]                                                                                                               |                                                                                                                          |               34 |             88 |         2.59 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[0]_rep_3[0]                                                                                                               |                                                                                                                          |               36 |             88 |         2.44 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_csr/csr_tlbidx_reg[0]_rep_2[0]                                                                                                               |                                                                                                                          |               37 |             88 |         2.38 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_axi_bridge/data_sram_wdata_r[127]_i_1_n_0                                                                                                    | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |               44 |            128 |         2.91 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_exe_stage/u_div/E[0]                                                                                                                         |                                                                                                                          |               72 |            181 |         2.51 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                      |                                                                                                                          |               79 |            195 |         2.47 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/u_exe_stage/u_div/exe_data0                                                                                                                    |                                                                                                                          |               85 |            201 |         2.36 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                      | u_cpu/d_cache/lfsr/cpu_resetn_reg                                                                                        |              151 |            423 |         2.80 |
|  u_exe_stage/resetn0        |                                                                                                                                                      |                                                                                                                          |              208 |            816 |         3.92 |
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


