[
  {
    "scopes_by_module": [
      {
        "declName": "alu",
        "declLoc": {
          "uri": "file://alu.sv",
          "range": {
            "start": {
              "line": 2,
              "character": 0
            },
            "end": {
              "line": 55,
              "character": 9
            }
          }
        },
        "instCount": 8
      },
      {
        "declName": "cpu",
        "declLoc": {
          "uri": "file://cpu.sv",
          "range": {
            "start": {
              "line": 2,
              "character": 0
            },
            "end": {
              "line": 151,
              "character": 9
            }
          }
        },
        "instCount": 1,
        "inst": {
          "instPath": "cpu_testbench.dut",
          "instLoc": {
            "uri": "file://cpu_testbench.sv",
            "range": {
              "start": {
                "line": 38,
                "character": 6
              },
              "end": {
                "line": 49,
                "character": 5
              }
            }
          }
        }
      },
      {
        "declName": "cpu_testbench",
        "declLoc": {
          "uri": "file://cpu_testbench.sv",
          "range": {
            "start": {
              "line": 3,
              "character": 0
            },
            "end": {
              "line": 88,
              "character": 9
            }
          }
        },
        "instCount": 1,
        "inst": {
          "instPath": "cpu_testbench",
          "instLoc": {
            "uri": "file://cpu_testbench.sv",
            "range": {
              "start": {
                "line": 3,
                "character": 0
              },
              "end": {
                "line": 88,
                "character": 9
              }
            }
          }
        }
      },
      {
        "declName": "memory_controller",
        "declLoc": {
          "uri": "file://memory_controller.sv",
          "range": {
            "start": {
              "line": 2,
              "character": 0
            },
            "end": {
              "line": 70,
              "character": 9
            }
          }
        },
        "instCount": 1,
        "inst": {
          "instPath": "cpu_testbench.dut.mem_ctrl",
          "instLoc": {
            "uri": "file://cpu.sv",
            "range": {
              "start": {
                "line": 43,
                "character": 6
              },
              "end": {
                "line": 52,
                "character": 5
              }
            }
          }
        }
      },
      {
        "declName": "simple_counter",
        "declLoc": {
          "uri": "file://simple_counter.sv",
          "range": {
            "start": {
              "line": 3,
              "character": 0
            },
            "end": {
              "line": 19,
              "character": 9
            }
          }
        },
        "instCount": 1,
        "inst": {
          "instPath": "cpu_testbench.dut.counter_inst[0]",
          "instLoc": {
            "uri": "file://cpu.sv",
            "range": {
              "start": {
                "line": 82,
                "character": 6
              },
              "end": {
                "line": 87,
                "character": 5
              }
            }
          }
        }
      }
    ]
  }
]
