#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr  7 14:33:12 2022
# Process ID: 13880
# Current directory: C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.runs/design_1_axilab_master_0_1_synth_1
# Command line: vivado.exe -log design_1_axilab_master_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axilab_master_0_1.tcl
# Log file: C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.runs/design_1_axilab_master_0_1_synth_1/design_1_axilab_master_0_1.vds
# Journal file: C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.runs/design_1_axilab_master_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axilab_master_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_axilab_master_0_1 -part xc7z007sclg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 826.570 ; gain = 176.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axilab_master_0_1' [c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_axilab_master_0_1/synth/design_1_axilab_master_0_1.vhd:82]
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_M00_AXI_BUTTON_BASE_ADDR bound to: 32'b01000000000000000000000000000000 
	Parameter C_M00_AXI_LED_BASE_ADDR bound to: 32'b01000000000000010000000000000000 
INFO: [Synth 8-3491] module 'axilab_master_v1_0' declared at 'c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ipshared/0d0a/hdl/axilab_master_v1_0.vhd:5' bound to instance 'U0' of component 'axilab_master_v1_0' [c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_axilab_master_0_1/synth/design_1_axilab_master_0_1.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axilab_master_v1_0' [c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ipshared/0d0a/hdl/axilab_master_v1_0.vhd:55]
	Parameter C_M00_AXI_BUTTON_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_LED_BASE_ADDR bound to: 1073807360 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_M_BUTTON_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_LED_BASE_ADDR bound to: 1073807360 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axilab_master_v1_0_M00_AXI' declared at 'c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ipshared/0d0a/hdl/axilab_master_v1_0_M00_AXI.vhd:5' bound to instance 'axilab_master_v1_0_M00_AXI_inst' of component 'axilab_master_v1_0_M00_AXI' [c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ipshared/0d0a/hdl/axilab_master_v1_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'axilab_master_v1_0_M00_AXI' [c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ipshared/0d0a/hdl/axilab_master_v1_0_M00_AXI.vhd:96]
	Parameter C_M_BUTTON_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_LED_BASE_ADDR bound to: 1073807360 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axilab_master_v1_0_M00_AXI' (1#1) [c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ipshared/0d0a/hdl/axilab_master_v1_0_M00_AXI.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'axilab_master_v1_0' (2#1) [c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ipshared/0d0a/hdl/axilab_master_v1_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_axilab_master_0_1' (3#1) [c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ip/design_1_axilab_master_0_1/synth/design_1_axilab_master_0_1.vhd:82]
WARNING: [Synth 8-3331] design axilab_master_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design axilab_master_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design axilab_master_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design axilab_master_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 893.664 ; gain = 243.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 893.664 ; gain = 243.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 893.664 ; gain = 243.516
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1000.438 ; gain = 1.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.438 ; gain = 350.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.438 ; gain = 350.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.438 ; gain = 350.289
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_rdata_reg' and it is trimmed from '32' to '2' bits. [c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ipshared/0d0a/hdl/axilab_master_v1_0_M00_AXI.vhd:348]
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'axilab_master_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                btn_read |                               10 |                               01
              leds_write |                               01 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'axilab_master_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.438 ; gain = 350.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axilab_master_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[30] driven by constant 1
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[16] driven by constant 1
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awaddr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[30] driven by constant 1
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_araddr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axilab_master_0_1 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_bresp[1]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[31]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[30]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[29]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[28]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[27]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[26]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[25]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[24]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[23]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[22]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[21]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[20]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[19]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[18]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[17]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[16]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[15]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[14]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[13]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[12]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[11]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[10]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[9]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[8]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[7]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[6]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[5]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[4]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[3]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rdata[2]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rresp[1]
WARNING: [Synth 8-3331] design design_1_axilab_master_0_1 has unconnected port m00_axi_rresp[0]
INFO: [Synth 8-3886] merging instance 'U0/axilab_master_v1_0_M00_AXI_inst/axi_wdata_reg[0]' (FDE) to 'U0/axilab_master_v1_0_M00_AXI_inst/axi_wdata_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.438 ; gain = 350.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.438 ; gain = 350.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.438 ; gain = 350.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.438 ; gain = 350.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1012.340 ; gain = 362.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1012.340 ; gain = 362.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1012.340 ; gain = 362.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1012.340 ; gain = 362.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1012.340 ; gain = 362.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1012.340 ; gain = 362.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     5|
|3     |LUT3 |     4|
|4     |LUT4 |     4|
|5     |LUT5 |     2|
|6     |LUT6 |     5|
|7     |FDRE |    18|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |    39|
|2     |  U0                                |axilab_master_v1_0         |    39|
|3     |    axilab_master_v1_0_M00_AXI_inst |axilab_master_v1_0_M00_AXI |    39|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1012.340 ; gain = 362.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1012.340 ; gain = 255.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.340 ; gain = 362.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1025.148 ; gain = 619.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.runs/design_1_axilab_master_0_1_synth_1/design_1_axilab_master_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axilab_master_0_1, cache-ID = c851a8234beb84e7
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.runs/design_1_axilab_master_0_1_synth_1/design_1_axilab_master_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axilab_master_0_1_utilization_synth.rpt -pb design_1_axilab_master_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  7 14:34:13 2022...
