// Seed: 4283661602
program module_0 (
    input  wire  id_0,
    input  tri1  id_1,
    output uwire id_2,
    output wor   id_3,
    input  wire  id_4,
    input  wand  id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  assign id_2 = 1'b0;
  wire id_10;
  assign module_1.type_1 = 0;
  assign id_2 = -1'b0;
  reg id_11;
  reg id_12, id_13;
  id_14 :
  assert property (@(*) id_7) id_11 <= #1 -1;
  initial id_12 <= -1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    input  wand id_2,
    input  wand id_3,
    input  tri0 id_4,
    input  wire id_5,
    output wor  id_6,
    input  wand id_7,
    input  wand id_8,
    input  wire id_9
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_6,
      id_6,
      id_5,
      id_0
  );
  wire id_11;
  wor id_12, id_13, id_14 = -1;
  wire id_15, id_16;
endmodule
