#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[1].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n394.in[2] (.names)                                1.338     5.945
$abc$2023$new_n394.out[0] (.names)                               0.261     6.206
$0\treg[7:0][0].in[1] (.names)                                   1.338     7.544
$0\treg[7:0][0].out[0] (.names)                                  0.261     7.805
rfifo.din[1].D[0] (dff)                                          1.338     9.143
data arrival time                                                          9.143

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[1].C[0] (dff)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.871


#Path 2
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[2].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n394.in[2] (.names)                                1.338     5.945
$abc$2023$new_n394.out[0] (.names)                               0.261     6.206
$0\treg[7:0][1].in[1] (.names)                                   1.338     7.544
$0\treg[7:0][1].out[0] (.names)                                  0.261     7.805
rfifo.din[2].D[0] (dff)                                          1.338     9.143
data arrival time                                                          9.143

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[2].C[0] (dff)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.871


#Path 3
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[4].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n394.in[2] (.names)                                1.338     5.945
$abc$2023$new_n394.out[0] (.names)                               0.261     6.206
$0\treg[7:0][3].in[1] (.names)                                   1.338     7.544
$0\treg[7:0][3].out[0] (.names)                                  0.261     7.805
rfifo.din[4].D[0] (dff)                                          1.338     9.143
data arrival time                                                          9.143

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[4].C[0] (dff)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.871


#Path 4
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[5].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n394.in[2] (.names)                                1.338     5.945
$abc$2023$new_n394.out[0] (.names)                               0.261     6.206
$0\treg[7:0][4].in[1] (.names)                                   1.338     7.544
$0\treg[7:0][4].out[0] (.names)                                  0.261     7.805
rfifo.din[5].D[0] (dff)                                          1.338     9.143
data arrival time                                                          9.143

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[5].C[0] (dff)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.871


#Path 5
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[6].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n394.in[2] (.names)                                1.338     5.945
$abc$2023$new_n394.out[0] (.names)                               0.261     6.206
$0\treg[7:0][5].in[1] (.names)                                   1.338     7.544
$0\treg[7:0][5].out[0] (.names)                                  0.261     7.805
rfifo.din[6].D[0] (dff)                                          1.338     9.143
data arrival time                                                          9.143

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[6].C[0] (dff)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.871


#Path 6
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[7].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n394.in[2] (.names)                                1.338     5.945
$abc$2023$new_n394.out[0] (.names)                               0.261     6.206
$0\treg[7:0][6].in[1] (.names)                                   1.338     7.544
$0\treg[7:0][6].out[0] (.names)                                  0.261     7.805
rfifo.din[7].D[0] (dff)                                          1.338     9.143
data arrival time                                                          9.143

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[7].C[0] (dff)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.871


#Path 7
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : mosi_o.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n394.in[2] (.names)                                1.338     5.945
$abc$2023$new_n394.out[0] (.names)                               0.261     6.206
$0\treg[7:0][7].in[1] (.names)                                   1.338     7.544
$0\treg[7:0][7].out[0] (.names)                                  0.261     7.805
mosi_o.D[0] (dff)                                                1.338     9.143
data arrival time                                                          9.143

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
mosi_o.C[0] (dff)                                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.871


#Path 8
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : state[0].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n389.in[0] (.names)                                1.338     5.945
$abc$2023$new_n389.out[0] (.names)                               0.261     6.206
$0\state[1:0][0].in[3] (.names)                                  1.338     7.544
$0\state[1:0][0].out[0] (.names)                                 0.261     7.805
state[0].D[0] (dff)                                              1.338     9.143
data arrival time                                                          9.143

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
state[0].C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.871


#Path 9
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[3].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n393.in[0] (.names)                                1.338     5.945
$abc$2023$new_n393.out[0] (.names)                               0.235     6.180
$0\treg[7:0][2].in[1] (.names)                                   1.338     7.518
$0\treg[7:0][2].out[0] (.names)                                  0.261     7.779
rfifo.din[3].D[0] (dff)                                          1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[3].C[0] (dff)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 10
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[0].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][0].in[0] (.names)                                1.338     7.518
$0\clkcnt[11:0][0].out[0] (.names)                               0.261     7.779
clkcnt[0].D[0] (dff)                                             1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[0].C[0] (dff)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 11
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[2].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][2].in[0] (.names)                                1.338     7.518
$0\clkcnt[11:0][2].out[0] (.names)                               0.261     7.779
clkcnt[2].D[0] (dff)                                             1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[2].C[0] (dff)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 12
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[4].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][4].in[0] (.names)                                1.338     7.518
$0\clkcnt[11:0][4].out[0] (.names)                               0.261     7.779
clkcnt[4].D[0] (dff)                                             1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 13
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[6].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][6].in[0] (.names)                                1.338     7.518
$0\clkcnt[11:0][6].out[0] (.names)                               0.261     7.779
clkcnt[6].D[0] (dff)                                             1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[6].C[0] (dff)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 14
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[7].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][7].in[0] (.names)                                1.338     7.518
$0\clkcnt[11:0][7].out[0] (.names)                               0.261     7.779
clkcnt[7].D[0] (dff)                                             1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[7].C[0] (dff)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 15
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[9].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][9].in[0] (.names)                                1.338     7.518
$0\clkcnt[11:0][9].out[0] (.names)                               0.261     7.779
clkcnt[9].D[0] (dff)                                             1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[9].C[0] (dff)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 16
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[1].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][1].in[0] (.names)                                1.338     7.518
$0\clkcnt[11:0][1].out[0] (.names)                               0.261     7.779
clkcnt[1].D[0] (dff)                                             1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[1].C[0] (dff)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 17
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[5].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][5].in[0] (.names)                                1.338     7.518
$0\clkcnt[11:0][5].out[0] (.names)                               0.261     7.779
clkcnt[5].D[0] (dff)                                             1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[5].C[0] (dff)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 18
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[10].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][10].in[0] (.names)                               1.338     7.518
$0\clkcnt[11:0][10].out[0] (.names)                              0.261     7.779
clkcnt[10].D[0] (dff)                                            1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[10].C[0] (dff)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 19
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[11].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][11].in[1] (.names)                               1.338     7.518
$0\clkcnt[11:0][11].out[0] (.names)                              0.261     7.779
clkcnt[11].D[0] (dff)                                            1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[11].C[0] (dff)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 20
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[8].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][8].in[0] (.names)                                1.338     7.518
$0\clkcnt[11:0][8].out[0] (.names)                               0.261     7.779
clkcnt[8].D[0] (dff)                                             1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[8].C[0] (dff)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 21
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : bcnt[2].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n389.in[0] (.names)                                1.338     5.945
$abc$2023$new_n389.out[0] (.names)                               0.261     6.206
$0\bcnt[2:0][2].in[4] (.names)                                   1.338     7.544
$0\bcnt[2:0][2].out[0] (.names)                                  0.235     7.779
bcnt[2].D[0] (dff)                                               1.338     9.117
data arrival time                                                          9.117

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
bcnt[2].C[0] (dff)                                               1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.845


#Path 22
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[3].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n423.in[1] (.names)                                1.338     5.945
$abc$2023$new_n423.out[0] (.names)                               0.235     6.180
$0\clkcnt[11:0][3].in[0] (.names)                                1.338     7.518
$0\clkcnt[11:0][3].out[0] (.names)                               0.235     7.753
clkcnt[3].D[0] (dff)                                             1.338     9.091
data arrival time                                                          9.091

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[3].C[0] (dff)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.091
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.819


#Path 23
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : sck_o.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n379.in[0] (.names)                                1.338     5.945
$abc$2023$new_n379.out[0] (.names)                               0.195     6.140
$0\sck_o[0:0].in[2] (.names)                                     1.338     7.478
$0\sck_o[0:0].out[0] (.names)                                    0.261     7.739
sck_o.D[0] (dff)                                                 1.338     9.077
data arrival time                                                          9.077

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
sck_o.C[0] (dff)                                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.077
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.805


#Path 24
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : bcnt[1].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n379.in[0] (.names)                                1.338     5.945
$abc$2023$new_n379.out[0] (.names)                               0.195     6.140
$0\bcnt[2:0][1].in[4] (.names)                                   1.338     7.478
$0\bcnt[2:0][1].out[0] (.names)                                  0.261     7.739
bcnt[1].D[0] (dff)                                               1.338     9.077
data arrival time                                                          9.077

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
bcnt[1].C[0] (dff)                                               1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.077
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.805


#Path 25
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.we.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n379.in[0] (.names)                                1.338     5.945
$abc$2023$new_n379.out[0] (.names)                               0.195     6.140
$0\rfwe[0:0].in[1] (.names)                                      1.338     7.478
$0\rfwe[0:0].out[0] (.names)                                     0.261     7.739
rfifo.we.D[0] (dff)                                              1.338     9.077
data arrival time                                                          9.077

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.we.C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.077
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.805


#Path 26
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : bcnt[0].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n379.in[0] (.names)                                1.338     5.945
$abc$2023$new_n379.out[0] (.names)                               0.195     6.140
$0\bcnt[2:0][0].in[4] (.names)                                   1.338     7.478
$0\bcnt[2:0][0].out[0] (.names)                                  0.235     7.713
bcnt[0].D[0] (dff)                                               1.338     9.051
data arrival time                                                          9.051

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
bcnt[0].C[0] (dff)                                               1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.051
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.779


#Path 27
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : state[1].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             1.338     1.338
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     1.462
$abc$2023$new_n381.in[0] (.names)                                1.338     2.800
$abc$2023$new_n381.out[0] (.names)                               0.235     3.035
$abc$2023$new_n380.in[0] (.names)                                1.338     4.372
$abc$2023$new_n380.out[0] (.names)                               0.235     4.607
$abc$2023$new_n379.in[0] (.names)                                1.338     5.945
$abc$2023$new_n379.out[0] (.names)                               0.195     6.140
$0\state[1:0][1].in[3] (.names)                                  1.338     7.478
$0\state[1:0][1].out[0] (.names)                                 0.195     7.673
state[1].D[0] (dff)                                              1.338     9.011
data arrival time                                                          9.011

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
state[1].C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.011
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.739


#Path 28
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.gb.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                  0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
adr_i[1].inpad[0] (.input)                                               0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                        1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                       0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                        1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                       0.235     3.106
$abc$2023$new_n309.in[0] (.names)                                        1.338     4.443
$abc$2023$new_n309.out[0] (.names)                                       0.235     4.678
$abc$2023$flatten\wfifo.$0\gb[0:0].in[2] (.names)                        1.338     6.016
$abc$2023$flatten\wfifo.$0\gb[0:0].out[0] (.names)                       0.235     6.251
wfifo.gb.D[0] (dff)                                                      1.338     7.589
data arrival time                                                                  7.589

clock clk_i (rise edge)                                                  0.000     0.000
clock source latency                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                  0.000     0.000
wfifo.gb.C[0] (dff)                                                      1.338     1.338
clock uncertainty                                                        0.000     1.338
cell setup time                                                         -0.066     1.272
data required time                                                                 1.272
----------------------------------------------------------------------------------------
data required time                                                                 1.272
data arrival time                                                                 -7.589
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -6.317


#Path 29
Startpoint: rfifo.rp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : dat_o[1].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                         1.338     1.338
rfifo.rp[1].Q[0] (dffrn) [clock-to-output]                       0.124     1.462
$abc$2023$new_n275.in[0] (.names)                                1.338     2.800
$abc$2023$new_n275.out[0] (.names)                               0.195     2.995
$abc$2023$new_n280.in[5] (.names)                                1.338     4.332
$abc$2023$new_n280.out[0] (.names)                               0.261     4.593
$0\dat_o[7:0][1].in[0] (.names)                                  1.338     5.931
$0\dat_o[7:0][1].out[0] (.names)                                 0.261     6.192
dat_o[1].D[0] (dff)                                              1.338     7.530
data arrival time                                                          7.530

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[1].C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.258


#Path 30
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n343.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n343.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[3].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[3].out[0] (.names)                       0.195     6.171
wfifo.mem[0][3].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][3].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 31
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n352.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n352.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[6].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[6].out[0] (.names)                       0.195     6.171
wfifo.mem[1][6].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][6].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 32
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n352.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n352.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[5].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[5].out[0] (.names)                       0.195     6.171
wfifo.mem[1][5].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][5].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 33
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n352.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n352.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[4].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[4].out[0] (.names)                       0.195     6.171
wfifo.mem[1][4].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][4].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 34
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n352.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n352.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[3].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[3].out[0] (.names)                       0.195     6.171
wfifo.mem[1][3].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][3].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 35
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n352.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n352.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[2].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[2].out[0] (.names)                       0.195     6.171
wfifo.mem[1][2].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][2].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 36
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][1].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n352.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n352.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[1].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[1].out[0] (.names)                       0.195     6.171
wfifo.mem[1][1].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][1].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 37
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][0].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n352.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n352.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[0].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[0].out[0] (.names)                       0.195     6.171
wfifo.mem[1][0].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][0].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 38
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n343.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n343.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[7].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[7].out[0] (.names)                       0.195     6.171
wfifo.mem[0][7].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][7].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 39
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n343.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n343.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[6].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[6].out[0] (.names)                       0.195     6.171
wfifo.mem[0][6].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][6].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 40
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n343.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n343.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[5].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[5].out[0] (.names)                       0.195     6.171
wfifo.mem[0][5].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][5].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 41
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n343.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n343.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[4].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[4].out[0] (.names)                       0.195     6.171
wfifo.mem[0][4].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][4].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 42
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n343.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n343.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[2].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[2].out[0] (.names)                       0.195     6.171
wfifo.mem[0][2].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][2].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 43
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][1].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n343.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n343.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[1].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[1].out[0] (.names)                       0.195     6.171
wfifo.mem[0][1].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][1].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 44
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][0].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n343.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n343.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[0].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[0].out[0] (.names)                       0.195     6.171
wfifo.mem[0][0].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][0].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 45
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][1].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n361.in[1] (.names)                                                         1.338     4.443
$abc$2023$new_n361.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[1].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[1].out[0] (.names)                       0.195     6.171
wfifo.mem[2][1].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][1].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 46
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][0].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n361.in[1] (.names)                                                         1.338     4.443
$abc$2023$new_n361.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[0].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[0].out[0] (.names)                       0.195     6.171
wfifo.mem[2][0].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][0].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 47
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n352.in[0] (.names)                                                         1.338     4.443
$abc$2023$new_n352.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[7].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[7].out[0] (.names)                       0.195     6.171
wfifo.mem[1][7].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][7].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 48
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n370.in[2] (.names)                                                         1.338     4.443
$abc$2023$new_n370.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[7].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[7].out[0] (.names)                       0.195     6.171
wfifo.mem[3][7].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][7].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 49
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n370.in[2] (.names)                                                         1.338     4.443
$abc$2023$new_n370.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[6].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[6].out[0] (.names)                       0.195     6.171
wfifo.mem[3][6].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][6].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 50
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n370.in[2] (.names)                                                         1.338     4.443
$abc$2023$new_n370.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[5].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[5].out[0] (.names)                       0.195     6.171
wfifo.mem[3][5].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][5].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 51
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n370.in[2] (.names)                                                         1.338     4.443
$abc$2023$new_n370.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[4].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[4].out[0] (.names)                       0.195     6.171
wfifo.mem[3][4].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][4].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 52
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n370.in[2] (.names)                                                         1.338     4.443
$abc$2023$new_n370.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[3].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[3].out[0] (.names)                       0.195     6.171
wfifo.mem[3][3].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][3].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 53
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n370.in[2] (.names)                                                         1.338     4.443
$abc$2023$new_n370.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[2].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[2].out[0] (.names)                       0.195     6.171
wfifo.mem[3][2].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][2].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 54
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][1].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n370.in[2] (.names)                                                         1.338     4.443
$abc$2023$new_n370.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[1].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[1].out[0] (.names)                       0.195     6.171
wfifo.mem[3][1].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][1].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 55
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][0].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n370.in[2] (.names)                                                         1.338     4.443
$abc$2023$new_n370.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[0].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[0].out[0] (.names)                       0.195     6.171
wfifo.mem[3][0].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][0].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 56
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n361.in[1] (.names)                                                         1.338     4.443
$abc$2023$new_n361.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[7].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[7].out[0] (.names)                       0.195     6.171
wfifo.mem[2][7].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][7].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 57
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n361.in[1] (.names)                                                         1.338     4.443
$abc$2023$new_n361.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[6].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[6].out[0] (.names)                       0.195     6.171
wfifo.mem[2][6].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][6].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 58
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n361.in[1] (.names)                                                         1.338     4.443
$abc$2023$new_n361.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[5].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[5].out[0] (.names)                       0.195     6.171
wfifo.mem[2][5].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][5].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 59
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n361.in[1] (.names)                                                         1.338     4.443
$abc$2023$new_n361.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[4].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[4].out[0] (.names)                       0.195     6.171
wfifo.mem[2][4].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][4].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 60
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n361.in[1] (.names)                                                         1.338     4.443
$abc$2023$new_n361.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[3].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[3].out[0] (.names)                       0.195     6.171
wfifo.mem[2][3].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][3].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 61
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                                        0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                                         1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                                        0.235     3.106
$abc$2023$new_n361.in[1] (.names)                                                         1.338     4.443
$abc$2023$new_n361.out[0] (.names)                                                        0.195     4.638
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[2].in[0] (.names)                        1.338     5.976
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[2].out[0] (.names)                       0.195     6.171
wfifo.mem[2][2].D[0] (.latch)                                                             1.338     7.509
data arrival time                                                                                   7.509

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][2].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -7.509
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -6.237


#Path 62
Startpoint: rfifo.rp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : dat_o[0].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                         1.338     1.338
rfifo.rp[1].Q[0] (dffrn) [clock-to-output]                       0.124     1.462
$abc$2023$new_n274.in[0] (.names)                                1.338     2.800
$abc$2023$new_n274.out[0] (.names)                               0.261     3.061
$abc$2023$new_n273.in[2] (.names)                                1.338     4.398
$abc$2023$new_n273.out[0] (.names)                               0.235     4.633
$0\dat_o[7:0][0].in[0] (.names)                                  1.338     5.971
$0\dat_o[7:0][0].out[0] (.names)                                 0.195     6.166
dat_o[0].D[0] (dff)                                              1.338     7.504
data arrival time                                                          7.504

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[0].C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.232


#Path 63
Startpoint: adr_i[0].inpad[0] (.input clocked by clk_i)
Endpoint  : spif.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
adr_i[0].inpad[0] (.input)                                       0.000     0.000
$abc$2023$new_n276.in[0] (.names)                                1.338     1.338
$abc$2023$new_n276.out[0] (.names)                               0.195     1.533
$abc$2023$new_n449.in[4] (.names)                                1.338     2.871
$abc$2023$new_n449.out[0] (.names)                               0.235     3.106
$0\spif[0:0].in[1] (.names)                                      1.338     4.443
$0\spif[0:0].out[0] (.names)                                     0.261     4.704
spif.D[0] (dff)                                                  1.338     6.042
data arrival time                                                          6.042

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
spif.C[0] (dff)                                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -6.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.770


#Path 64
Startpoint: adr_i[0].inpad[0] (.input clocked by clk_i)
Endpoint  : wcol.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
adr_i[0].inpad[0] (.input)                                       0.000     0.000
$abc$2023$new_n276.in[0] (.names)                                1.338     1.338
$abc$2023$new_n276.out[0] (.names)                               0.195     1.533
$abc$2023$new_n447.in[4] (.names)                                1.338     2.871
$abc$2023$new_n447.out[0] (.names)                               0.235     3.106
$0\wcol[0:0].in[1] (.names)                                      1.338     4.443
$0\wcol[0:0].out[0] (.names)                                     0.235     4.678
wcol.D[0] (dff)                                                  1.338     6.016
data arrival time                                                          6.016

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
wcol.C[0] (dff)                                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -6.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.744


#Path 65
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : rfifo.gb.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                  0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
adr_i[1].inpad[0] (.input)                                               0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                        1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                       0.195     1.533
$abc$2023$new_n299.in[2] (.names)                                        1.338     2.871
$abc$2023$new_n299.out[0] (.names)                                       0.235     3.106
$abc$2023$flatten\rfifo.$0\gb[0:0].in[4] (.names)                        1.338     4.443
$abc$2023$flatten\rfifo.$0\gb[0:0].out[0] (.names)                       0.235     4.678
rfifo.gb.D[0] (dff)                                                      1.338     6.016
data arrival time                                                                  6.016

clock clk_i (rise edge)                                                  0.000     0.000
clock source latency                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                  0.000     0.000
rfifo.gb.C[0] (dff)                                                      1.338     1.338
clock uncertainty                                                        0.000     1.338
cell setup time                                                         -0.066     1.272
data required time                                                                 1.272
----------------------------------------------------------------------------------------
data required time                                                                 1.272
data arrival time                                                                 -6.016
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -4.744


#Path 66
Startpoint: rfifo.rp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : dat_o[2].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                         1.338     1.338
rfifo.rp[1].Q[0] (dffrn) [clock-to-output]                       0.124     1.462
$abc$2023$new_n283.in[0] (.names)                                1.338     2.800
$abc$2023$new_n283.out[0] (.names)                               0.261     3.061
$0\dat_o[7:0][2].in[3] (.names)                                  1.338     4.398
$0\dat_o[7:0][2].out[0] (.names)                                 0.261     4.659
dat_o[2].D[0] (dff)                                              1.338     5.997
data arrival time                                                          5.997

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[2].C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 67
Startpoint: rfifo.rp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : dat_o[3].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                         1.338     1.338
rfifo.rp[1].Q[0] (dffrn) [clock-to-output]                       0.124     1.462
$abc$2023$new_n286.in[0] (.names)                                1.338     2.800
$abc$2023$new_n286.out[0] (.names)                               0.261     3.061
$0\dat_o[7:0][3].in[3] (.names)                                  1.338     4.398
$0\dat_o[7:0][3].out[0] (.names)                                 0.261     4.659
dat_o[3].D[0] (dff)                                              1.338     5.997
data arrival time                                                          5.997

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[3].C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 68
Startpoint: rfifo.rp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : dat_o[6].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                         1.338     1.338
rfifo.rp[1].Q[0] (dffrn) [clock-to-output]                       0.124     1.462
$abc$2023$new_n293.in[0] (.names)                                1.338     2.800
$abc$2023$new_n293.out[0] (.names)                               0.261     3.061
$0\dat_o[7:0][6].in[2] (.names)                                  1.338     4.398
$0\dat_o[7:0][6].out[0] (.names)                                 0.261     4.659
dat_o[6].D[0] (dff)                                              1.338     5.997
data arrival time                                                          5.997

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[6].C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 69
Startpoint: rfifo.rp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : dat_o[7].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                         1.338     1.338
rfifo.rp[1].Q[0] (dffrn) [clock-to-output]                       0.124     1.462
$abc$2023$new_n295.in[0] (.names)                                1.338     2.800
$abc$2023$new_n295.out[0] (.names)                               0.261     3.061
$0\dat_o[7:0][7].in[2] (.names)                                  1.338     4.398
$0\dat_o[7:0][7].out[0] (.names)                                 0.261     4.659
dat_o[7].D[0] (dff)                                              1.338     5.997
data arrival time                                                          5.997

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[7].C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 70
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.wp[0].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
adr_i[1].inpad[0] (.input)                                                  0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                           1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                          0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                           1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                          0.235     3.106
$abc$2023$flatten\wfifo.$0\wp[1:0][0].in[2] (.names)                        1.338     4.443
$abc$2023$flatten\wfifo.$0\wp[1:0][0].out[0] (.names)                       0.195     4.638
wfifo.wp[0].D[0] (dffrn)                                                    1.338     5.976
data arrival time                                                                     5.976

clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk_i.inpad[0] (.input)                                                     0.000     0.000
wfifo.wp[0].C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.066     1.272
data required time                                                                    1.272
-------------------------------------------------------------------------------------------
data required time                                                                    1.272
data arrival time                                                                    -5.976
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.704


#Path 71
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : rfifo.rp[0].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
adr_i[1].inpad[0] (.input)                                                  0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                           1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                          0.195     1.533
$abc$2023$new_n299.in[2] (.names)                                           1.338     2.871
$abc$2023$new_n299.out[0] (.names)                                          0.235     3.106
$abc$2023$flatten\rfifo.$0\rp[1:0][0].in[2] (.names)                        1.338     4.443
$abc$2023$flatten\rfifo.$0\rp[1:0][0].out[0] (.names)                       0.195     4.638
rfifo.rp[0].D[0] (dffrn)                                                    1.338     5.976
data arrival time                                                                     5.976

clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk_i.inpad[0] (.input)                                                     0.000     0.000
rfifo.rp[0].C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.066     1.272
data required time                                                                    1.272
-------------------------------------------------------------------------------------------
data required time                                                                    1.272
data arrival time                                                                    -5.976
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.704


#Path 72
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : rfifo.rp[1].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
adr_i[1].inpad[0] (.input)                                                  0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                           1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                          0.195     1.533
$abc$2023$new_n299.in[2] (.names)                                           1.338     2.871
$abc$2023$new_n299.out[0] (.names)                                          0.235     3.106
$abc$2023$flatten\rfifo.$0\rp[1:0][1].in[3] (.names)                        1.338     4.443
$abc$2023$flatten\rfifo.$0\rp[1:0][1].out[0] (.names)                       0.195     4.638
rfifo.rp[1].D[0] (dffrn)                                                    1.338     5.976
data arrival time                                                                     5.976

clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk_i.inpad[0] (.input)                                                     0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.066     1.272
data required time                                                                    1.272
-------------------------------------------------------------------------------------------
data required time                                                                    1.272
data arrival time                                                                    -5.976
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.704


#Path 73
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.wp[1].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
adr_i[1].inpad[0] (.input)                                                  0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                           1.338     1.338
$abc$2023$new_n279.out[0] (.names)                                          0.195     1.533
$abc$2023$new_n304.in[4] (.names)                                           1.338     2.871
$abc$2023$new_n304.out[0] (.names)                                          0.235     3.106
$abc$2023$flatten\wfifo.$0\wp[1:0][1].in[3] (.names)                        1.338     4.443
$abc$2023$flatten\wfifo.$0\wp[1:0][1].out[0] (.names)                       0.195     4.638
wfifo.wp[1].D[0] (dffrn)                                                    1.338     5.976
data arrival time                                                                     5.976

clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk_i.inpad[0] (.input)                                                     0.000     0.000
wfifo.wp[1].C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.066     1.272
data required time                                                                    1.272
-------------------------------------------------------------------------------------------
data required time                                                                    1.272
data arrival time                                                                    -5.976
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.704


#Path 74
Startpoint: rfifo.rp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : dat_o[5].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                         1.338     1.338
rfifo.rp[1].Q[0] (dffrn) [clock-to-output]                       0.124     1.462
$abc$2023$new_n470.in[0] (.names)                                1.338     2.800
$abc$2023$new_n470.out[0] (.names)                               0.261     3.061
$0\dat_o[7:0][5].in[3] (.names)                                  1.338     4.398
$0\dat_o[7:0][5].out[0] (.names)                                 0.235     4.633
dat_o[5].D[0] (dff)                                              1.338     5.971
data arrival time                                                          5.971

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[5].C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.699


#Path 75
Startpoint: rfifo.rp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : dat_o[4].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                         1.338     1.338
rfifo.rp[1].Q[0] (dffrn) [clock-to-output]                       0.124     1.462
$abc$2023$new_n288.in[0] (.names)                                1.338     2.800
$abc$2023$new_n288.out[0] (.names)                               0.261     3.061
$0\dat_o[7:0][4].in[2] (.names)                                  1.338     4.398
$0\dat_o[7:0][4].out[0] (.names)                                 0.235     4.633
dat_o[4].D[0] (dff)                                              1.338     5.971
data arrival time                                                          5.971

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[4].C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.699


#Path 76
Startpoint: wfifo.rp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : wfifo.re.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
wfifo.rp[1].C[0] (dffrn)                                         1.338     1.338
wfifo.rp[1].Q[0] (dffrn) [clock-to-output]                       0.124     1.462
$abc$2023$new_n282.in[0] (.names)                                1.338     2.800
$abc$2023$new_n282.out[0] (.names)                               0.235     3.035
$0\wfre[0:0].in[3] (.names)                                      1.338     4.372
$0\wfre[0:0].out[0] (.names)                                     0.195     4.567
wfifo.re.D[0] (dff)                                              1.338     5.905
data arrival time                                                          5.905

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
wfifo.re.C[0] (dff)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.905
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.633


#Path 77
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : icnt[1].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                1.338     1.338
$abc$2023$new_n451.out[0] (.names)                               0.235     1.573
$0\sper[7:0][7].in[0] (.names)                                   1.338     2.911
$0\sper[7:0][7].out[0] (.names)                                  0.195     3.106
icnt[1].D[0] (dffrn)                                             1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
icnt[1].C[0] (dffrn)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 78
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : spie.D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                1.338     1.338
$abc$2023$new_n460.out[0] (.names)                               0.235     1.573
$0\spcr[7:0][7].in[0] (.names)                                   1.338     2.911
$0\spcr[7:0][7].out[0] (.names)                                  0.195     3.106
spie.D[0] (dffrn)                                                1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
spie.C[0] (dffrn)                                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 79
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : spe.D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                1.338     1.338
$abc$2023$new_n460.out[0] (.names)                               0.235     1.573
$0\spcr[7:0][6].in[0] (.names)                                   1.338     2.911
$0\spcr[7:0][6].out[0] (.names)                                  0.195     3.106
spe.D[0] (dffrn)                                                 1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
spe.C[0] (dffrn)                                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 80
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : dwom.D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                1.338     1.338
$abc$2023$new_n460.out[0] (.names)                               0.235     1.573
$0\spcr[7:0][5].in[0] (.names)                                   1.338     2.911
$0\spcr[7:0][5].out[0] (.names)                                  0.195     3.106
dwom.D[0] (dffrn)                                                1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dwom.C[0] (dffrn)                                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 81
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : mstr.D[0] (dffsn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                1.338     1.338
$abc$2023$new_n460.out[0] (.names)                               0.235     1.573
$0\spcr[7:0][4].in[1] (.names)                                   1.338     2.911
$0\spcr[7:0][4].out[0] (.names)                                  0.195     3.106
mstr.D[0] (dffsn)                                                1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
mstr.C[0] (dffsn)                                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 82
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : cpol.D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                1.338     1.338
$abc$2023$new_n460.out[0] (.names)                               0.235     1.573
$0\spcr[7:0][3].in[0] (.names)                                   1.338     2.911
$0\spcr[7:0][3].out[0] (.names)                                  0.195     3.106
cpol.D[0] (dffrn)                                                1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
cpol.C[0] (dffrn)                                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 83
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : cpha.D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                1.338     1.338
$abc$2023$new_n460.out[0] (.names)                               0.235     1.573
$0\spcr[7:0][2].in[0] (.names)                                   1.338     2.911
$0\spcr[7:0][2].out[0] (.names)                                  0.195     3.106
cpha.D[0] (dffrn)                                                1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
cpha.C[0] (dffrn)                                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 84
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : espr[1].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                1.338     1.338
$abc$2023$new_n460.out[0] (.names)                               0.235     1.573
$0\spcr[7:0][1].in[0] (.names)                                   1.338     2.911
$0\spcr[7:0][1].out[0] (.names)                                  0.195     3.106
espr[1].D[0] (dffrn)                                             1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
espr[1].C[0] (dffrn)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 85
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : espr[0].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                1.338     1.338
$abc$2023$new_n460.out[0] (.names)                               0.235     1.573
$0\spcr[7:0][0].in[0] (.names)                                   1.338     2.911
$0\spcr[7:0][0].out[0] (.names)                                  0.195     3.106
espr[0].D[0] (dffrn)                                             1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
espr[0].C[0] (dffrn)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 86
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : icnt[0].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                1.338     1.338
$abc$2023$new_n451.out[0] (.names)                               0.235     1.573
$0\sper[7:0][6].in[0] (.names)                                   1.338     2.911
$0\sper[7:0][6].out[0] (.names)                                  0.195     3.106
icnt[0].D[0] (dffrn)                                             1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
icnt[0].C[0] (dffrn)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 87
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : sper[5].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                1.338     1.338
$abc$2023$new_n451.out[0] (.names)                               0.235     1.573
$0\sper[7:0][5].in[0] (.names)                                   1.338     2.911
$0\sper[7:0][5].out[0] (.names)                                  0.195     3.106
sper[5].D[0] (dffrn)                                             1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
sper[5].C[0] (dffrn)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 88
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : sper[4].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                1.338     1.338
$abc$2023$new_n451.out[0] (.names)                               0.235     1.573
$0\sper[7:0][4].in[0] (.names)                                   1.338     2.911
$0\sper[7:0][4].out[0] (.names)                                  0.195     3.106
sper[4].D[0] (dffrn)                                             1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
sper[4].C[0] (dffrn)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 89
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : sper[3].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                1.338     1.338
$abc$2023$new_n451.out[0] (.names)                               0.235     1.573
$0\sper[7:0][3].in[0] (.names)                                   1.338     2.911
$0\sper[7:0][3].out[0] (.names)                                  0.195     3.106
sper[3].D[0] (dffrn)                                             1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
sper[3].C[0] (dffrn)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 90
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : sper[2].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                1.338     1.338
$abc$2023$new_n451.out[0] (.names)                               0.235     1.573
$0\sper[7:0][2].in[0] (.names)                                   1.338     2.911
$0\sper[7:0][2].out[0] (.names)                                  0.195     3.106
sper[2].D[0] (dffrn)                                             1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
sper[2].C[0] (dffrn)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 91
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : espr[3].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                1.338     1.338
$abc$2023$new_n451.out[0] (.names)                               0.235     1.573
$0\sper[7:0][1].in[0] (.names)                                   1.338     2.911
$0\sper[7:0][1].out[0] (.names)                                  0.195     3.106
espr[3].D[0] (dffrn)                                             1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
espr[3].C[0] (dffrn)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 92
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : espr[2].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                1.338     1.338
$abc$2023$new_n451.out[0] (.names)                               0.235     1.573
$0\sper[7:0][0].in[0] (.names)                                   1.338     2.911
$0\sper[7:0][0].out[0] (.names)                                  0.195     3.106
espr[2].D[0] (dffrn)                                             1.338     4.443
data arrival time                                                          4.443

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
espr[2].C[0] (dffrn)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.443
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.172


#Path 93
Startpoint: rfifo.mem[1][3].Q[0] (.latch clocked by clk_i)
Endpoint  : rfifo.mem[1][3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][3].clk[0] (.latch)                                                           1.338     1.338
rfifo.mem[1][3].Q[0] (.latch) [clock-to-output]                                           0.124     1.462
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[3].in[0] (.names)                        1.338     2.800
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[3].out[0] (.names)                       0.235     3.035
rfifo.mem[1][3].D[0] (.latch)                                                             1.338     4.372
data arrival time                                                                                   4.372

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][3].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -3.101


#Path 94
Startpoint: rfifo.mem[2][3].Q[0] (.latch clocked by clk_i)
Endpoint  : rfifo.mem[2][3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[2][3].clk[0] (.latch)                                                           1.338     1.338
rfifo.mem[2][3].Q[0] (.latch) [clock-to-output]                                           0.124     1.462
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[3].in[0] (.names)                        1.338     2.800
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[3].out[0] (.names)                       0.235     3.035
rfifo.mem[2][3].D[0] (.latch)                                                             1.338     4.372
data arrival time                                                                                   4.372

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[2][3].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -3.101


#Path 95
Startpoint: rfifo.mem[1][4].Q[0] (.latch clocked by clk_i)
Endpoint  : rfifo.mem[1][4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][4].clk[0] (.latch)                                                           1.338     1.338
rfifo.mem[1][4].Q[0] (.latch) [clock-to-output]                                           0.124     1.462
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[4].in[0] (.names)                        1.338     2.800
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[4].out[0] (.names)                       0.235     3.035
rfifo.mem[1][4].D[0] (.latch)                                                             1.338     4.372
data arrival time                                                                                   4.372

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][4].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -3.101


#Path 96
Startpoint: rfifo.mem[1][5].Q[0] (.latch clocked by clk_i)
Endpoint  : rfifo.mem[1][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][5].clk[0] (.latch)                                                           1.338     1.338
rfifo.mem[1][5].Q[0] (.latch) [clock-to-output]                                           0.124     1.462
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[5].in[0] (.names)                        1.338     2.800
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[5].out[0] (.names)                       0.235     3.035
rfifo.mem[1][5].D[0] (.latch)                                                             1.338     4.372
data arrival time                                                                                   4.372

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][5].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -3.101


#Path 97
Startpoint: rfifo.mem[1][6].Q[0] (.latch clocked by clk_i)
Endpoint  : rfifo.mem[1][6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][6].clk[0] (.latch)                                                           1.338     1.338
rfifo.mem[1][6].Q[0] (.latch) [clock-to-output]                                           0.124     1.462
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[6].in[0] (.names)                        1.338     2.800
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[6].out[0] (.names)                       0.235     3.035
rfifo.mem[1][6].D[0] (.latch)                                                             1.338     4.372
data arrival time                                                                                   4.372

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][6].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -3.101


#Path 98
Startpoint: rfifo.mem[1][7].Q[0] (.latch clocked by clk_i)
Endpoint  : rfifo.mem[1][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][7].clk[0] (.latch)                                                           1.338     1.338
rfifo.mem[1][7].Q[0] (.latch) [clock-to-output]                                           0.124     1.462
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[7].in[0] (.names)                        1.338     2.800
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[7].out[0] (.names)                       0.235     3.035
rfifo.mem[1][7].D[0] (.latch)                                                             1.338     4.372
data arrival time                                                                                   4.372

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][7].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -3.101


#Path 99
Startpoint: rfifo.mem[2][0].Q[0] (.latch clocked by clk_i)
Endpoint  : rfifo.mem[2][0].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[2][0].clk[0] (.latch)                                                           1.338     1.338
rfifo.mem[2][0].Q[0] (.latch) [clock-to-output]                                           0.124     1.462
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[0].in[0] (.names)                        1.338     2.800
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[0].out[0] (.names)                       0.235     3.035
rfifo.mem[2][0].D[0] (.latch)                                                             1.338     4.372
data arrival time                                                                                   4.372

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[2][0].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -3.101


#Path 100
Startpoint: rfifo.mem[2][1].Q[0] (.latch clocked by clk_i)
Endpoint  : rfifo.mem[2][1].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[2][1].clk[0] (.latch)                                                           1.338     1.338
rfifo.mem[2][1].Q[0] (.latch) [clock-to-output]                                           0.124     1.462
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[1].in[0] (.names)                        1.338     2.800
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[1].out[0] (.names)                       0.235     3.035
rfifo.mem[2][1].D[0] (.latch)                                                             1.338     4.372
data arrival time                                                                                   4.372

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[2][1].clk[0] (.latch)                                                           1.338     1.338
clock uncertainty                                                                         0.000     1.338
cell setup time                                                                          -0.066     1.272
data required time                                                                                  1.272
---------------------------------------------------------------------------------------------------------
data required time                                                                                  1.272
data arrival time                                                                                  -4.372
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -3.101


#End of timing report
