{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 9 -x 3750 -y 1240 -defaultsOSRD
preplace port gpio_rtl_0_MULTI -pg 1 -lvl 9 -x 3750 -y 120 -defaultsOSRD
preplace port spi_rtl_0_CONFIG -pg 1 -lvl 9 -x 3750 -y 710 -defaultsOSRD
preplace port uart_rtl_0_FTDI -pg 1 -lvl 9 -x 3750 -y 560 -defaultsOSRD
preplace port iic_rtl_0_PLL -pg 1 -lvl 9 -x 3750 -y 260 -defaultsOSRD
preplace port spi_rtl_1_TRX -pg 1 -lvl 9 -x 3750 -y 880 -defaultsOSRD
preplace port iic_rtl_1_BOARD -pg 1 -lvl 9 -x 3750 -y 400 -defaultsOSRD
preplace port gpio_rtl_2_ONEWIRE_data_in -pg 1 -lvl 9 -x 3750 -y 1500 -defaultsOSRD
preplace port gpio_rtl_2_ONEWIRE_data_out -pg 1 -lvl 9 -x 3750 -y 1480 -defaultsOSRD
preplace port gpio_rtl_1_ONEWIRE_addr_out -pg 1 -lvl 9 -x 3750 -y 1460 -defaultsOSRD
preplace port pll_clk_p -pg 1 -lvl 0 -x -10 -y 250 -defaultsOSRD
preplace port pll_clk_n -pg 1 -lvl 0 -x -10 -y 270 -defaultsOSRD
preplace port DDR3_init_calib_complete_OBUF -pg 1 -lvl 9 -x 3750 -y 1400 -defaultsOSRD
preplace port sys_rst -pg 1 -lvl 0 -x -10 -y 290 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -10 -y 910 -defaultsOSRD
preplace port ufb_trx_rxclk_p -pg 1 -lvl 0 -x -10 -y 1060 -defaultsOSRD
preplace port ufb_trx_rxclk_n -pg 1 -lvl 0 -x -10 -y 1040 -defaultsOSRD
preplace port ufb_trx_txclk_p -pg 1 -lvl 9 -x 3750 -y 1980 -defaultsOSRD
preplace port ufb_trx_txclk_n -pg 1 -lvl 9 -x 3750 -y 1960 -defaultsOSRD
preplace port ufb_fpga_ft_12mhz_OBUF -pg 1 -lvl 9 -x 3750 -y 1530 -defaultsOSRD
preplace port pwm0_lcd_bl_OBUF -pg 1 -lvl 9 -x 3750 -y 1080 -defaultsOSRD
preplace port mb_axi_clk_100mhz -pg 1 -lvl 9 -x 3750 -y 1620 -defaultsOSRD
preplace port board_rotenc_up -pg 1 -lvl 0 -x -10 -y 1310 -defaultsOSRD
preplace port board_rotenc_pulse -pg 1 -lvl 0 -x -10 -y 1230 -defaultsOSRD
preplace port ufb_fpga_ft_resetn_OBUF -pg 1 -lvl 9 -x 3750 -y 1550 -defaultsOSRD
preplace portBus ufb_trx_txd_n -pg 1 -lvl 9 -x 3750 -y 2020 -defaultsOSRD
preplace portBus ufb_trx_txd_p -pg 1 -lvl 9 -x 3750 -y 2000 -defaultsOSRD
preplace portBus ufb_trx_rxd09_p -pg 1 -lvl 0 -x -10 -y 2030 -defaultsOSRD
preplace portBus ufb_trx_rxd09_n -pg 1 -lvl 0 -x -10 -y 2050 -defaultsOSRD
preplace portBus TRX_int -pg 1 -lvl 0 -x -10 -y 650 -defaultsOSRD
preplace portBus PLL_int -pg 1 -lvl 0 -x -10 -y 690 -defaultsOSRD
preplace portBus board_rotenc_push -pg 1 -lvl 0 -x -10 -y 1330 -defaultsOSRD
preplace inst mb_0_local_memory -pg 1 -lvl 5 -x 2140 -y 1290 -defaultsOSRD
preplace inst mb_0_reset -pg 1 -lvl 2 -x 760 -y 840 -defaultsOSRD
preplace inst axi_gpio_0_MULTI -pg 1 -lvl 6 -x 2620 -y 120 -defaultsOSRD
preplace inst axi_quad_spi_0_CONFIG -pg 1 -lvl 6 -x 2620 -y 730 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -x 2620 -y 1070 -defaultsOSRD
preplace inst axi_uart16550_0_FTDI -pg 1 -lvl 6 -x 2620 -y 570 -defaultsOSRD
preplace inst clk_32mhz_LVDS_locked_inv_sr_ioReset -pg 1 -lvl 6 -x 2620 -y 1960 -defaultsOSRD
preplace inst clk_32mhz_LVDS_locked_inv_sr_clkReset -pg 1 -lvl 7 -x 3070 -y 1930 -defaultsOSRD
preplace inst clk_32mhz_LVDS_locked_inv -pg 1 -lvl 5 -x 2140 -y 1440 -defaultsOSRD
preplace inst clk_32mhz_LVDS -pg 1 -lvl 4 -x 1630 -y 1340 -defaultsOSRD
preplace inst clk_12mhz_FTDI -pg 1 -lvl 7 -x 3070 -y 1540 -defaultsOSRD
preplace inst CDC_LVDS_in -pg 1 -lvl 8 -x 3520 -y 1790 -defaultsOSRD
preplace inst CDC_LVDS_out -pg 1 -lvl 7 -x 3070 -y 1730 -defaultsOSRD
preplace inst mb_0_mdm -pg 1 -lvl 3 -x 1180 -y 450 -defaultsOSRD
preplace inst mb_0 -pg 1 -lvl 4 -x 1630 -y 520 -defaultsOSRD
preplace inst mb_0_axi_intc -pg 1 -lvl 3 -x 1180 -y 650 -defaultsOSRD
preplace inst mb_0_axi_interconnect -pg 1 -lvl 5 -x 2140 -y 740 -defaultsOSRD
preplace inst mb_0_axi_intc_concat -pg 1 -lvl 2 -x 760 -y 570 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 2620 -y 1320 -defaultsOSRD
preplace inst selectio_LVDS_out -pg 1 -lvl 8 -x 3520 -y 1980 -defaultsOSRD
preplace inst selectio_LVDS_in -pg 1 -lvl 7 -x 3070 -y 2130 -defaultsOSRD
preplace inst xlconstant_LVDS_val0 -pg 1 -lvl 6 -x 2620 -y 2180 -defaultsOSRD
preplace inst xlconstant_LVDS_val1 -pg 1 -lvl 6 -x 2620 -y 1820 -defaultsOSRD
preplace inst xlconstant_LVDS_val0000 -pg 1 -lvl 6 -x 2620 -y 1720 -defaultsOSRD
preplace inst axi_gpio_7_LVDS -pg 1 -lvl 6 -x 2620 -y 1570 -defaultsOSRD
preplace inst axi_iic_0_PLL -pg 1 -lvl 6 -x 2620 -y 280 -defaultsOSRD
preplace inst axi_quad_spi_1_TRX -pg 1 -lvl 6 -x 2620 -y 890 -defaultsOSRD
preplace inst axi_iic_1_BOARD -pg 1 -lvl 6 -x 2620 -y 420 -defaultsOSRD
preplace inst c_accum_0_ROTENC -pg 1 -lvl 2 -x 760 -y 1660 -defaultsOSRD
preplace inst xlconstant_ROTENC_31bit_val0 -pg 1 -lvl 1 -x 300 -y 1130 -defaultsOSRD
preplace inst axi_gpio_3_ROTENC -pg 1 -lvl 2 -x 760 -y 1460 -defaultsOSRD
preplace inst xlconcat_ROTENC -pg 1 -lvl 1 -x 300 -y 1240 -defaultsOSRD
preplace inst axi_gpio_2_ONEWIRE_data -pg 1 -lvl 2 -x 760 -y 1220 -defaultsOSRD
preplace inst axi_gpio_1_ONEWIRE_addr -pg 1 -lvl 2 -x 760 -y 1060 -defaultsOSRD
preplace netloc mb_0_intr_in 1 2 1 1000 570n
preplace netloc mb_0_clk 1 1 8 490 740 1010 760 1360 620 1970 240 2420 1880 2820 1620 3290 1620 NJ
preplace netloc mb_0_reset_mb_reset 1 2 2 980 770 1370J
preplace netloc mb_0_reset_bus_struct_reset 1 2 5 NJ 820 1340 1250 1890 1660 NJ 1660 2830
preplace netloc mb_0_reset_peripheral_aresetn 1 1 5 530 980 990 780 NJ 780 1990 200 2450
preplace netloc mb_0_mdm_Debug_SYS_Rst 1 1 3 500 320 NJ 320 1340
preplace netloc mb_0_reset_interconnect_aresetn 1 2 3 960 340 NJ 340 1980
preplace netloc mig_7series_0_mmcm_locked 1 1 6 510 1560 NJ 1560 NJ 1560 NJ 1560 2480J 1480 2760
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 6 470 2050 NJ 2050 NJ 2050 NJ 2050 NJ 2050 2770
preplace netloc mig_7series_0_ui_addn_clk_0 1 5 2 2480 1180 2760
preplace netloc mig_7series_0_init_calib_complete 1 6 3 NJ 1400 NJ 1400 NJ
preplace netloc pll_clk_p_1 1 0 6 10J 260 N 260 NJ 260 NJ 260 NJ 260 2300J
preplace netloc pll_clk_n_1 1 0 6 NJ 270 N 270 NJ 270 NJ 270 NJ 270 2410J
preplace netloc mig_7series_0_sys_rst 1 0 6 20J 250 NJ 250 NJ 250 NJ 250 NJ 250 2440
preplace netloc mb_0_reset_aux_reset_in 1 0 2 NJ 910 410
preplace netloc ufb_trx_rxclk_p_1 1 0 4 NJ 1060 420 970 NJ 970 1330J
preplace netloc ufb_trx_rxclk_n_1 1 0 4 NJ 1040 410 960 NJ 960 1360J
preplace netloc selectio_wiz_lvds_out_clk_to_pins_p 1 8 1 NJ 1980
preplace netloc selectio_wiz_lvds_out_clk_to_pins_n 1 8 1 NJ 1960
preplace netloc selectio_wiz_lvds_out_data_out_to_pins_p 1 8 1 NJ 2000
preplace netloc selectio_wiz_lvds_out_data_out_to_pins_n 1 8 1 NJ 2020
preplace netloc ufb_trx_rxd09_p_1 1 0 7 NJ 2030 430 2080 NJ 2080 NJ 2080 NJ 2080 NJ 2080 NJ
preplace netloc ufb_trx_rxd09_n_1 1 0 7 NJ 2050 410 2070 NJ 2070 NJ 2070 NJ 2070 2290J 2090 2830J
preplace netloc xlconstant_val0_dout 1 6 1 NJ 2180
preplace netloc clk_32mhz_LVDS_clk 1 4 4 1880 1550 2310J 2070 2850 2240 3300
preplace netloc xlconstant_val1_dout 1 6 2 2870 1840 3260J
preplace netloc CDC_LVDS_out_qdpo 1 7 1 3270 1730n
preplace netloc xlconstant_val000_dout 1 6 2 2860 1850 3250
preplace netloc c_counter_binary_0_LVDS_reset_Q 1 6 2 2810 2020 NJ
preplace netloc clk_32mhz_LVDS_locked 1 4 1 1900 1360n
preplace netloc clk_32mhz_LVDS_locked_inv 1 5 2 2330 2040 2860
preplace netloc clk_32mhz_LVDS_clk_div_8 1 4 4 1870J 1530 2320 2060 2870 2010 3310
preplace netloc clk_32mhz_LVDS_locked_inv_sr_Q 1 7 1 3250 1930n
preplace netloc axi_timer_0_LCD_pwm0 1 6 3 N 1080 NJ 1080 NJ
preplace netloc axi_timer_0_irpt 1 1 6 520 30 NJ 30 NJ 30 NJ 30 NJ 30 2770
preplace netloc axi_uart16550_0_FTDI_ip2intc_irpt 1 1 6 510 20 NJ 20 NJ 20 NJ 20 NJ 20 2760
preplace netloc axi_quad_spi_0_CONFIG_ip2intc_irpt 1 1 6 490 0 NJ 0 NJ 0 NJ 0 NJ 0 2830
preplace netloc clk_12mhz_FTDI_clk 1 7 2 N 1530 NJ
preplace netloc mig_7series_0_ui_addn_clk_1 1 5 2 2470 40 2810
preplace netloc mb_0_mdm_Interrupt 1 1 3 530 330 NJ 330 1330
preplace netloc CDC_LVDS_out_data 1 6 1 2850 1560n
preplace netloc CDC_LVDS_in_data 1 7 1 3280 1760n
preplace netloc CDC_LVDS_in_qdpo 1 6 3 2840J 1610 NJ 1610 3720
preplace netloc axi_iic_0_PLL_iic2intc_irpt 1 1 6 450 -20 NJ -20 NJ -20 NJ -20 NJ -20 2790
preplace netloc mig_7series_0_ui_addn_clk_3 1 5 2 2480 200 2800
preplace netloc axi_quad_spi_1_TRX_ip2intc_irpt 1 1 6 470 10 NJ 10 NJ 10 NJ 10 NJ 10 2820
preplace netloc TRX_iic2intc_irpt 1 0 2 NJ 650 410
preplace netloc axi_iic_1_BOARD_iic2intc_irpt 1 1 6 440 -10 NJ -10 NJ -10 NJ -10 NJ -10 2780
preplace netloc PLL_iic2intc_irpt 1 0 2 NJ 690 420
preplace netloc c_accum_0_ROTENC_ADD 1 0 2 10J 1320 410
preplace netloc c_accum_0_ROTENC_Q 1 2 1 940J 1440n
preplace netloc axi_gpio_3_ROTENC_ip2intc_irpt 1 1 2 530 730 950
preplace netloc axi_gpio_3_ROTENC_push 1 0 3 NJ 1330 NJ 1330 930
preplace netloc xlconcat_0_dout 1 1 1 420 1240n
preplace netloc mb_0_reset_peripheral_reset 1 1 2 500 950 940
preplace netloc xlconcat_ROTENC_pulse 1 0 1 N 1230
preplace netloc xlconstant_31bit_val0_dout 1 0 2 20 1310 410
preplace netloc clk_12mhz_FTDI_locked 1 7 2 N 1550 NJ
preplace netloc axi_gpio_2_ONEWIRE_ip2intc_irpt 1 1 2 520 940 930
preplace netloc mb_0_axi_interconnect_M12_AXI 1 1 5 460 210 NJ 210 NJ 210 NJ 210 2320
preplace netloc mb_0_axi_interconnect_M13_AXI 1 1 5 480 220 NJ 220 NJ 220 NJ 220 2310
preplace netloc axi_gpio_1_ONEWIRE_addr_out 1 2 7 970J -30 NJ -30 NJ -30 NJ -30 NJ -30 NJ -30 3730
preplace netloc mb_0_axi_interconnect_M04_AXI 1 5 1 2460 690n
preplace netloc mb_0_M_AXI_IC 1 4 1 1940 390n
preplace netloc axi_quad_spi_0_SPI_0 1 6 3 NJ 710 NJ 710 NJ
preplace netloc axi_uart16550_0_UART 1 6 3 NJ 560 NJ 560 NJ
preplace netloc mb_0_ILMB 1 4 1 1930 500n
preplace netloc mb_0_M_AXI_DC 1 4 1 1910 370n
preplace netloc mb_0_axi_interconnect_M07_AXI 1 2 4 1010 180 NJ 180 NJ 180 2340
preplace netloc mb_0_axi_interconnect_M03_AXI 1 5 1 2350 100n
preplace netloc axi_iic_0_IIC1 1 6 3 N 400 NJ 400 NJ
preplace netloc mb_0_axi_interconnect_M00_AXI 1 2 4 1020 230 NJ 230 NJ 230 2290
preplace netloc mig_7series_0_DDR3 1 6 3 NJ 1240 NJ 1240 NJ
preplace netloc mb_0_axi_interconnect_M08_AXI 1 5 1 2350 770n
preplace netloc mb_0_mdm_M_AXI 1 3 2 NJ 400 1890
preplace netloc mb_0_axi_interconnect_M02_AXI 1 5 1 2370 540n
preplace netloc mb_0_axi_interconnect_M11_AXI 1 1 5 430 190 NJ 190 NJ 190 NJ 190 2330
preplace netloc mb_0_axi_interconnect_M05_AXI 1 5 1 2400 710n
preplace netloc axi_gpio_0_GPIO 1 6 3 NJ 120 NJ 120 NJ
preplace netloc mb_0_mdm_MDEBUG_0 1 3 1 1370 440n
preplace netloc axi_iic_0_IIC 1 6 3 NJ 260 NJ 260 NJ
preplace netloc mb_0_mdm_LMB_0 1 3 2 NJ 420 1950
preplace netloc mb_0_axi_interconnect_M09_AXI 1 5 1 2390 790n
preplace netloc mb_0_M_AXI_DP 1 4 1 1880 330n
preplace netloc axi_quad_spi_1_SPI_0 1 6 3 NJ 880 NJ 880 NJ
preplace netloc mb_0_INTERRUPT 1 3 1 1350 490n
preplace netloc mb_0_axi_interconnect_M01_AXI 1 5 1 2430 630n
preplace netloc mb_0_DLMB 1 4 1 1960 480n
preplace netloc mb_0_axi_interconnect_M06_AXI 1 5 1 2360 260n
preplace netloc mb_0_axi_interconnect_M10_AXI 1 5 1 2380 400n
preplace netloc axi_gpio_2_ONEWIRE_data_in 1 2 7 1010 1230 NJ 1230 1920J 1510 2380J 1460 NJ 1460 NJ 1460 3720J
preplace netloc axi_gpio_2_ONEWIRE_data_out 1 2 7 980 1240 NJ 1240 1910J 1520 2440J 1470 NJ 1470 NJ 1470 3710J
levelinfo -pg 1 -10 300 760 1180 1630 2140 2620 3070 3520 3750
pagesize -pg 1 -db -bbox -sgen -220 -50 4020 2250
"
}
{
   "da_axi4_cnt":"16",
   "da_board_cnt":"8",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"2",
   "da_mb_cnt":"1"
}
