Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lhebendanz/Projects/hwsec2/hwsec/uart_tx_sol.v" into library work
Parsing verilog file "uart_defs.v" included at line 1.
Parsing module <uart_tx_sol>.
Analyzing Verilog file "/home/lhebendanz/Projects/hwsec2/hwsec/uart_rx_sol.v" into library work
Parsing verilog file "uart_defs.v" included at line 1.
Parsing module <uart_rx_sol>.
Analyzing Verilog file "/home/lhebendanz/Projects/hwsec2/hwsec/top.v" into library work
Parsing verilog file "uart_defs.v" included at line 2.
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <uart_tx_sol>.
WARNING:HDLCompiler:413 - "/home/lhebendanz/Projects/hwsec2/hwsec/uart_tx_sol.v" Line 31: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "/home/lhebendanz/Projects/hwsec2/hwsec/uart_tx_sol.v" Line 60: Result of 4-bit expression is truncated to fit in 3-bit target.
"/home/lhebendanz/Projects/hwsec2/hwsec/uart_tx_sol.v" Line 89. $display UART TX: Invalid state 0x0

Elaborating module <uart_rx_sol>.
WARNING:HDLCompiler:413 - "/home/lhebendanz/Projects/hwsec2/hwsec/uart_rx_sol.v" Line 29: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "/home/lhebendanz/Projects/hwsec2/hwsec/uart_rx_sol.v" Line 59: Result of 4-bit expression is truncated to fit in 3-bit target.
"/home/lhebendanz/Projects/hwsec2/hwsec/uart_rx_sol.v" Line 76. $display UART RX: Invalid state 0x0
WARNING:HDLCompiler:413 - "/home/lhebendanz/Projects/hwsec2/hwsec/top.v" Line 101: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:634 - "/home/lhebendanz/Projects/hwsec2/hwsec/top.v" Line 23: Net <rst> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/lhebendanz/Projects/hwsec2/hwsec/top.v".
WARNING:Xst:2935 - Signal 'rst', unconnected in block 'top', is tied to its initial value (0).
WARNING:Xst:2999 - Signal 'gold_buf', unconnected in block 'top', is tied to its initial value.
    Found 16x8-bit single-port Read Only RAM <Mram_gold_buf> for signal <gold_buf>.
    Found 1-bit register for signal <A4>.
    Found 1-bit register for signal <LED1>.
    Found 8-bit register for signal <gold_cnt_get>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <data_tx>.
    Found 1-bit register for signal <wait_flag>.
    Found 1-bit register for signal <en>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 7                                              |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 111                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <gold_cnt_get[7]_GND_1_o_add_5_OUT> created at line 101.
    Found 8-bit comparator greater for signal <n0006> created at line 105
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <uart_tx_sol>.
    Related source file is "/home/lhebendanz/Projects/hwsec2/hwsec/uart_tx_sol.v".
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <rdy>.
    Found 15-bit register for signal <etu_cnt>.
    Found 8-bit register for signal <data>.
    Found 3-bit register for signal <bit_cnt>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <etu_cnt[14]_GND_2_o_add_2_OUT> created at line 31.
    Found 3-bit adder for signal <bit_cnt[2]_GND_2_o_add_8_OUT> created at line 60.
    Found 15-bit 4-to-1 multiplexer for signal <state[1]_etu_cnt[14]_mux_25_OUT> created at line 38.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx_sol> synthesized.

Synthesizing Unit <uart_rx_sol>.
    Related source file is "/home/lhebendanz/Projects/hwsec2/hwsec/uart_rx_sol.v".
    Found 1-bit register for signal <valid>.
    Found 15-bit register for signal <etu_cnt>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <data_out>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <etu_cnt[14]_GND_3_o_add_3_OUT> created at line 29.
    Found 3-bit adder for signal <bit_cnt[2]_GND_3_o_add_13_OUT> created at line 59.
    Found 15-bit 4-to-1 multiplexer for signal <state[1]_etu_cnt[14]_mux_28_OUT> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx_sol> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 5
 15-bit adder                                          : 2
 3-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 15
 1-bit register                                        : 7
 15-bit register                                       : 2
 3-bit register                                        : 2
 8-bit register                                        : 4
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 8
 15-bit 2-to-1 multiplexer                             : 5
 15-bit 4-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <top>.
INFO:Xst:3231 - The small RAM <Mram_gold_buf> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <gold_cnt_get<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx_sol>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <uart_rx_sol> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx_sol>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <uart_tx_sol> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 2
 8-bit adder                                           : 1
# Counters                                             : 2
 3-bit up counter                                      : 2
# Registers                                            : 69
 Flip-Flops                                            : 69
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 16
 15-bit 2-to-1 multiplexer                             : 5
 15-bit 4-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 111   | 0
 001   | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <txi/FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <rxi/FSM_2> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <top> ...

Optimizing unit <uart_tx_sol> ...

Optimizing unit <uart_rx_sol> ...
WARNING:Xst:1293 - FF/Latch <gold_cnt_get_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gold_cnt_get_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gold_cnt_get_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 77
 Flip-Flops                                            : 77

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 206
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 28
#      LUT2                        : 20
#      LUT3                        : 10
#      LUT4                        : 7
#      LUT5                        : 14
#      LUT6                        : 63
#      MUXCY                       : 28
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 77
#      FD                          : 53
#      FDE                         : 22
#      FDR                         : 1
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 1
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              77  out of  11440     0%  
 Number of Slice LUTs:                  146  out of   5720     2%  
    Number used as Logic:               146  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    146
   Number with an unused Flip Flop:      69  out of    146    47%  
   Number with an unused LUT:             0  out of    146     0%  
   Number of fully used LUT-FF pairs:    77  out of    146    52%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    102     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 77    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.483ns (Maximum Frequency: 182.382MHz)
   Minimum input arrival time before clock: 4.500ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.483ns (frequency: 182.382MHz)
  Total number of paths / destination ports: 2371 / 101
-------------------------------------------------------------------------
Delay:               5.483ns (Levels of Logic = 4)
  Source:            rxi/data_out_6 (FF)
  Destination:       data_tx_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: rxi/data_out_6 to data_tx_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.525   1.152  rxi/data_out_6 (rxi/data_out_6)
     LUT4:I0->O            2   0.254   0.726  state[2]_data_tx[7]_select_29_OUT<7>111 (state[2]_data_tx[7]_select_29_OUT<7>11)
     LUT5:I4->O            9   0.254   0.976  data_rx[7]_GND_1_o_equal_14_o<7>1 (data_rx[7]_GND_1_o_equal_14_o)
     LUT6:I5->O            7   0.254   1.018  state[2]_data_tx[7]_select_29_OUT<3>1 (state[2]_data_tx[7]_select_29_OUT<3>1)
     LUT5:I3->O            1   0.250   0.000  state[2]_data_tx[7]_select_29_OUT<6>2 (state[2]_data_tx[7]_select_29_OUT<6>)
     FD:D                      0.074          data_tx_6
    ----------------------------------------
    Total                      5.483ns (1.611ns logic, 3.872ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              4.500ns (Levels of Logic = 3)
  Source:            RX (PAD)
  Destination:       rxi/bit_cnt_2 (FF)
  Destination Clock: CLK rising

  Data Path: RX to rxi/bit_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.328   1.908  RX_IBUF (RX_IBUF)
     LUT6:I0->O            1   0.254   0.682  rxi/_n0095_inv1_rstpot_F (N37)
     LUT6:I5->O            1   0.254   0.000  rxi/bit_cnt_2_dpot (rxi/bit_cnt_2_dpot)
     FDE:D                     0.074          rxi/bit_cnt_2
    ----------------------------------------
    Total                      4.500ns (1.910ns logic, 2.590ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            txi/dout (FF)
  Destination:       TX (PAD)
  Source Clock:      CLK rising

  Data Path: txi/dout to TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  txi/dout (txi/dout)
     OBUF:I->O                 2.912          TX_OBUF (TX)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.483|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.95 secs
 
--> 


Total memory usage is 589428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

