`timescale 1ns/1ps
module testdatamem;
  parameter addwidth = 10;
  logic [addwidth-1:0] add;
  logic [31:0] dataout;
  data_mem  dm (
    .add(add),
    .dataout(dataout)
  );
  initial begin
    $dumpvars(0);
    add=10'd0;
    #10
    add=10'd1;
    #10
    add=10'd2;
    #10
    add=10'd3;
    #10
    add=10'd4;
    #10
    add=10'd5;
    #10
    add=10'd6;
    #10
    $finish;
  end
endmodule
