

================================================================
== Vivado HLS Report for 'get_vegetation_image'
================================================================
* Date:           Wed Mar 18 11:35:39 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 10.439 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    152|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       2|    215|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |icmp_ln94_fu_71_p2   |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln95_fu_86_p2   |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln96_fu_101_p2  |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |max_b_out_din        |  select  |      0|  0|  32|           1|           1|
    |max_g_out_din        |  select  |      0|  0|  32|           1|           1|
    |max_r_out_din        |  select  |      0|  0|  32|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 152|         100|           7|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_done          |   9|          2|    1|          2|
    |max_b_blk_n      |   9|          2|    1|          2|
    |max_b_out_blk_n  |   9|          2|    1|          2|
    |max_g_blk_n      |   9|          2|    1|          2|
    |max_g_out_blk_n  |   9|          2|    1|          2|
    |max_r_blk_n      |   9|          2|    1|          2|
    |max_r_out_blk_n  |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  63|         14|    7|         14|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | get_vegetation_image | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | get_vegetation_image | return value |
|ap_start          |  in |    1| ap_ctrl_hs | get_vegetation_image | return value |
|ap_done           | out |    1| ap_ctrl_hs | get_vegetation_image | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | get_vegetation_image | return value |
|ap_idle           | out |    1| ap_ctrl_hs | get_vegetation_image | return value |
|ap_ready          | out |    1| ap_ctrl_hs | get_vegetation_image | return value |
|max_r_dout        |  in |   32|   ap_fifo  |         max_r        |    pointer   |
|max_r_empty_n     |  in |    1|   ap_fifo  |         max_r        |    pointer   |
|max_r_read        | out |    1|   ap_fifo  |         max_r        |    pointer   |
|max_g_dout        |  in |   32|   ap_fifo  |         max_g        |    pointer   |
|max_g_empty_n     |  in |    1|   ap_fifo  |         max_g        |    pointer   |
|max_g_read        | out |    1|   ap_fifo  |         max_g        |    pointer   |
|max_b_dout        |  in |   32|   ap_fifo  |         max_b        |    pointer   |
|max_b_empty_n     |  in |    1|   ap_fifo  |         max_b        |    pointer   |
|max_b_read        | out |    1|   ap_fifo  |         max_b        |    pointer   |
|max_r_out_din     | out |   32|   ap_fifo  |       max_r_out      |    pointer   |
|max_r_out_full_n  |  in |    1|   ap_fifo  |       max_r_out      |    pointer   |
|max_r_out_write   | out |    1|   ap_fifo  |       max_r_out      |    pointer   |
|max_g_out_din     | out |   32|   ap_fifo  |       max_g_out      |    pointer   |
|max_g_out_full_n  |  in |    1|   ap_fifo  |       max_g_out      |    pointer   |
|max_g_out_write   | out |    1|   ap_fifo  |       max_g_out      |    pointer   |
|max_b_out_din     | out |   32|   ap_fifo  |       max_b_out      |    pointer   |
|max_b_out_full_n  |  in |    1|   ap_fifo  |       max_b_out      |    pointer   |
|max_b_out_write   | out |    1|   ap_fifo  |       max_b_out      |    pointer   |
+------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.4>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_b, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_g, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%max_r_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %max_r)" [./wd_stage_1.h:94]   --->   Operation 5 'read' 'max_r_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%max_g_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %max_g)" [./wd_stage_1.h:95]   --->   Operation 6 'read' 'max_g_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%max_b_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %max_b)" [./wd_stage_1.h:96]   --->   Operation 7 'read' 'max_b_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (2.47ns)   --->   "%icmp_ln94 = icmp eq i32 %max_r_read, 0" [./wd_stage_1.h:94]   --->   Operation 8 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.69ns)   --->   "%select_ln94 = select i1 %icmp_ln94, i32 1, i32 %max_r_read" [./wd_stage_1.h:94]   --->   Operation 9 'select' 'select_ln94' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (2.47ns)   --->   "%icmp_ln95 = icmp eq i32 %max_g_read, 0" [./wd_stage_1.h:95]   --->   Operation 10 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.69ns)   --->   "%select_ln95 = select i1 %icmp_ln95, i32 1, i32 %max_g_read" [./wd_stage_1.h:95]   --->   Operation 11 'select' 'select_ln95' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%icmp_ln96 = icmp eq i32 %max_b_read, 0" [./wd_stage_1.h:96]   --->   Operation 12 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%select_ln96 = select i1 %icmp_ln96, i32 1, i32 %max_b_read" [./wd_stage_1.h:96]   --->   Operation 13 'select' 'select_ln96' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_r_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %max_r_out, i32 %select_ln94)" [./wd_stage_1.h:94]   --->   Operation 15 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_g_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %max_g_out, i32 %select_ln95)" [./wd_stage_1.h:95]   --->   Operation 17 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_b_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %max_b_out, i32 %select_ln96)" [./wd_stage_1.h:96]   --->   Operation 19 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_g]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_r_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_g_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_b_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
max_r_read        (read         ) [ 00]
max_g_read        (read         ) [ 00]
max_b_read        (read         ) [ 00]
icmp_ln94         (icmp         ) [ 00]
select_ln94       (select       ) [ 00]
icmp_ln95         (icmp         ) [ 00]
select_ln95       (select       ) [ 00]
icmp_ln96         (icmp         ) [ 00]
select_ln96       (select       ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln94        (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln95        (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln96        (write        ) [ 00]
ret_ln0           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_g">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_g"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_r_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_r_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_g_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_g_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_b_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_b_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="max_r_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_r_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="max_g_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_g_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="max_b_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_b_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln94_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="write_ln95_write_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="0"/>
<pin id="60" dir="0" index="2" bw="32" slack="0"/>
<pin id="61" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln95/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln96_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln94_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="select_ln94_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln95_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="select_ln95_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln96_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="select_ln96_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="26" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="26" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="26" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="30" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="32" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="71" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="32" pin="2"/><net_sink comp="77" pin=2"/></net>

<net id="85"><net_src comp="77" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="90"><net_src comp="38" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="38" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="92" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="105"><net_src comp="44" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="44" pin="2"/><net_sink comp="107" pin=2"/></net>

<net id="115"><net_src comp="107" pin="3"/><net_sink comp="64" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_r_out | {1 }
	Port: max_g_out | {1 }
	Port: max_b_out | {1 }
 - Input state : 
	Port: get_vegetation_image : max_r | {1 }
	Port: get_vegetation_image : max_g | {1 }
	Port: get_vegetation_image : max_b | {1 }
	Port: get_vegetation_image : max_r_out | {}
	Port: get_vegetation_image : max_g_out | {}
	Port: get_vegetation_image : max_b_out | {}
  - Chain level:
	State 1
		select_ln94 : 1
		select_ln95 : 1
		select_ln96 : 1
		write_ln94 : 2
		write_ln95 : 2
		write_ln96 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    select_ln94_fu_77   |    0    |    32   |
|  select  |    select_ln95_fu_92   |    0    |    32   |
|          |   select_ln96_fu_107   |    0    |    32   |
|----------|------------------------|---------|---------|
|          |     icmp_ln94_fu_71    |    0    |    18   |
|   icmp   |     icmp_ln95_fu_86    |    0    |    18   |
|          |    icmp_ln96_fu_101    |    0    |    18   |
|----------|------------------------|---------|---------|
|          |  max_r_read_read_fu_32 |    0    |    0    |
|   read   |  max_g_read_read_fu_38 |    0    |    0    |
|          |  max_b_read_read_fu_44 |    0    |    0    |
|----------|------------------------|---------|---------|
|          | write_ln94_write_fu_50 |    0    |    0    |
|   write  | write_ln95_write_fu_57 |    0    |    0    |
|          | write_ln96_write_fu_64 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   150   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   150  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   150  |
+-----------+--------+--------+
