/*
 * Copyright (C) 2017-2020, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef SOC_AM6_CLK_IDS_H
#define SOC_AM6_CLK_IDS_H

#define CLK_AM6_MSHSI2C_MCU_0_BUS_PISCL 1
#define CLK_AM6_MSHSI2C_MAIN_3_BUS_PISCL 2
#define CLK_AM6_MSHSI2C_MAIN_2_BUS_PISCL 3
#define CLK_AM6_MSHSI2C_WKUP_0_BUS_PISCL 4
#define CLK_AM6_MSHSI2C_MAIN_0_BUS_PISCL 5
#define CLK_AM6_MSHSI2C_MAIN_1_BUS_PISCL 6
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0 7
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0 8
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0 9
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0 10
#define CLK_AM6_K3_DSS_UL_MAIN_0_BUS_DPI_1_OUT_CLK 11
#define CLK_AM6_GPMC_MAIN_0_BUS_PO_GPMC_DEV_CLK 12
#define CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_SYSCLKOUT_CLK 13
#define CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_SYSCLKOUT_GATE1 14
#define CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK 15
#define CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_SYSCLKOUT_GATE24 16
#define CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV24_CLK_CLK 17
#define CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_SYSCLKOUT_CLK 18
#define CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_SYSCLKOUT_GATE1 19
#define CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK 20
#define CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_SYSCLKOUT_GATE24 21
#define CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV24_CLK_CLK 22
#define CLK_AM6_SPI_MCU_0_BUS_IO_CLKSPIO_CLK 23
#define CLK_AM6_SPI_MAIN_2_BUS_IO_CLKSPIO_CLK 24
#define CLK_AM6_SPI_MAIN_0_BUS_IO_CLKSPIO_CLK 25
#define CLK_AM6_SPI_MAIN_1_BUS_IO_CLKSPIO_CLK 26
#define CLK_AM6_SPI_MAIN_3_BUS_IO_CLKSPIO_CLK 27
#define CLK_AM6_SPI_MCU_1_BUS_IO_CLKSPIO_CLK 28
#define CLK_AM6_K3_MAIN_EFUSE_MAIN_0_BUS_EFC1_CTL_FCLK 29
#define CLK_AM6_K3_MAIN_EFUSE_MAIN_0_BUS_EFC0_CTL_FCLK 30
#define CLK_AM6_CPSW_2GUSS_MCU_0_BUS_CPTS_GENF0_0 31
#define CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK 32
#define CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_RXCLK 33
#define CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK 34
#define CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_RXCLK 35
#define CLK_AM6_ICSS_G_MAIN_2_BUS_PR1_RGMII1_TXC_I 36
#define CLK_AM6_ICSS_G_MAIN_2_BUS_PR1_RGMII0_TXC_I 37
#define CLK_AM6_ICSS_G_MAIN_2_BUS_WIZ1_TX_MST_CLK 38
#define CLK_AM6_ICSS_G_MAIN_2_BUS_WIZ0_TX_MST_CLK 39
#define CLK_AM6_ICSS_G_MAIN_0_BUS_PR1_RGMII1_TXC_I 40
#define CLK_AM6_ICSS_G_MAIN_0_BUS_PR1_RGMII0_TXC_I 41
#define CLK_AM6_ICSS_G_MAIN_1_BUS_PR1_RGMII1_TXC_I 42
#define CLK_AM6_ICSS_G_MAIN_1_BUS_PR1_RGMII0_TXC_I 43
#define CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC3_CTL_FCLK 44
#define CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC0_CTL_FCLK 45
#define CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC1_CTL_FCLK 46
#define CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC2_CTL_FCLK 47
#define CLK_AM6_FSS_MCU_0_BUS_OSPI0_OCLK_CLK 48
#define CLK_AM6_FSS_MCU_0_BUS_OSPI1_OCLK_CLK 49
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_DCOCLKLDO_CLK 50
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_DCC_CLK 51
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK_DIV 52
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK_AON 53
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK 54
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK_DIV 55
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK_AON 56
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK 57
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK_DIV 58
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK_AON 59
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK 60
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK_DIV 61
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK_AON 62
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK 63
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK_DIV 64
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK_AON 65
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK 66
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_DCOCLKLDO_CLK 67
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_DCC_CLK 68
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK_DIV 69
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK_AON 70
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK 71
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK_DIV 72
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK_AON 73
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK 74
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK_DIV 75
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK_AON 76
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK 77
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK_DIV 78
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK_AON 79
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK 80
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK_DIV 81
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK_AON 82
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK 83
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_DCOCLKLDO_CLK 84
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK_DIV 85
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUTLDO_CLK 86
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK_AON 87
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK 88
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_DCOCLKLDO_CLK 89
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK_DIV 90
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUTLDO_CLK 91
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK_AON 92
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK 93
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_DCOCLKLDO_CLK 94
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK_DIV 95
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUTLDO_CLK 96
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK_AON 97
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK 98
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_DCOCLKLDO_CLK 99
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_DCC_CLK 100
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK_DIV 101
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK_AON 102
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK 103
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_DCOCLKLDO_CLK 104
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_DCC_CLK 105
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK_DIV 106
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK_AON 107
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK 108
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_DCOCLKLDO_CLK 109
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK_DIV 110
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUTLDO_CLK 111
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK_AON 112
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK 113
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK_DIV 114
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK_AON 115
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK 116
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK_DIV 117
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK_AON 118
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK 119
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK_DIV 120
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK_AON 121
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK 122
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK_DIV 123
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK_AON 124
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK 125
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_DCOCLKLDO_CLK 126
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK_DIV 127
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUTLDO_CLK 128
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK_AON 129
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK 130
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK_DIV 131
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK_AON 132
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK 133
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK_DIV 134
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK_AON 135
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK 136
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT3_CLK_DIV 137
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT3_CLK_AON 138
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT3_CLK 139
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK_DIV 140
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK_AON 141
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK 142
#define CLK_AM6_PCIE_G3X2_MAIN_0_BUS_PCIE_TXR1_CLK 143
#define CLK_AM6_PCIE_G3X2_MAIN_0_BUS_PCIE_TXR0_CLK 144
#define CLK_AM6_PCIE_G3X2_MAIN_1_BUS_PCIE_TXR0_CLK 145
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_PRG_MCU_EFUSE_CLK 146
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK 147
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK 148
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK 149
#define CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT 150
#define CLK_AM6_CLOCKMUX_WKUPUSART_CLK_SEL_BUS_OUT0 151
#define CLK_AM6_CLOCKMUX_WKUP_USART_MCUPLLBYPASS_CLKSEL_BUS_OUT0 152
#define CLK_AM6_CLOCKMUX_MCU_USART_FCLKSEL_BUS_OUT0 153
#define CLK_AM6_CLOCKMUX_MCU_MCAN_CLKSEL_BUS_OUT1 154
#define CLK_AM6_CLOCKMUX_MCU_MCAN_CLKSEL_BUS_OUT0 155
#define CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT1 156
#define CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT0 157
#define CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT3 158
#define CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT2 159
#define CLK_AM6_CLOCKMUX_MCU_WWD_CLKSEL_BUS_OUT1 160
#define CLK_AM6_CLOCKMUX_MCU_WWD_CLKSEL_BUS_OUT0 161
#define CLK_AM6_CLOCKMUX_MCU_OSPI_REFCLKSEL_BUS_OUT1 162
#define CLK_AM6_CLOCKMUX_MCU_OSPI_REFCLKSEL_BUS_OUT0 163
#define CLK_AM6_CLOCKMUX_MCU_ADC_CLKSEL_BUS_OUT1 164
#define CLK_AM6_CLOCKMUX_MCU_ADC_CLKSEL_BUS_OUT0 165
#define CLK_AM6_CLOCKMUX_WKUP_I2C_PICLK_SEL_BUS_OUT0 166
#define CLK_AM6_CLOCKMUX_MCU_R5_CPU_CLOCK_MUX_BUS_OUT1 167
#define CLK_AM6_CLOCKMUX_MCU_R5_CPU_CLOCK_MUX_BUS_OUT0 168
#define CLK_AM6_CLOCKMUX_MCU_R5_PHASE_MUX_BUS_OUT1 169
#define CLK_AM6_CLOCKMUX_MCU_R5_PHASE_MUX_BUS_OUT0 170
#define CLK_AM6_CLOCKMUX_MCU_OSPI0_ICLK_SEL_BUS_OUT0 171
#define CLK_AM6_CLOCKMUX_MCU_OSPI1_ICLK_SEL_BUS_OUT0 172
#define CLK_AM6_CLOCKMUX_MCASP0_AUXCLK_SEL_BUS_OUT0 173
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT4 174
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT7 175
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT6 176
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT1 177
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT0 178
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT3 179
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT2 180
#define CLK_AM6_CLOCKMUX_GTC_CLK_BUS_OUT0 181
#define CLK_AM6_CLOCKMUX_ICSSG_CORE_CLK_BUS_OUT1 182
#define CLK_AM6_CLOCKMUX_ICSSG_CORE_CLK_BUS_OUT0 183
#define CLK_AM6_CLOCKMUX_ICSSG_CORE_CLK_BUS_OUT2 184
#define CLK_AM6_CLOCKMUX_ICSS_IEP_CLK_BUS_OUT1 185
#define CLK_AM6_CLOCKMUX_ICSS_IEP_CLK_BUS_OUT0 186
#define CLK_AM6_CLOCKMUX_ICSS_IEP_CLK_BUS_OUT2 187
#define CLK_AM6_CLOCKMUX_GPMC_FCLK_MUX_BUS_OUT0 188
#define CLK_AM6_CLOCKMUX_MCASP1_AUXCLK_SEL_BUS_OUT0 189
#define CLK_AM6_CLOCKMUX_MCASP2_AUXCLK_SEL_BUS_OUT0 190
#define CLK_AM6_CLOCKMUX_DSS_DPI1_BUS_OUT0 191
#define CLK_AM6_CLOCKMUX_OBSCLK_BUS_OUT0 192
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT9 193
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT8 194
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT5 195
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT4 196
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT7 197
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT6 198
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT1 199
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT0 200
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT3 201
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT2 202
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT11 203
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT10 204
#define CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT1 205
#define CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT0 206
#define CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT3 207
#define CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT2 208
#define CLK_AM6_CLOCKMUX_USB_REF_BUS_OUT1 209
#define CLK_AM6_CLOCKMUX_USB_REF_BUS_OUT0 210
#define CLK_AM6_CLOCKMUX_SERDES_CLKSEL_BUS_OUT1 211
#define CLK_AM6_CLOCKMUX_SERDES_CLKSEL_BUS_OUT0 212
#define CLK_AM6_CLOCKMUX_USB0_PIPE3_CLK_SEL_BUS_OUT0 213
#define CLK_AM6_CLOCKMUX_WKUP_GPIO_CLKMUX_BUS_OUT0 214
#define CLK_AM6_CLOCKMUX_MCU_CLKOUT_MUX_BUS_OUT0 215
#define CLK_AM6_CLOCKMUX_MCU_RMII_REFCLK_MUX_BUS_OUT0 216
#define CLK_AM6_CLOCKMUX_MCU_OBSCLK_BUS_OUT0 217
#define CLK_AM6_CLOCKDIVIDER_MAIN_USART_DIV_BUS_OUT1 218
#define CLK_AM6_CLOCKDIVIDER_MAIN_USART_DIV_BUS_OUT0 219
#define CLK_AM6_CLOCKDIVIDER_MAIN_USART_DIV_BUS_OUT2 220
#define CLK_AM6_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT1 221
#define CLK_AM6_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT0 222
#define CLK_AM6_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT2 223
#define CLK_AM6_CLOCKDIVIDER_DSS_BUS_OUT1 224
#define CLK_AM6_CLOCKDIVIDER_DSS_BUS_OUT0 225
#define CLK_AM6_CLOCKDIVIDER_OBSCLK_DIV_BUS_OUT0 226
#define CLK_AM6_CLOCKDIVIDER_MCU_OBSCLK_DIV_BUS_OUT0 227
#define CLK_AM6_CLOCKDIVIDER_DEBUGSS_DIV_BUS_OUT0 228
#define CLK_AM6_BOARD_0_BUS_PRG1_RGMII1_RCLK 229
#define CLK_AM6_BOARD_0_BUS_PRG1_RGMII2_RCLK 230
#define CLK_AM6_BOARD_0_BUS_GPMCCLK 231
#define CLK_AM6_BOARD_0_BUS_MCASP2AHCLKX 232
#define CLK_AM6_BOARD_0_BUS_MCASP2AHCLKR 233
#define CLK_AM6_BOARD_0_BUS_PRG2_RGMII2_RCLK 234
#define CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK 235
#define CLK_AM6_BOARD_0_BUS_MCASP0ACLKR 236
#define CLK_AM6_BOARD_0_BUS_MCASP0ACLKX 237
#define CLK_AM6_BOARD_0_BUS_EXT_REFCLK1 238
#define CLK_AM6_BOARD_0_BUS_PRG0_RGMII2_RCLK 239
#define CLK_AM6_BOARD_0_BUS_MCU_OSPI0DQS 240
#define CLK_AM6_BOARD_0_BUS_USB0REFCLKP 241
#define CLK_AM6_BOARD_0_BUS_DSS0EXTPCLKIN 242
#define CLK_AM6_BOARD_0_BUS_SPI1CLK 243
#define CLK_AM6_BOARD_0_BUS_MCASP2ACLKR 244
#define CLK_AM6_BOARD_0_BUS_MCASP1ACLKX 245
#define CLK_AM6_BOARD_0_BUS_MCASP1ACLKR 246
#define CLK_AM6_BOARD_0_BUS_MCASP2ACLKX 247
#define CLK_AM6_BOARD_0_BUS_MCU_RMII1_REFCLK 248
#define CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK 249
#define CLK_AM6_BOARD_0_BUS_MCU_RGMII1_TCLK 250
#define CLK_AM6_BOARD_0_BUS_MCU_SPI0CLK 251
#define CLK_AM6_BOARD_0_BUS_MCU_SPI1CLK 252
#define CLK_AM6_BOARD_0_BUS_PRG0_RGMII1_RCLK 253
#define CLK_AM6_BOARD_0_BUS_SPI2CLK 254
#define CLK_AM6_BOARD_0_BUS_WKUP_TCK 255
#define CLK_AM6_BOARD_0_BUS_SPI3CLK 256
#define CLK_AM6_BOARD_0_BUS_USB0REFCLKM 257
#define CLK_AM6_BOARD_0_BUS_MCU_RGMII1_RCLK 258
#define CLK_AM6_BOARD_0_BUS_MCASP0AHCLKR 259
#define CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0 260
#define CLK_AM6_BOARD_0_BUS_MCASP0AHCLKX 261
#define CLK_AM6_BOARD_0_BUS_CCDC0_PCLK 262
#define CLK_AM6_BOARD_0_HFOSC1_CLK 263
#define CLK_AM6_BOARD_0_BUS_MCU_OSPI1DQS 264
#define CLK_AM6_BOARD_0_BUS_MCASP1AHCLKX 265
#define CLK_AM6_BOARD_0_BUS_PCIE1REFCLKM 266
#define CLK_AM6_BOARD_0_BUS_MCASP1AHCLKR 267
#define CLK_AM6_BOARD_0_BUS_PCIE1REFCLKP 268
#define CLK_AM6_BOARD_0_BUS_PRG2_RGMII1_RCLK 269
#define CLK_AM6_BOARD_0_BUS_SPI0CLK 270
#define CLK_AM6_CLOCKMUX_XREF_SEL_BUS_OUT0 271
#define CLK_AM6_CLOCKMUX_USB0_PIPE3_CLK_SEL_DIV_BUS_WKUP_RCOSC_12P5M_CLK 272

#endif /* SOC_AM6_CLK_IDS_H */
