Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Wed Mar 15 23:40:39 2017
| Host             : DESKTOP-QUJLBQI running 64-bit major release  (build 9200)
| Command          : report_power -file image_processor_wrapper_power_routed.rpt -pb image_processor_wrapper_power_summary_routed.pb -rpx image_processor_wrapper_power_routed.rpx
| Design           : image_processor_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.312  |
| Dynamic (W)              | 0.212  |
| Device Static (W)        | 0.100  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 83.6   |
| Junction Temperature (C) | 26.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        6 |       --- |             --- |
| Slice Logic              |     0.020 |    13117 |       --- |             --- |
|   LUT as Logic           |     0.017 |     4771 |     63400 |            7.53 |
|   Register               |     0.002 |     6117 |    126800 |            4.82 |
|   CARRY4                 |     0.001 |      463 |     15850 |            2.92 |
|   LUT as Distributed RAM |    <0.001 |       64 |     19000 |            0.34 |
|   F7/F8 Muxes            |    <0.001 |       41 |     63400 |            0.06 |
|   LUT as Shift Register  |    <0.001 |      112 |     19000 |            0.59 |
|   Others                 |     0.000 |      487 |       --- |             --- |
| Signals                  |     0.023 |     8530 |       --- |             --- |
| Block RAM                |     0.020 |       44 |       135 |           32.59 |
| MMCM                     |     0.121 |        1 |         6 |           16.67 |
| DSPs                     |     0.007 |       14 |       240 |            5.83 |
| I/O                      |     0.006 |       16 |       210 |            7.62 |
| Static Power             |     0.100 |          |           |                 |
| Total                    |     0.312 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.102 |       0.085 |      0.017 |
| Vccaux    |       1.800 |     0.085 |       0.067 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------------+-----------------+
| Clock              | Domain                               | Constraint (ns) |
+--------------------+--------------------------------------+-----------------+
| clk                | clk                                  |            10.0 |
| clk_out1_clk_wiz_0 | clk_wiz_inst/inst/clk_out1_clk_wiz_0 |            16.7 |
| clk_out2_clk_wiz_0 | clk_wiz_inst/inst/clk_out2_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | clk_wiz_inst/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| image_processor_wrapper                          |     0.212 |
|   clk_wiz_inst                                   |     0.121 |
|     inst                                         |     0.121 |
|   data_mem                                       |     0.006 |
|     U0                                           |     0.006 |
|       inst_blk_mem_gen                           |     0.006 |
|         gnbram.gnativebmg.native_blk_mem_gen     |     0.006 |
|           valid.cstr                             |     0.006 |
|             bindec_a.bindec_inst_a               |     0.000 |
|             has_mux_a.A                          |     0.000 |
|             ramloop[0].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[11].ram.r                    |     0.001 |
|               prim_init.ram                      |     0.001 |
|             ramloop[1].ram.r                     |     0.001 |
|               prim_init.ram                      |     0.001 |
|             ramloop[2].ram.r                     |     0.001 |
|               prim_init.ram                      |     0.001 |
|             ramloop[3].ram.r                     |     0.001 |
|               prim_init.ram                      |     0.001 |
|             ramloop[7].ram.r                     |     0.001 |
|               prim_init.ram                      |     0.001 |
|   image_processor_inst                           |     0.079 |
|     edge_detector_inst                           |     0.006 |
|       row_sums                                   |     0.002 |
|         U0                                       |     0.002 |
|           inst_blk_mem_gen                       |     0.002 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|               valid.cstr                         |     0.002 |
|                 ramloop[0].ram.r                 |     0.002 |
|                   prim_noinit.ram                |     0.002 |
|     jpeg_buffer                                  |     0.006 |
|       U0                                         |     0.006 |
|         inst_blk_mem_gen                         |     0.006 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.006 |
|             valid.cstr                           |     0.006 |
|               bindec_a.bindec_inst_a             |    <0.001 |
|               bindec_b.bindec_inst_b             |    <0.001 |
|               has_mux_b.B                        |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[10].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[11].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[12].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[13].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[14].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[15].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[16].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[17].ram.r                  |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[1].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[2].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[3].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[4].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[5].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[6].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[7].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[8].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|               ramloop[9].ram.r                   |    <0.001 |
|                 prim_noinit.ram                  |    <0.001 |
|     jpeg_inst                                    |     0.055 |
|       jpeg_YCbCr2RGB_p                           |     0.006 |
|       jpeg_check_FF_p                            |    <0.001 |
|       jpeg_checkff_fifo_p                        |     0.003 |
|         BU2                                      |     0.003 |
|           U0/gen_as.fgas                         |     0.003 |
|             normgen.memblk/mem1nc.coreinst       |     0.001 |
|       jpeg_dequantize_p                          |     0.001 |
|         jpeg_dequant_multiplier_p                |    <0.001 |
|           BU2                                    |    <0.001 |
|         jpeg_qt_sr_0_0_p                         |    <0.001 |
|           BU2                                    |    <0.001 |
|         jpeg_qt_sr_0_1_p                         |    <0.001 |
|           BU2                                    |    <0.001 |
|         jpeg_qt_sr_1_0_p                         |    <0.001 |
|           BU2                                    |    <0.001 |
|         jpeg_qt_sr_1_1_p                         |    <0.001 |
|           BU2                                    |    <0.001 |
|       jpeg_dezigzag_p                            |     0.004 |
|       jpeg_header_p                              |     0.004 |
|       jpeg_huffman_p                             |     0.004 |
|         ht_nr_of_symbols                         |    <0.001 |
|           BU100                                  |    <0.001 |
|           BU103                                  |    <0.001 |
|           BU106                                  |    <0.001 |
|           BU111                                  |    <0.001 |
|           BU114                                  |    <0.001 |
|           BU117                                  |    <0.001 |
|           BU120                                  |    <0.001 |
|           BU123                                  |    <0.001 |
|           BU126                                  |    <0.001 |
|           BU129                                  |    <0.001 |
|           BU132                                  |    <0.001 |
|           BU33                                   |    <0.001 |
|           BU36                                   |    <0.001 |
|           BU39                                   |    <0.001 |
|           BU42                                   |    <0.001 |
|           BU45                                   |    <0.001 |
|           BU48                                   |    <0.001 |
|           BU51                                   |    <0.001 |
|           BU54                                   |    <0.001 |
|           BU59                                   |    <0.001 |
|           BU62                                   |    <0.001 |
|           BU65                                   |    <0.001 |
|           BU68                                   |    <0.001 |
|           BU71                                   |    <0.001 |
|           BU74                                   |    <0.001 |
|           BU77                                   |    <0.001 |
|           BU80                                   |    <0.001 |
|           BU85                                   |    <0.001 |
|           BU88                                   |    <0.001 |
|           BU91                                   |    <0.001 |
|           BU94                                   |    <0.001 |
|           BU97                                   |    <0.001 |
|         ht_table                                 |     0.001 |
|           BU2                                    |     0.001 |
|         jpeg_huffman_input_sr_p                  |    <0.001 |
|       jpeg_idct_p                                |     0.028 |
|         jpeg_idct_core_12_p                      |     0.028 |
|       jpeg_input_fifo_p                          |     0.003 |
|         BU2                                      |     0.003 |
|           U0/gen_as.fgas                         |     0.003 |
|             normgen.memblk/mem1ncr.coreinst      |    <0.001 |
|       jpeg_upsampling_p                          |     0.002 |
|         Cb_buffer                                |    <0.001 |
|           BU2                                    |    <0.001 |
|         Cr_buffer                                |    <0.001 |
|           BU2                                    |    <0.001 |
|         Y_buffer                                 |    <0.001 |
|           BU2                                    |    <0.001 |
|     vga_controller_inst                          |     0.009 |
|       vgadriver_inst                             |    <0.001 |
|       video_mem                                  |     0.003 |
|         U0                                       |     0.003 |
|           inst_blk_mem_gen                       |     0.003 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|               valid.cstr                         |     0.003 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 bindec_b.bindec_inst_b           |    <0.001 |
|                 has_mux_b.B                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
+--------------------------------------------------+-----------+


