<profile>
    <ReportVersion>
        <Version>2023.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel0</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.650</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>32801</Best-caseLatency>
            <Average-caseLatency>32801</Average-caseLatency>
            <Worst-caseLatency>33784</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.169 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>32787</min>
                    <max>33776</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>32787</Interval-min>
            <Interval-max>33776</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>174</BRAM_18K>
            <DSP>40</DSP>
            <FF>29216</FF>
            <LUT>27120</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWADDR</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWLEN</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWSIZE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWBURST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWLOCK</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWCACHE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWPROT</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWQOS</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWREGION</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WDATA</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WSTRB</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WLAST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARADDR</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARLEN</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARSIZE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARBURST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARLOCK</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARCACHE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARPROT</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARQOS</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARREGION</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RDATA</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RLAST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RRESP</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BRESP</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWADDR</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWLEN</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWSIZE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWBURST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWLOCK</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWCACHE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWPROT</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWQOS</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWREGION</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WDATA</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WSTRB</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WLAST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARADDR</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARLEN</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARSIZE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARBURST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARLOCK</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARCACHE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARPROT</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARQOS</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARREGION</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RDATA</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RLAST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RRESP</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BRESP</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWADDR</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWLEN</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWSIZE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWBURST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWLOCK</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWCACHE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWPROT</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWQOS</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWREGION</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WDATA</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WSTRB</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WLAST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARADDR</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARLEN</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARSIZE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARBURST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARLOCK</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARCACHE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARPROT</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARQOS</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARREGION</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RDATA</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RLAST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RRESP</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BRESP</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>kernel0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>328</ID>
                </Instance>
                <Instance>
                    <InstName>A_IO_L3_in_serialize_U0</InstName>
                    <ModuleName>A_IO_L3_in_serialize</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>335</ID>
                    <BindInstances>add_ln38_fu_117_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L3_in_serialize_U0</InstName>
                    <ModuleName>B_IO_L3_in_serialize</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>344</ID>
                    <BindInstances>add_ln383_fu_117_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L3_in_U0</InstName>
                    <ModuleName>A_IO_L3_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>353</ID>
                    <BindInstances>add_ln8_fu_84_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L3_in_U0</InstName>
                    <ModuleName>B_IO_L3_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>359</ID>
                    <BindInstances>add_ln353_fu_84_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_U0</InstName>
                    <ModuleName>A_IO_L2_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>365</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_142</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>38</ID>
                                    <BindInstances>add_ln62_1_fu_165_p2 add_ln62_fu_180_p2 add_ln72_fu_252_p2 add_ln66_fu_263_p2 add_ln64_fu_269_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_152</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>152</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>52</ID>
                                    <BindInstances>c4_6_fu_76_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>add_ln100_fu_88_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>c3_5_fu_82_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_U local_A_pong_U c0_8_fu_175_p2 c1_4_fu_187_p2 c2_7_fu_203_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_U0</InstName>
                    <ModuleName>B_IO_L2_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>372</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_142</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_38</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>38</ID>
                                    <BindInstances>empty_141_fu_409_p2 add_ln407_1_fu_275_p2 add_ln407_fu_287_p2 add_ln409_fu_440_p2 empty_144_fu_450_p2 add_ln411_fu_345_p2 add_ln409_1_fu_365_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_fu_152</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>152</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52</InstName>
                                    <ModuleName>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>52</ID>
                                    <BindInstances>c4_3_fu_76_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60</InstName>
                                    <ModuleName>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>add_ln445_fu_88_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>c3_3_fu_82_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_U local_B_pong_U c0_4_fu_175_p2 c1_2_fu_187_p2 c2_5_fu_203_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_boundary_U0</InstName>
                    <ModuleName>A_IO_L2_in_boundary</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>379</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_140</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>140</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>38</ID>
                                    <BindInstances>add_ln62_1_fu_165_p2 add_ln62_fu_180_p2 add_ln72_fu_252_p2 add_ln66_fu_263_p2 add_ln64_fu_269_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_boundary_fu_150</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans_boundary</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>150</ID>
                            <BindInstances>add_ln140_fu_88_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_U local_A_pong_U c0_6_fu_171_p2 c1_3_fu_183_p2 c2_6_fu_199_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_boundary_U0</InstName>
                    <ModuleName>B_IO_L2_in_boundary</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>385</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_140</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>140</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_38</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>38</ID>
                                    <BindInstances>empty_141_fu_409_p2 add_ln407_1_fu_275_p2 add_ln407_fu_287_p2 add_ln409_fu_440_p2 empty_144_fu_450_p2 add_ln411_fu_345_p2 add_ln409_1_fu_365_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_boundary_fu_150</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans_boundary</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>150</ID>
                            <BindInstances>add_ln485_fu_88_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_U local_B_pong_U c0_2_fu_171_p2 c1_1_fu_183_p2 c2_4_fu_199_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_U0</InstName>
                    <ModuleName>PE_wrapper</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>391</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_30</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>30</ID>
                            <BindInstances>local_C_U add_ln705_fu_277_p2 c2_3_fu_499_p2 c5_3_fu_571_p2 add_ln712_fu_772_p2 empty_fu_796_p2 fmul_32ns_32ns_32_4_max_dsp_1_U59 fadd_32ns_32ns_32_5_full_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U60 fadd_32ns_32ns_32_5_full_dsp_1_U58 add_ln714_fu_665_p2 add_ln712_1_fu_671_p2 add_ln710_1_fu_685_p2 add_ln707_1_fu_699_p2 add_ln706_fu_713_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_3_U0</InstName>
                    <ModuleName>PE_wrapper_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>400</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_30</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>30</ID>
                            <BindInstances>local_C_U add_ln705_fu_277_p2 c2_3_fu_499_p2 c5_3_fu_571_p2 add_ln712_fu_772_p2 empty_fu_796_p2 fmul_32ns_32ns_32_4_max_dsp_1_U59 fadd_32ns_32ns_32_5_full_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U60 fadd_32ns_32ns_32_5_full_dsp_1_U58 add_ln714_fu_665_p2 add_ln712_1_fu_671_p2 add_ln710_1_fu_685_p2 add_ln707_1_fu_699_p2 add_ln706_fu_713_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_4_U0</InstName>
                    <ModuleName>PE_wrapper_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>409</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_30</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>30</ID>
                            <BindInstances>local_C_U add_ln705_fu_277_p2 c2_3_fu_499_p2 c5_3_fu_571_p2 add_ln712_fu_772_p2 empty_fu_796_p2 fmul_32ns_32ns_32_4_max_dsp_1_U59 fadd_32ns_32ns_32_5_full_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U60 fadd_32ns_32ns_32_5_full_dsp_1_U58 add_ln714_fu_665_p2 add_ln712_1_fu_671_p2 add_ln710_1_fu_685_p2 add_ln707_1_fu_699_p2 add_ln706_fu_713_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_5_U0</InstName>
                    <ModuleName>PE_wrapper_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>418</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_30</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>30</ID>
                            <BindInstances>local_C_U add_ln705_fu_277_p2 c2_3_fu_499_p2 c5_3_fu_571_p2 add_ln712_fu_772_p2 empty_fu_796_p2 fmul_32ns_32ns_32_4_max_dsp_1_U59 fadd_32ns_32ns_32_5_full_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U60 fadd_32ns_32ns_32_5_full_dsp_1_U58 add_ln714_fu_665_p2 add_ln712_1_fu_671_p2 add_ln710_1_fu_685_p2 add_ln707_1_fu_699_p2 add_ln706_fu_713_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_in_1_U0</InstName>
                    <ModuleName>A_PE_dummy_in_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>427</ID>
                    <BindInstances>add_ln790_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_in_2_U0</InstName>
                    <ModuleName>B_PE_dummy_in_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>432</ID>
                    <BindInstances>add_ln816_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_wrapper_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary_wrapper</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>437</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_fu_58</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>58</ID>
                            <BindInstances>add_ln849_1_fu_193_p2 add_ln849_fu_210_p2 add_ln851_fu_267_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_fu_65</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>65</ID>
                            <BindInstances>add_ln927_1_fu_115_p2 add_ln927_fu_127_p2 add_ln934_fu_165_p2 add_ln929_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_U add_ln1000_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_in_U0</InstName>
                    <ModuleName>A_PE_dummy_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>443</ID>
                    <BindInstances>add_ln790_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_in_U0</InstName>
                    <ModuleName>B_PE_dummy_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>448</ID>
                    <BindInstances>add_ln816_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_wrapper_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_wrapper</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>453</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_fu_26</InstName>
                            <ModuleName>C_drain_IO_L1_out</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>26</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83</InstName>
                                    <ModuleName>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>83</ID>
                                    <BindInstances>add_ln849_2_fu_193_p2 add_ln849_fu_210_p2 add_ln851_fu_267_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90</InstName>
                                    <ModuleName>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>add_ln899_fu_78_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98</InstName>
                                    <ModuleName>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>add_ln885_1_fu_115_p2 add_ln885_fu_127_p2 add_ln892_fu_165_p2 add_ln887_fu_176_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U add_ln953_fu_119_p2 c4_1_fu_131_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_wrapper_6_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary_wrapper_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>460</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>58</ID>
                            <BindInstances>add_ln849_1_fu_193_p2 add_ln849_fu_210_p2 add_ln851_fu_267_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>65</ID>
                            <BindInstances>add_ln927_1_fu_115_p2 add_ln927_fu_127_p2 add_ln934_fu_165_p2 add_ln929_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_U add_ln1000_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_wrapper_7_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_wrapper_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>466</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_fu_26</InstName>
                            <ModuleName>C_drain_IO_L1_out</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>26</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83</InstName>
                                    <ModuleName>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>83</ID>
                                    <BindInstances>add_ln849_2_fu_193_p2 add_ln849_fu_210_p2 add_ln851_fu_267_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90</InstName>
                                    <ModuleName>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>add_ln899_fu_78_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98</InstName>
                                    <ModuleName>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>add_ln885_1_fu_115_p2 add_ln885_fu_127_p2 add_ln892_fu_165_p2 add_ln887_fu_176_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U add_ln953_fu_119_p2 c4_1_fu_131_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_boundary_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out_boundary</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>473</ID>
                    <BindInstances>add_ln1096_fu_84_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>479</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76</InstName>
                            <ModuleName>C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln1067_fu_80_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84</InstName>
                            <ModuleName>C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>84</ID>
                            <BindInstances>add_ln1050_fu_80_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln1043_fu_119_p2 c3_1_fu_172_p2 add_ln1044_fu_177_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L3_out_U0</InstName>
                    <ModuleName>C_drain_IO_L3_out</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>486</ID>
                    <BindInstances>add_ln1130_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L3_out_serialize_U0</InstName>
                    <ModuleName>C_drain_IO_L3_out_serialize</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>492</ID>
                    <BindInstances>add_ln1164_fu_142_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>C_c_U fifo_A_A_IO_L3_in_serialize_U fifo_B_B_IO_L3_in_serialize_U fifo_C_drain_C_drain_IO_L3_out_serialize_U fifo_A_A_IO_L2_in_0_U fifo_A_A_IO_L2_in_1_U fifo_B_B_IO_L2_in_0_U fifo_B_B_IO_L2_in_1_U fifo_A_PE_0_0_U fifo_A_PE_0_1_U fifo_A_PE_0_2_U fifo_A_PE_1_0_U fifo_A_PE_1_1_U fifo_A_PE_1_2_U fifo_B_PE_0_0_U fifo_B_PE_1_0_U fifo_B_PE_2_0_U fifo_B_PE_0_1_U fifo_B_PE_1_1_U fifo_B_PE_2_1_U fifo_C_drain_PE_0_0_U fifo_C_drain_PE_1_0_U fifo_C_drain_PE_0_1_U fifo_C_drain_PE_1_1_U fifo_C_drain_C_drain_IO_L1_out_0_0_U fifo_C_drain_C_drain_IO_L1_out_0_1_U fifo_C_drain_C_drain_IO_L1_out_1_0_U fifo_C_drain_C_drain_IO_L1_out_1_1_U fifo_C_drain_C_drain_IO_L2_out_0_U fifo_C_drain_C_drain_IO_L2_out_1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.374</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>A_IO_L3_in_serialize</Name>
            <Loops>
                <VITIS_LOOP_38_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.650</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1035</Best-caseLatency>
                    <Average-caseLatency>1035</Average-caseLatency>
                    <Worst-caseLatency>1035</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.175 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.175 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.175 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1035</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_1>
                        <Name>VITIS_LOOP_38_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1033</Latency>
                        <AbsoluteTimeLatency>5.165 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_38_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>675</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_117_p2" SOURCE="src/kernel_kernel.cpp:38" URAM="0" VARIABLE="add_ln38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L3_in</Name>
            <Loops>
                <VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5>
                        <Name>VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>5.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_84_p2" SOURCE="src/kernel_kernel.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3</Name>
            <Loops>
                <VITIS_LOOP_112_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_3>
                        <Name>VITIS_LOOP_112_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_112_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_3" OPTYPE="add" PRAGMA="" RTLNAME="c4_6_fu_76_p2" SOURCE="src/kernel_kernel.cpp:112" URAM="0" VARIABLE="c4_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2</Name>
            <Loops>
                <VITIS_LOOP_100_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_100_2>
                        <Name>VITIS_LOOP_100_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_100_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_88_p2" SOURCE="src/kernel_kernel.cpp:100" URAM="0" VARIABLE="add_ln100"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_inter_trans</Name>
            <Loops>
                <VITIS_LOOP_97_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>25</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.125 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.125 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.125 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_97_1>
                        <Name>VITIS_LOOP_97_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <IterationLatency>12</IterationLatency>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52</Instance>
                            <Instance>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60</Instance>
                        </InstanceList>
                    </VITIS_LOOP_97_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>239</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_1" OPTYPE="add" PRAGMA="" RTLNAME="c3_5_fu_82_p2" SOURCE="src/kernel_kernel.cpp:97" URAM="0" VARIABLE="c3_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI</Name>
            <Loops>
                <VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.193</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>514</Best-caseLatency>
                    <Average-caseLatency>514</Average-caseLatency>
                    <Worst-caseLatency>514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>514</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3>
                        <Name>VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>512</TripCount>
                        <Latency>512</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>279</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_165_p2" SOURCE="src/kernel_kernel.cpp:62" URAM="0" VARIABLE="add_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_180_p2" SOURCE="src/kernel_kernel.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_252_p2" SOURCE="src/kernel_kernel.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_263_p2" SOURCE="src/kernel_kernel.cpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_269_p2" SOURCE="src/kernel_kernel.cpp:64" URAM="0" VARIABLE="add_ln64"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_intra_trans</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.193</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>515</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.575 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 515</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>304</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>A_IO_L2_in</Name>
            <Loops>
                <VITIS_LOOP_173_1>
                    <VITIS_LOOP_174_2>
                        <VITIS_LOOP_175_3/>
                    </VITIS_LOOP_174_2>
                </VITIS_LOOP_173_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.193</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1771</Best-caseLatency>
                    <Average-caseLatency>16940</Average-caseLatency>
                    <Worst-caseLatency>33645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.855 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>84.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1771 ~ 33645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_173_1>
                        <Name>VITIS_LOOP_173_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <Latency>1768 ~ 33128</Latency>
                        <AbsoluteTimeLatency>8.840 us ~ 0.166 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>442</min>
                                <max>8282</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>442 ~ 8282</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_174_2>
                            <Name>VITIS_LOOP_174_2</Name>
                            <Slack>3.65</Slack>
                            <TripCount>4</TripCount>
                            <Latency>440 ~ 8280</Latency>
                            <AbsoluteTimeLatency>2.200 us ~ 41.400 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>110</min>
                                    <max>2070</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>110 ~ 2070</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_175_3>
                                <Name>VITIS_LOOP_175_3</Name>
                                <Slack>3.65</Slack>
                                <TripCount>4</TripCount>
                                <Latency>108 ~ 2068</Latency>
                                <AbsoluteTimeLatency>0.540 us ~ 10.340 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>27</min>
                                        <max>517</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>27 ~ 517</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_A_IO_L2_in_inter_trans_fu_152</Instance>
                                </InstanceList>
                            </VITIS_LOOP_175_3>
                        </VITIS_LOOP_174_2>
                    </VITIS_LOOP_173_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>95</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>833</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_U" SOURCE="src/kernel_kernel.cpp:160" URAM="0" VARIABLE="local_A_ping"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_U" SOURCE="src/kernel_kernel.cpp:162" URAM="0" VARIABLE="local_A_pong"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_173_1" OPTYPE="add" PRAGMA="" RTLNAME="c0_8_fu_175_p2" SOURCE="src/kernel_kernel.cpp:173" URAM="0" VARIABLE="c0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_2" OPTYPE="add" PRAGMA="" RTLNAME="c1_4_fu_187_p2" SOURCE="src/kernel_kernel.cpp:174" URAM="0" VARIABLE="c1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_175_3" OPTYPE="add" PRAGMA="" RTLNAME="c2_7_fu_203_p2" SOURCE="src/kernel_kernel.cpp:175" URAM="0" VARIABLE="c2_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_inter_trans_boundary</Name>
            <Loops>
                <VITIS_LOOP_140_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_140_2>
                        <Name>VITIS_LOOP_140_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_140_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_88_p2" SOURCE="src/kernel_kernel.cpp:140" URAM="0" VARIABLE="add_ln140"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_boundary</Name>
            <Loops>
                <VITIS_LOOP_270_1>
                    <VITIS_LOOP_271_2>
                        <VITIS_LOOP_272_3/>
                    </VITIS_LOOP_271_2>
                </VITIS_LOOP_270_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.193</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>811</Best-caseLatency>
                    <Average-caseLatency>16940</Average-caseLatency>
                    <Worst-caseLatency>33645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.055 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>84.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>811 ~ 33645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_270_1>
                        <Name>VITIS_LOOP_270_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <Latency>808 ~ 33128</Latency>
                        <AbsoluteTimeLatency>4.040 us ~ 0.166 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>202</min>
                                <max>8282</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>202 ~ 8282</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_271_2>
                            <Name>VITIS_LOOP_271_2</Name>
                            <Slack>3.65</Slack>
                            <TripCount>4</TripCount>
                            <Latency>200 ~ 8280</Latency>
                            <AbsoluteTimeLatency>1.000 us ~ 41.400 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>50</min>
                                    <max>2070</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>50 ~ 2070</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_272_3>
                                <Name>VITIS_LOOP_272_3</Name>
                                <Slack>3.65</Slack>
                                <TripCount>4</TripCount>
                                <Latency>48 ~ 2068</Latency>
                                <AbsoluteTimeLatency>0.240 us ~ 10.340 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>12</min>
                                        <max>517</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>12 ~ 517</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_A_IO_L2_in_inter_trans_boundary_fu_150</Instance>
                                </InstanceList>
                            </VITIS_LOOP_272_3>
                        </VITIS_LOOP_271_2>
                    </VITIS_LOOP_270_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>78</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>658</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_U" SOURCE="src/kernel_kernel.cpp:257" URAM="0" VARIABLE="local_A_ping"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_U" SOURCE="src/kernel_kernel.cpp:259" URAM="0" VARIABLE="local_A_pong"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_270_1" OPTYPE="add" PRAGMA="" RTLNAME="c0_6_fu_171_p2" SOURCE="src/kernel_kernel.cpp:270" URAM="0" VARIABLE="c0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_2" OPTYPE="add" PRAGMA="" RTLNAME="c1_3_fu_183_p2" SOURCE="src/kernel_kernel.cpp:271" URAM="0" VARIABLE="c1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_272_3" OPTYPE="add" PRAGMA="" RTLNAME="c2_6_fu_199_p2" SOURCE="src/kernel_kernel.cpp:272" URAM="0" VARIABLE="c2_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L3_in_serialize</Name>
            <Loops>
                <VITIS_LOOP_383_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.650</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1035</Best-caseLatency>
                    <Average-caseLatency>1035</Average-caseLatency>
                    <Worst-caseLatency>1035</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.175 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.175 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.175 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1035</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_383_1>
                        <Name>VITIS_LOOP_383_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1033</Latency>
                        <AbsoluteTimeLatency>5.165 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_383_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>675</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_383_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln383_fu_117_p2" SOURCE="src/kernel_kernel.cpp:383" URAM="0" VARIABLE="add_ln383"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L3_in</Name>
            <Loops>
                <VITIS_LOOP_353_1_VITIS_LOOP_355_3_VITIS_LOOP_358_4_VITIS_LOOP_360_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_353_1_VITIS_LOOP_355_3_VITIS_LOOP_358_4_VITIS_LOOP_360_5>
                        <Name>VITIS_LOOP_353_1_VITIS_LOOP_355_3_VITIS_LOOP_358_4_VITIS_LOOP_360_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>5.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_353_1_VITIS_LOOP_355_3_VITIS_LOOP_358_4_VITIS_LOOP_360_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_353_1_VITIS_LOOP_355_3_VITIS_LOOP_358_4_VITIS_LOOP_360_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_84_p2" SOURCE="src/kernel_kernel.cpp:353" URAM="0" VARIABLE="add_ln353"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3</Name>
            <Loops>
                <VITIS_LOOP_457_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_457_3>
                        <Name>VITIS_LOOP_457_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_457_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_457_3" OPTYPE="add" PRAGMA="" RTLNAME="c4_3_fu_76_p2" SOURCE="src/kernel_kernel.cpp:457" URAM="0" VARIABLE="c4_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2</Name>
            <Loops>
                <VITIS_LOOP_445_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_445_2>
                        <Name>VITIS_LOOP_445_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_445_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln445_fu_88_p2" SOURCE="src/kernel_kernel.cpp:445" URAM="0" VARIABLE="add_ln445"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_inter_trans</Name>
            <Loops>
                <VITIS_LOOP_442_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>25</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.125 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.125 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.125 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_442_1>
                        <Name>VITIS_LOOP_442_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <IterationLatency>12</IterationLatency>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52</Instance>
                            <Instance>grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60</Instance>
                        </InstanceList>
                    </VITIS_LOOP_442_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>239</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_442_1" OPTYPE="add" PRAGMA="" RTLNAME="c3_3_fu_82_p2" SOURCE="src/kernel_kernel.cpp:442" URAM="0" VARIABLE="c3_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V</Name>
            <Loops>
                <VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.604</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3>
                        <Name>VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>63</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>565</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_141_fu_409_p2" SOURCE="" URAM="0" VARIABLE="empty_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln407_1_fu_275_p2" SOURCE="src/kernel_kernel.cpp:407" URAM="0" VARIABLE="add_ln407_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln407_fu_287_p2" SOURCE="src/kernel_kernel.cpp:407" URAM="0" VARIABLE="add_ln407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln409_fu_440_p2" SOURCE="src/kernel_kernel.cpp:409" URAM="0" VARIABLE="add_ln409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_450_p2" SOURCE="src/kernel_kernel.cpp:409" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln411_fu_345_p2" SOURCE="src/kernel_kernel.cpp:411" URAM="0" VARIABLE="add_ln411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln409_1_fu_365_p2" SOURCE="src/kernel_kernel.cpp:409" URAM="0" VARIABLE="add_ln409_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_intra_trans</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.604</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.295 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.585 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>590</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>B_IO_L2_in</Name>
            <Loops>
                <VITIS_LOOP_518_1>
                    <VITIS_LOOP_519_2>
                        <VITIS_LOOP_520_3/>
                    </VITIS_LOOP_519_2>
                </VITIS_LOOP_518_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.604</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1771</Best-caseLatency>
                    <Average-caseLatency>17005</Average-caseLatency>
                    <Worst-caseLatency>33775</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.855 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>85.025 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.169 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1771 ~ 33775</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_518_1>
                        <Name>VITIS_LOOP_518_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <Latency>1768 ~ 33256</Latency>
                        <AbsoluteTimeLatency>8.840 us ~ 0.166 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>442</min>
                                <max>8314</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>442 ~ 8314</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_519_2>
                            <Name>VITIS_LOOP_519_2</Name>
                            <Slack>3.65</Slack>
                            <TripCount>4</TripCount>
                            <Latency>440 ~ 8312</Latency>
                            <AbsoluteTimeLatency>2.200 us ~ 41.560 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>110</min>
                                    <max>2078</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>110 ~ 2078</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_520_3>
                                <Name>VITIS_LOOP_520_3</Name>
                                <Slack>3.65</Slack>
                                <TripCount>4</TripCount>
                                <Latency>108 ~ 2076</Latency>
                                <AbsoluteTimeLatency>0.540 us ~ 10.380 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>27</min>
                                        <max>519</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>27 ~ 519</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_B_IO_L2_in_inter_trans_fu_152</Instance>
                                </InstanceList>
                            </VITIS_LOOP_520_3>
                        </VITIS_LOOP_519_2>
                    </VITIS_LOOP_518_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>126</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1119</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_U" SOURCE="src/kernel_kernel.cpp:505" URAM="0" VARIABLE="local_B_ping"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_U" SOURCE="src/kernel_kernel.cpp:507" URAM="0" VARIABLE="local_B_pong"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_518_1" OPTYPE="add" PRAGMA="" RTLNAME="c0_4_fu_175_p2" SOURCE="src/kernel_kernel.cpp:518" URAM="0" VARIABLE="c0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_519_2" OPTYPE="add" PRAGMA="" RTLNAME="c1_2_fu_187_p2" SOURCE="src/kernel_kernel.cpp:519" URAM="0" VARIABLE="c1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_3" OPTYPE="add" PRAGMA="" RTLNAME="c2_5_fu_203_p2" SOURCE="src/kernel_kernel.cpp:520" URAM="0" VARIABLE="c2_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_inter_trans_boundary</Name>
            <Loops>
                <VITIS_LOOP_485_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_485_2>
                        <Name>VITIS_LOOP_485_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_485_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_485_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln485_fu_88_p2" SOURCE="src/kernel_kernel.cpp:485" URAM="0" VARIABLE="add_ln485"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_boundary</Name>
            <Loops>
                <VITIS_LOOP_615_1>
                    <VITIS_LOOP_616_2>
                        <VITIS_LOOP_617_3/>
                    </VITIS_LOOP_616_2>
                </VITIS_LOOP_615_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.604</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>811</Best-caseLatency>
                    <Average-caseLatency>17005</Average-caseLatency>
                    <Worst-caseLatency>33775</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.055 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>85.025 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.169 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>811 ~ 33775</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_615_1>
                        <Name>VITIS_LOOP_615_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <Latency>808 ~ 33256</Latency>
                        <AbsoluteTimeLatency>4.040 us ~ 0.166 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>202</min>
                                <max>8314</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>202 ~ 8314</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_616_2>
                            <Name>VITIS_LOOP_616_2</Name>
                            <Slack>3.65</Slack>
                            <TripCount>4</TripCount>
                            <Latency>200 ~ 8312</Latency>
                            <AbsoluteTimeLatency>1.000 us ~ 41.560 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>50</min>
                                    <max>2078</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>50 ~ 2078</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_617_3>
                                <Name>VITIS_LOOP_617_3</Name>
                                <Slack>3.65</Slack>
                                <TripCount>4</TripCount>
                                <Latency>48 ~ 2076</Latency>
                                <AbsoluteTimeLatency>0.240 us ~ 10.380 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>12</min>
                                        <max>519</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>12 ~ 519</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_B_IO_L2_in_inter_trans_boundary_fu_150</Instance>
                                </InstanceList>
                            </VITIS_LOOP_617_3>
                        </VITIS_LOOP_616_2>
                    </VITIS_LOOP_615_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>109</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>944</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_U" SOURCE="src/kernel_kernel.cpp:602" URAM="0" VARIABLE="local_B_ping"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_U" SOURCE="src/kernel_kernel.cpp:604" URAM="0" VARIABLE="local_B_pong"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_615_1" OPTYPE="add" PRAGMA="" RTLNAME="c0_2_fu_171_p2" SOURCE="src/kernel_kernel.cpp:615" URAM="0" VARIABLE="c0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_616_2" OPTYPE="add" PRAGMA="" RTLNAME="c1_1_fu_183_p2" SOURCE="src/kernel_kernel.cpp:616" URAM="0" VARIABLE="c1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_617_3" OPTYPE="add" PRAGMA="" RTLNAME="c2_4_fu_199_p2" SOURCE="src/kernel_kernel.cpp:617" URAM="0" VARIABLE="c2_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE</Name>
            <Loops>
                <VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.586</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32785</Best-caseLatency>
                    <Average-caseLatency>32785</Average-caseLatency>
                    <Worst-caseLatency>32785</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32785</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6>
                        <Name>VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32783</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1364</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1336</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_U" SOURCE="src/kernel_kernel.cpp:701" URAM="0" VARIABLE="local_C"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln705_fu_277_p2" SOURCE="src/kernel_kernel.cpp:705" URAM="0" VARIABLE="add_ln705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="add" PRAGMA="" RTLNAME="c2_3_fu_499_p2" SOURCE="src/kernel_kernel.cpp:707" URAM="0" VARIABLE="c2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="add" PRAGMA="" RTLNAME="c5_3_fu_571_p2" SOURCE="src/kernel_kernel.cpp:710" URAM="0" VARIABLE="c5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_772_p2" SOURCE="src/kernel_kernel.cpp:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_796_p2" SOURCE="src/kernel_kernel.cpp:712" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U59" SOURCE="src/kernel_kernel.cpp:742" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U57" SOURCE="src/kernel_kernel.cpp:742" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U60" SOURCE="src/kernel_kernel.cpp:742" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U58" SOURCE="src/kernel_kernel.cpp:742" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln714_fu_665_p2" SOURCE="src/kernel_kernel.cpp:714" URAM="0" VARIABLE="add_ln714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_1_fu_671_p2" SOURCE="src/kernel_kernel.cpp:712" URAM="0" VARIABLE="add_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln710_1_fu_685_p2" SOURCE="src/kernel_kernel.cpp:710" URAM="0" VARIABLE="add_ln710_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln707_1_fu_699_p2" SOURCE="src/kernel_kernel.cpp:707" URAM="0" VARIABLE="add_ln707_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln706_fu_713_p2" SOURCE="src/kernel_kernel.cpp:706" URAM="0" VARIABLE="add_ln706"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_wrapper</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.586</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32786</Best-caseLatency>
                    <Average-caseLatency>32786</Average-caseLatency>
                    <Worst-caseLatency>32786</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32786</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1369</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1415</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.586</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32786</Best-caseLatency>
                    <Average-caseLatency>32786</Average-caseLatency>
                    <Worst-caseLatency>32786</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32786</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1369</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1415</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.586</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32786</Best-caseLatency>
                    <Average-caseLatency>32786</Average-caseLatency>
                    <Worst-caseLatency>32786</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32786</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1369</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1415</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.586</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32786</Best-caseLatency>
                    <Average-caseLatency>32786</Average-caseLatency>
                    <Worst-caseLatency>32786</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32786</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1369</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1415</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>A_PE_dummy_in_1</Name>
            <Loops>
                <VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6>
                        <Name>VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln790_fu_74_p2" SOURCE="src/kernel_kernel.cpp:790" URAM="0" VARIABLE="add_ln790"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_in</Name>
            <Loops>
                <VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6>
                        <Name>VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln790_fu_74_p2" SOURCE="src/kernel_kernel.cpp:790" URAM="0" VARIABLE="add_ln790"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy_in_2</Name>
            <Loops>
                <VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6>
                        <Name>VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln816_fu_74_p2" SOURCE="src/kernel_kernel.cpp:816" URAM="0" VARIABLE="add_ln816"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy_in</Name>
            <Loops>
                <VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6>
                        <Name>VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln816_fu_74_p2" SOURCE="src/kernel_kernel.cpp:816" URAM="0" VARIABLE="add_ln816"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1</Name>
            <Loops>
                <VITIS_LOOP_849_1_VITIS_LOOP_851_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.335 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.335 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_849_1_VITIS_LOOP_851_2>
                        <Name>VITIS_LOOP_849_1_VITIS_LOOP_851_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.325 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_849_1_VITIS_LOOP_851_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_849_1_VITIS_LOOP_851_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln849_1_fu_193_p2" SOURCE="src/kernel_kernel.cpp:849" URAM="0" VARIABLE="add_ln849_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_849_1_VITIS_LOOP_851_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln849_fu_210_p2" SOURCE="src/kernel_kernel.cpp:849" URAM="0" VARIABLE="add_ln849"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_849_1_VITIS_LOOP_851_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln851_fu_267_p2" SOURCE="src/kernel_kernel.cpp:851" URAM="0" VARIABLE="add_ln851"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s</Name>
            <Loops>
                <VITIS_LOOP_927_2_VITIS_LOOP_929_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.967</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_927_2_VITIS_LOOP_929_3>
                        <Name>VITIS_LOOP_927_2_VITIS_LOOP_929_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_927_2_VITIS_LOOP_929_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_927_2_VITIS_LOOP_929_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln927_1_fu_115_p2" SOURCE="src/kernel_kernel.cpp:927" URAM="0" VARIABLE="add_ln927_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_927_2_VITIS_LOOP_929_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln927_fu_127_p2" SOURCE="src/kernel_kernel.cpp:927" URAM="0" VARIABLE="add_ln927"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_927_2_VITIS_LOOP_929_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln934_fu_165_p2" SOURCE="src/kernel_kernel.cpp:934" URAM="0" VARIABLE="add_ln934"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_927_2_VITIS_LOOP_929_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln929_fu_176_p2" SOURCE="src/kernel_kernel.cpp:929" URAM="0" VARIABLE="add_ln929"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper</Name>
            <Loops>
                <VITIS_LOOP_1000_1_VITIS_LOOP_1001_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1441</Best-caseLatency>
                    <Average-caseLatency>1441</Average-caseLatency>
                    <Worst-caseLatency>1441</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.205 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.205 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.205 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1441</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1000_1_VITIS_LOOP_1001_2>
                        <Name>VITIS_LOOP_1000_1_VITIS_LOOP_1001_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>1440</Latency>
                        <AbsoluteTimeLatency>7.200 us</AbsoluteTimeLatency>
                        <IterationLatency>90</IterationLatency>
                        <PipelineDepth>90</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_fu_58</Instance>
                            <Instance>grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_fu_65</Instance>
                        </InstanceList>
                    </VITIS_LOOP_1000_1_VITIS_LOOP_1001_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>88</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>503</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_U" SOURCE="src/kernel_kernel.cpp:996" URAM="0" VARIABLE="local_C"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1000_1_VITIS_LOOP_1001_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1000_fu_86_p2" SOURCE="src/kernel_kernel.cpp:1000" URAM="0" VARIABLE="add_ln1000"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s</Name>
            <Loops>
                <VITIS_LOOP_849_1_VITIS_LOOP_851_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.335 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.335 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_849_1_VITIS_LOOP_851_2>
                        <Name>VITIS_LOOP_849_1_VITIS_LOOP_851_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.325 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_849_1_VITIS_LOOP_851_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_849_1_VITIS_LOOP_851_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln849_2_fu_193_p2" SOURCE="src/kernel_kernel.cpp:849" URAM="0" VARIABLE="add_ln849_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_849_1_VITIS_LOOP_851_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln849_fu_210_p2" SOURCE="src/kernel_kernel.cpp:849" URAM="0" VARIABLE="add_ln849"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_849_1_VITIS_LOOP_851_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln851_fu_267_p2" SOURCE="src/kernel_kernel.cpp:851" URAM="0" VARIABLE="add_ln851"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s</Name>
            <Loops>
                <VITIS_LOOP_899_4_VITIS_LOOP_901_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.810</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_899_4_VITIS_LOOP_901_5>
                        <Name>VITIS_LOOP_899_4_VITIS_LOOP_901_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_899_4_VITIS_LOOP_901_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_899_4_VITIS_LOOP_901_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln899_fu_78_p2" SOURCE="src/kernel_kernel.cpp:899" URAM="0" VARIABLE="add_ln899"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s</Name>
            <Loops>
                <VITIS_LOOP_885_2_VITIS_LOOP_887_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.967</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_885_2_VITIS_LOOP_887_3>
                        <Name>VITIS_LOOP_885_2_VITIS_LOOP_887_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_885_2_VITIS_LOOP_887_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_885_2_VITIS_LOOP_887_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_1_fu_115_p2" SOURCE="src/kernel_kernel.cpp:885" URAM="0" VARIABLE="add_ln885_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_885_2_VITIS_LOOP_887_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_127_p2" SOURCE="src/kernel_kernel.cpp:885" URAM="0" VARIABLE="add_ln885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_885_2_VITIS_LOOP_887_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln892_fu_165_p2" SOURCE="src/kernel_kernel.cpp:892" URAM="0" VARIABLE="add_ln892"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_885_2_VITIS_LOOP_887_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln887_fu_176_p2" SOURCE="src/kernel_kernel.cpp:887" URAM="0" VARIABLE="add_ln887"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out</Name>
            <Loops>
                <VITIS_LOOP_953_1_VITIS_LOOP_954_2>
                    <VITIS_LOOP_882_1/>
                </VITIS_LOOP_953_1_VITIS_LOOP_954_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1777</Best-caseLatency>
                    <Average-caseLatency>1777</Average-caseLatency>
                    <Worst-caseLatency>1777</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.885 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.885 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.885 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1777</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_953_1_VITIS_LOOP_954_2>
                        <Name>VITIS_LOOP_953_1_VITIS_LOOP_954_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>1776</Latency>
                        <AbsoluteTimeLatency>8.880 us</AbsoluteTimeLatency>
                        <IterationLatency>111</IterationLatency>
                        <PipelineDepth>111</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83</Instance>
                        </InstanceList>
                        <VITIS_LOOP_882_1>
                            <Name>VITIS_LOOP_882_1</Name>
                            <Slack>3.65</Slack>
                            <TripCount>2</TripCount>
                            <Latency>40</Latency>
                            <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                            <IterationLatency>20</IterationLatency>
                            <PipelineDepth>20</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90</Instance>
                                <Instance>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98</Instance>
                            </InstanceList>
                        </VITIS_LOOP_882_1>
                    </VITIS_LOOP_953_1_VITIS_LOOP_954_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>106</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>639</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_U" SOURCE="src/kernel_kernel.cpp:949" URAM="0" VARIABLE="local_C"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_953_1_VITIS_LOOP_954_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln953_fu_119_p2" SOURCE="src/kernel_kernel.cpp:953" URAM="0" VARIABLE="add_ln953"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_882_1" OPTYPE="add" PRAGMA="" RTLNAME="c4_1_fu_131_p2" SOURCE="src/kernel_kernel.cpp:882" URAM="0" VARIABLE="c4_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1778</Best-caseLatency>
                    <Average-caseLatency>1778</Average-caseLatency>
                    <Worst-caseLatency>1778</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.890 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.890 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1778</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>111</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>700</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1</Name>
            <Loops>
                <VITIS_LOOP_849_1_VITIS_LOOP_851_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.335 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.335 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_849_1_VITIS_LOOP_851_2>
                        <Name>VITIS_LOOP_849_1_VITIS_LOOP_851_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.325 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_849_1_VITIS_LOOP_851_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_849_1_VITIS_LOOP_851_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln849_1_fu_193_p2" SOURCE="src/kernel_kernel.cpp:849" URAM="0" VARIABLE="add_ln849_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_849_1_VITIS_LOOP_851_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln849_fu_210_p2" SOURCE="src/kernel_kernel.cpp:849" URAM="0" VARIABLE="add_ln849"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_849_1_VITIS_LOOP_851_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln851_fu_267_p2" SOURCE="src/kernel_kernel.cpp:851" URAM="0" VARIABLE="add_ln851"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI</Name>
            <Loops>
                <VITIS_LOOP_927_2_VITIS_LOOP_929_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.967</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_927_2_VITIS_LOOP_929_3>
                        <Name>VITIS_LOOP_927_2_VITIS_LOOP_929_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_927_2_VITIS_LOOP_929_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_927_2_VITIS_LOOP_929_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln927_1_fu_115_p2" SOURCE="src/kernel_kernel.cpp:927" URAM="0" VARIABLE="add_ln927_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_927_2_VITIS_LOOP_929_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln927_fu_127_p2" SOURCE="src/kernel_kernel.cpp:927" URAM="0" VARIABLE="add_ln927"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_927_2_VITIS_LOOP_929_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln934_fu_165_p2" SOURCE="src/kernel_kernel.cpp:934" URAM="0" VARIABLE="add_ln934"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_927_2_VITIS_LOOP_929_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln929_fu_176_p2" SOURCE="src/kernel_kernel.cpp:929" URAM="0" VARIABLE="add_ln929"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_wrapper_6</Name>
            <Loops>
                <VITIS_LOOP_1000_1_VITIS_LOOP_1001_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1441</Best-caseLatency>
                    <Average-caseLatency>1441</Average-caseLatency>
                    <Worst-caseLatency>1441</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.205 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.205 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.205 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1441</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1000_1_VITIS_LOOP_1001_2>
                        <Name>VITIS_LOOP_1000_1_VITIS_LOOP_1001_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>1440</Latency>
                        <AbsoluteTimeLatency>7.200 us</AbsoluteTimeLatency>
                        <IterationLatency>90</IterationLatency>
                        <PipelineDepth>90</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58</Instance>
                            <Instance>grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65</Instance>
                        </InstanceList>
                    </VITIS_LOOP_1000_1_VITIS_LOOP_1001_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>88</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>503</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_U" SOURCE="src/kernel_kernel.cpp:996" URAM="0" VARIABLE="local_C"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1000_1_VITIS_LOOP_1001_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1000_fu_86_p2" SOURCE="src/kernel_kernel.cpp:1000" URAM="0" VARIABLE="add_ln1000"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_wrapper_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1778</Best-caseLatency>
                    <Average-caseLatency>1778</Average-caseLatency>
                    <Worst-caseLatency>1778</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.890 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.890 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1778</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>111</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>700</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_boundary</Name>
            <Loops>
                <VITIS_LOOP_1096_1_VITIS_LOOP_1103_4_VITIS_LOOP_1105_5_VITIS_LOOP_1107_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.810</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>514</Best-caseLatency>
                    <Average-caseLatency>514</Average-caseLatency>
                    <Worst-caseLatency>514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>514</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1096_1_VITIS_LOOP_1103_4_VITIS_LOOP_1105_5_VITIS_LOOP_1107_6>
                        <Name>VITIS_LOOP_1096_1_VITIS_LOOP_1103_4_VITIS_LOOP_1105_5_VITIS_LOOP_1107_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>512</TripCount>
                        <Latency>512</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1096_1_VITIS_LOOP_1103_4_VITIS_LOOP_1105_5_VITIS_LOOP_1107_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1096_1_VITIS_LOOP_1103_4_VITIS_LOOP_1105_5_VITIS_LOOP_1107_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1096_fu_84_p2" SOURCE="src/kernel_kernel.cpp:1096" URAM="0" VARIABLE="add_ln1096"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS</Name>
            <Loops>
                <VITIS_LOOP_1067_7_VITIS_LOOP_1069_8_VITIS_LOOP_1071_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.810</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1067_7_VITIS_LOOP_1069_8_VITIS_LOOP_1071_9>
                        <Name>VITIS_LOOP_1067_7_VITIS_LOOP_1069_8_VITIS_LOOP_1071_9</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1067_7_VITIS_LOOP_1069_8_VITIS_LOOP_1071_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1067_7_VITIS_LOOP_1069_8_VITIS_LOOP_1071_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1067_fu_80_p2" SOURCE="src/kernel_kernel.cpp:1067" URAM="0" VARIABLE="add_ln1067"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS</Name>
            <Loops>
                <VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.810</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6>
                        <Name>VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1050_fu_80_p2" SOURCE="src/kernel_kernel.cpp:1050" URAM="0" VARIABLE="add_ln1050"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out</Name>
            <Loops>
                <VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.810</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1153</Best-caseLatency>
                    <Average-caseLatency>1153</Average-caseLatency>
                    <Worst-caseLatency>1153</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.765 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.765 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.765 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1153</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3>
                        <Name>VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>1152</Latency>
                        <AbsoluteTimeLatency>5.760 us</AbsoluteTimeLatency>
                        <IterationLatency>36</IterationLatency>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76</Instance>
                            <Instance>grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84</Instance>
                        </InstanceList>
                    </VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>48</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>376</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1043_fu_119_p2" SOURCE="src/kernel_kernel.cpp:1043" URAM="0" VARIABLE="add_ln1043"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3" OPTYPE="add" PRAGMA="" RTLNAME="c3_1_fu_172_p2" SOURCE="src/kernel_kernel.cpp:1047" URAM="0" VARIABLE="c3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1044_fu_177_p2" SOURCE="src/kernel_kernel.cpp:1044" URAM="0" VARIABLE="add_ln1044"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L3_out</Name>
            <Loops>
                <VITIS_LOOP_1130_1_VITIS_LOOP_1134_3_VITIS_LOOP_1138_5_VITIS_LOOP_1141_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.810</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1130_1_VITIS_LOOP_1134_3_VITIS_LOOP_1138_5_VITIS_LOOP_1141_6>
                        <Name>VITIS_LOOP_1130_1_VITIS_LOOP_1134_3_VITIS_LOOP_1138_5_VITIS_LOOP_1141_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>5.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1130_1_VITIS_LOOP_1134_3_VITIS_LOOP_1138_5_VITIS_LOOP_1141_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1130_1_VITIS_LOOP_1134_3_VITIS_LOOP_1138_5_VITIS_LOOP_1141_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1130_fu_86_p2" SOURCE="src/kernel_kernel.cpp:1130" URAM="0" VARIABLE="add_ln1130"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L3_out_serialize</Name>
            <Loops>
                <VITIS_LOOP_1164_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.650</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1032</Best-caseLatency>
                    <Average-caseLatency>1032</Average-caseLatency>
                    <Worst-caseLatency>1032</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1032</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1164_1>
                        <Name>VITIS_LOOP_1164_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>256</TripCount>
                        <Latency>1030</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1164_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>725</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>274</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1164_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1164_fu_142_p2" SOURCE="src/kernel_kernel.cpp:1164" URAM="0" VARIABLE="add_ln1164"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.650</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32801</Best-caseLatency>
                    <Average-caseLatency>32801</Average-caseLatency>
                    <Worst-caseLatency>33784</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.169 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>32787</min>
                            <max>33776</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>32787 ~ 33776</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>174</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>29216</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>27120</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="C_c_U" SOURCE="src/kernel_kernel.cpp:1190" URAM="0" VARIABLE="C_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L3_in_serialize_U" SOURCE="src/kernel_kernel.cpp:1193" URAM="0" VARIABLE="fifo_A_A_IO_L3_in_serialize"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_B_IO_L3_in_serialize_U" SOURCE="src/kernel_kernel.cpp:1195" URAM="0" VARIABLE="fifo_B_B_IO_L3_in_serialize"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L3_out_serialize_U" SOURCE="src/kernel_kernel.cpp:1197" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L3_out_serialize"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_A_A_IO_L2_in_0_U" SOURCE="src/kernel_kernel.cpp:1199" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_A_A_IO_L2_in_1_U" SOURCE="src/kernel_kernel.cpp:1202" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_B_B_IO_L2_in_0_U" SOURCE="src/kernel_kernel.cpp:1208" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_B_B_IO_L2_in_1_U" SOURCE="src/kernel_kernel.cpp:1211" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_A_PE_0_0_U" SOURCE="src/kernel_kernel.cpp:1217" URAM="0" VARIABLE="fifo_A_PE_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_A_PE_0_1_U" SOURCE="src/kernel_kernel.cpp:1220" URAM="0" VARIABLE="fifo_A_PE_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_A_PE_0_2_U" SOURCE="src/kernel_kernel.cpp:1223" URAM="0" VARIABLE="fifo_A_PE_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_A_PE_1_0_U" SOURCE="src/kernel_kernel.cpp:1226" URAM="0" VARIABLE="fifo_A_PE_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_A_PE_1_1_U" SOURCE="src/kernel_kernel.cpp:1229" URAM="0" VARIABLE="fifo_A_PE_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_A_PE_1_2_U" SOURCE="src/kernel_kernel.cpp:1232" URAM="0" VARIABLE="fifo_A_PE_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_B_PE_0_0_U" SOURCE="src/kernel_kernel.cpp:1235" URAM="0" VARIABLE="fifo_B_PE_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_B_PE_1_0_U" SOURCE="src/kernel_kernel.cpp:1238" URAM="0" VARIABLE="fifo_B_PE_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_B_PE_2_0_U" SOURCE="src/kernel_kernel.cpp:1241" URAM="0" VARIABLE="fifo_B_PE_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_B_PE_0_1_U" SOURCE="src/kernel_kernel.cpp:1244" URAM="0" VARIABLE="fifo_B_PE_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_B_PE_1_1_U" SOURCE="src/kernel_kernel.cpp:1247" URAM="0" VARIABLE="fifo_B_PE_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_B_PE_2_1_U" SOURCE="src/kernel_kernel.cpp:1250" URAM="0" VARIABLE="fifo_B_PE_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_C_drain_PE_0_0_U" SOURCE="src/kernel_kernel.cpp:1253" URAM="0" VARIABLE="fifo_C_drain_PE_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_C_drain_PE_1_0_U" SOURCE="src/kernel_kernel.cpp:1256" URAM="0" VARIABLE="fifo_C_drain_PE_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_C_drain_PE_0_1_U" SOURCE="src/kernel_kernel.cpp:1259" URAM="0" VARIABLE="fifo_C_drain_PE_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_C_drain_PE_1_1_U" SOURCE="src/kernel_kernel.cpp:1262" URAM="0" VARIABLE="fifo_C_drain_PE_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_0_U" SOURCE="src/kernel_kernel.cpp:1265" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_1_U" SOURCE="src/kernel_kernel.cpp:1268" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_0_U" SOURCE="src/kernel_kernel.cpp:1274" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_1_U" SOURCE="src/kernel_kernel.cpp:1277" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_0_U" SOURCE="src/kernel_kernel.cpp:1283" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_1_U" SOURCE="src/kernel_kernel.cpp:1286" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fifo_A_A_IO_L3_in_serialize_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L3_in_serialize_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L3_out_serialize_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile name_max_length="50"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_A" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_B" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="out" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_C" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x20" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x28" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x2c" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem_A:m_axi_gmem_B:m_axi_gmem_C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_A_" paramPrefix="C_M_AXI_GMEM_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_A_ARADDR</port>
                <port>m_axi_gmem_A_ARBURST</port>
                <port>m_axi_gmem_A_ARCACHE</port>
                <port>m_axi_gmem_A_ARID</port>
                <port>m_axi_gmem_A_ARLEN</port>
                <port>m_axi_gmem_A_ARLOCK</port>
                <port>m_axi_gmem_A_ARPROT</port>
                <port>m_axi_gmem_A_ARQOS</port>
                <port>m_axi_gmem_A_ARREADY</port>
                <port>m_axi_gmem_A_ARREGION</port>
                <port>m_axi_gmem_A_ARSIZE</port>
                <port>m_axi_gmem_A_ARUSER</port>
                <port>m_axi_gmem_A_ARVALID</port>
                <port>m_axi_gmem_A_AWADDR</port>
                <port>m_axi_gmem_A_AWBURST</port>
                <port>m_axi_gmem_A_AWCACHE</port>
                <port>m_axi_gmem_A_AWID</port>
                <port>m_axi_gmem_A_AWLEN</port>
                <port>m_axi_gmem_A_AWLOCK</port>
                <port>m_axi_gmem_A_AWPROT</port>
                <port>m_axi_gmem_A_AWQOS</port>
                <port>m_axi_gmem_A_AWREADY</port>
                <port>m_axi_gmem_A_AWREGION</port>
                <port>m_axi_gmem_A_AWSIZE</port>
                <port>m_axi_gmem_A_AWUSER</port>
                <port>m_axi_gmem_A_AWVALID</port>
                <port>m_axi_gmem_A_BID</port>
                <port>m_axi_gmem_A_BREADY</port>
                <port>m_axi_gmem_A_BRESP</port>
                <port>m_axi_gmem_A_BUSER</port>
                <port>m_axi_gmem_A_BVALID</port>
                <port>m_axi_gmem_A_RDATA</port>
                <port>m_axi_gmem_A_RID</port>
                <port>m_axi_gmem_A_RLAST</port>
                <port>m_axi_gmem_A_RREADY</port>
                <port>m_axi_gmem_A_RRESP</port>
                <port>m_axi_gmem_A_RUSER</port>
                <port>m_axi_gmem_A_RVALID</port>
                <port>m_axi_gmem_A_WDATA</port>
                <port>m_axi_gmem_A_WID</port>
                <port>m_axi_gmem_A_WLAST</port>
                <port>m_axi_gmem_A_WREADY</port>
                <port>m_axi_gmem_A_WSTRB</port>
                <port>m_axi_gmem_A_WUSER</port>
                <port>m_axi_gmem_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_B" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_B_" paramPrefix="C_M_AXI_GMEM_B_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_B_ARADDR</port>
                <port>m_axi_gmem_B_ARBURST</port>
                <port>m_axi_gmem_B_ARCACHE</port>
                <port>m_axi_gmem_B_ARID</port>
                <port>m_axi_gmem_B_ARLEN</port>
                <port>m_axi_gmem_B_ARLOCK</port>
                <port>m_axi_gmem_B_ARPROT</port>
                <port>m_axi_gmem_B_ARQOS</port>
                <port>m_axi_gmem_B_ARREADY</port>
                <port>m_axi_gmem_B_ARREGION</port>
                <port>m_axi_gmem_B_ARSIZE</port>
                <port>m_axi_gmem_B_ARUSER</port>
                <port>m_axi_gmem_B_ARVALID</port>
                <port>m_axi_gmem_B_AWADDR</port>
                <port>m_axi_gmem_B_AWBURST</port>
                <port>m_axi_gmem_B_AWCACHE</port>
                <port>m_axi_gmem_B_AWID</port>
                <port>m_axi_gmem_B_AWLEN</port>
                <port>m_axi_gmem_B_AWLOCK</port>
                <port>m_axi_gmem_B_AWPROT</port>
                <port>m_axi_gmem_B_AWQOS</port>
                <port>m_axi_gmem_B_AWREADY</port>
                <port>m_axi_gmem_B_AWREGION</port>
                <port>m_axi_gmem_B_AWSIZE</port>
                <port>m_axi_gmem_B_AWUSER</port>
                <port>m_axi_gmem_B_AWVALID</port>
                <port>m_axi_gmem_B_BID</port>
                <port>m_axi_gmem_B_BREADY</port>
                <port>m_axi_gmem_B_BRESP</port>
                <port>m_axi_gmem_B_BUSER</port>
                <port>m_axi_gmem_B_BVALID</port>
                <port>m_axi_gmem_B_RDATA</port>
                <port>m_axi_gmem_B_RID</port>
                <port>m_axi_gmem_B_RLAST</port>
                <port>m_axi_gmem_B_RREADY</port>
                <port>m_axi_gmem_B_RRESP</port>
                <port>m_axi_gmem_B_RUSER</port>
                <port>m_axi_gmem_B_RVALID</port>
                <port>m_axi_gmem_B_WDATA</port>
                <port>m_axi_gmem_B_WID</port>
                <port>m_axi_gmem_B_WLAST</port>
                <port>m_axi_gmem_B_WREADY</port>
                <port>m_axi_gmem_B_WSTRB</port>
                <port>m_axi_gmem_B_WUSER</port>
                <port>m_axi_gmem_B_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_C" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_C_" paramPrefix="C_M_AXI_GMEM_C_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_C_ARADDR</port>
                <port>m_axi_gmem_C_ARBURST</port>
                <port>m_axi_gmem_C_ARCACHE</port>
                <port>m_axi_gmem_C_ARID</port>
                <port>m_axi_gmem_C_ARLEN</port>
                <port>m_axi_gmem_C_ARLOCK</port>
                <port>m_axi_gmem_C_ARPROT</port>
                <port>m_axi_gmem_C_ARQOS</port>
                <port>m_axi_gmem_C_ARREADY</port>
                <port>m_axi_gmem_C_ARREGION</port>
                <port>m_axi_gmem_C_ARSIZE</port>
                <port>m_axi_gmem_C_ARUSER</port>
                <port>m_axi_gmem_C_ARVALID</port>
                <port>m_axi_gmem_C_AWADDR</port>
                <port>m_axi_gmem_C_AWBURST</port>
                <port>m_axi_gmem_C_AWCACHE</port>
                <port>m_axi_gmem_C_AWID</port>
                <port>m_axi_gmem_C_AWLEN</port>
                <port>m_axi_gmem_C_AWLOCK</port>
                <port>m_axi_gmem_C_AWPROT</port>
                <port>m_axi_gmem_C_AWQOS</port>
                <port>m_axi_gmem_C_AWREADY</port>
                <port>m_axi_gmem_C_AWREGION</port>
                <port>m_axi_gmem_C_AWSIZE</port>
                <port>m_axi_gmem_C_AWUSER</port>
                <port>m_axi_gmem_C_AWVALID</port>
                <port>m_axi_gmem_C_BID</port>
                <port>m_axi_gmem_C_BREADY</port>
                <port>m_axi_gmem_C_BRESP</port>
                <port>m_axi_gmem_C_BUSER</port>
                <port>m_axi_gmem_C_BVALID</port>
                <port>m_axi_gmem_C_RDATA</port>
                <port>m_axi_gmem_C_RID</port>
                <port>m_axi_gmem_C_RLAST</port>
                <port>m_axi_gmem_C_RREADY</port>
                <port>m_axi_gmem_C_RRESP</port>
                <port>m_axi_gmem_C_RUSER</port>
                <port>m_axi_gmem_C_RVALID</port>
                <port>m_axi_gmem_C_WDATA</port>
                <port>m_axi_gmem_C_WID</port>
                <port>m_axi_gmem_C_WLAST</port>
                <port>m_axi_gmem_C_WREADY</port>
                <port>m_axi_gmem_C_WSTRB</port>
                <port>m_axi_gmem_C_WUSER</port>
                <port>m_axi_gmem_C_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem_A">512 -&gt; 512, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_gmem_B">512 -&gt; 512, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_gmem_C">512 -&gt; 512, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_1, 0x10, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x14, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x1c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x20, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">C_1, 0x28, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x2c, 32, W, Data signal of C, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_uint&lt;512&gt;*</column>
                    <column name="B">in, ap_uint&lt;512&gt;*</column>
                    <column name="C">out, ap_uint&lt;512&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_gmem_A, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x10 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x14 range=32</column>
                    <column name="B">m_axi_gmem_B, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x1c range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x20 range=32</column>
                    <column name="C">m_axi_gmem_C, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x28 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem_A">read, 1024, 512, VITIS_LOOP_38_1, src/kernel_kernel.cpp:38:19</column>
                    <column name="m_axi_gmem_B">read, 1024, 512, VITIS_LOOP_383_1, src/kernel_kernel.cpp:383:20</column>
                    <column name="m_axi_gmem_C">write, 256, 512, VITIS_LOOP_1164_1, src/kernel_kernel.cpp:1164:21</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem_A">A, src/kernel_kernel.cpp:41:15, read, Widen Fail, , VITIS_LOOP_38_1, src/kernel_kernel.cpp:38:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_A">A, src/kernel_kernel.cpp:41:15, read, Inferred, 1024, VITIS_LOOP_38_1, src/kernel_kernel.cpp:38:19, , </column>
                    <column name="m_axi_gmem_B">B, src/kernel_kernel.cpp:41:15, read, Inferred, 1024, VITIS_LOOP_383_1, src/kernel_kernel.cpp:383:20, , </column>
                    <column name="m_axi_gmem_B">B, src/kernel_kernel.cpp:386:15, read, Widen Fail, , VITIS_LOOP_383_1, src/kernel_kernel.cpp:383:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_C">C, src/kernel_kernel.cpp:1175:10, write, Widen Fail, , VITIS_LOOP_1164_1, src/kernel_kernel.cpp:1164:21, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_C">C, src/kernel_kernel.cpp:1175:10, write, Inferred, 256, VITIS_LOOP_1164_1, src/kernel_kernel.cpp:1164:21, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="src/kernel_kernel.cpp:4" status="valid" parentFunction="a_io_l3_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:16" status="valid" parentFunction="a_io_l3_in" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:34" status="valid" parentFunction="a_io_l3_in_serialize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:39" status="valid" parentFunction="a_io_l3_in_serialize" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:49" status="valid" parentFunction="a_io_l2_in_intra_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="src/kernel_kernel.cpp:53" status="valid" parentFunction="a_io_l2_in_intra_trans" variable="data_split" isDirective="0" options="variable=data_split complete"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:67" status="valid" parentFunction="a_io_l2_in_intra_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src/kernel_kernel.cpp:74" status="valid" parentFunction="a_io_l2_in_intra_trans" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:90" status="valid" parentFunction="a_io_l2_in_inter_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:101" status="valid" parentFunction="a_io_l2_in_inter_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:113" status="valid" parentFunction="a_io_l2_in_inter_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:130" status="valid" parentFunction="a_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:141" status="valid" parentFunction="a_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:157" status="valid" parentFunction="a_io_l2_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:161" status="warning" parentFunction="a_io_l2_in" variable="local_A_ping" isDirective="0" options="variable=local_A_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/kernel_kernel.cpp:163" status="warning" parentFunction="a_io_l2_in" variable="local_A_pong" isDirective="0" options="variable=local_A_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/kernel_kernel.cpp:254" status="valid" parentFunction="a_io_l2_in_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:258" status="warning" parentFunction="a_io_l2_in_boundary" variable="local_A_ping" isDirective="0" options="variable=local_A_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/kernel_kernel.cpp:260" status="warning" parentFunction="a_io_l2_in_boundary" variable="local_A_pong" isDirective="0" options="variable=local_A_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/kernel_kernel.cpp:349" status="valid" parentFunction="b_io_l3_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:361" status="valid" parentFunction="b_io_l3_in" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:379" status="valid" parentFunction="b_io_l3_in_serialize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:384" status="valid" parentFunction="b_io_l3_in_serialize" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:394" status="valid" parentFunction="b_io_l2_in_intra_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="src/kernel_kernel.cpp:398" status="valid" parentFunction="b_io_l2_in_intra_trans" variable="data_split" isDirective="0" options="variable=data_split complete"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:412" status="valid" parentFunction="b_io_l2_in_intra_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src/kernel_kernel.cpp:419" status="valid" parentFunction="b_io_l2_in_intra_trans" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:435" status="valid" parentFunction="b_io_l2_in_inter_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:446" status="valid" parentFunction="b_io_l2_in_inter_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:458" status="valid" parentFunction="b_io_l2_in_inter_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:475" status="valid" parentFunction="b_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:486" status="valid" parentFunction="b_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:502" status="valid" parentFunction="b_io_l2_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:506" status="warning" parentFunction="b_io_l2_in" variable="local_B_ping" isDirective="0" options="variable=local_B_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/kernel_kernel.cpp:508" status="warning" parentFunction="b_io_l2_in" variable="local_B_pong" isDirective="0" options="variable=local_B_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/kernel_kernel.cpp:599" status="valid" parentFunction="b_io_l2_in_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:603" status="warning" parentFunction="b_io_l2_in_boundary" variable="local_B_ping" isDirective="0" options="variable=local_B_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/kernel_kernel.cpp:605" status="warning" parentFunction="b_io_l2_in_boundary" variable="local_B_pong" isDirective="0" options="variable=local_B_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/kernel_kernel.cpp:694" status="valid" parentFunction="pe" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="src/kernel_kernel.cpp:698" status="valid" parentFunction="pe" variable="local_A" isDirective="0" options="variable=local_A dim=0 complete"/>
        <Pragma type="array_partition" location="src/kernel_kernel.cpp:700" status="valid" parentFunction="pe" variable="local_B" isDirective="0" options="variable=local_B dim=0 complete"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:702" status="warning" parentFunction="pe" variable="local_C" isDirective="0" options="variable=local_C core=RAM_2P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:715" status="valid" parentFunction="pe" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src/kernel_kernel.cpp:721" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/kernel_kernel.cpp:732" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/kernel_kernel.cpp:741" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:800" status="valid" parentFunction="a_pe_dummy_in" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:826" status="valid" parentFunction="b_pe_dummy_in" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:838" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/kernel_kernel.cpp:842" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="data_split" isDirective="0" options="variable=data_split complete"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:852" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src/kernel_kernel.cpp:861" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:877" status="valid" parentFunction="c_drain_io_l1_out_inter_trans" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:888" status="valid" parentFunction="c_drain_io_l1_out_inter_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:902" status="valid" parentFunction="c_drain_io_l1_out_inter_trans" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:919" status="valid" parentFunction="c_drain_io_l1_out_inter_trans_boundary" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:930" status="valid" parentFunction="c_drain_io_l1_out_inter_trans_boundary" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:946" status="valid" parentFunction="c_drain_io_l1_out" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:950" status="warning" parentFunction="c_drain_io_l1_out" variable="local_C" isDirective="0" options="variable=local_C core=RAM_2P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/kernel_kernel.cpp:993" status="valid" parentFunction="c_drain_io_l1_out_boundary" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:997" status="warning" parentFunction="c_drain_io_l1_out_boundary" variable="local_C" isDirective="0" options="variable=local_C core=RAM_2P_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/kernel_kernel.cpp:1038" status="valid" parentFunction="c_drain_io_l2_out" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:1055" status="valid" parentFunction="c_drain_io_l2_out" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:1072" status="valid" parentFunction="c_drain_io_l2_out" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:1091" status="valid" parentFunction="c_drain_io_l2_out_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:1108" status="valid" parentFunction="c_drain_io_l2_out_boundary" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:1126" status="valid" parentFunction="c_drain_io_l3_out" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:1142" status="valid" parentFunction="c_drain_io_l3_out" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="src/kernel_kernel.cpp:1160" status="valid" parentFunction="c_drain_io_l3_out_serialize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/kernel_kernel.cpp:1165" status="valid" parentFunction="c_drain_io_l3_out_serialize" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="src/kernel_kernel.cpp:1169" status="valid" parentFunction="c_drain_io_l3_out_serialize" variable="mem_data_split" isDirective="0" options="variable=mem_data_split complete"/>
        <Pragma type="interface" location="src/kernel_kernel.cpp:1182" status="valid" parentFunction="kernel0" variable="A" isDirective="0" options="m_axi port=A offset=slave bundle=gmem_A"/>
        <Pragma type="interface" location="src/kernel_kernel.cpp:1183" status="valid" parentFunction="kernel0" variable="B" isDirective="0" options="m_axi port=B offset=slave bundle=gmem_B"/>
        <Pragma type="interface" location="src/kernel_kernel.cpp:1184" status="valid" parentFunction="kernel0" variable="C" isDirective="0" options="m_axi port=C offset=slave bundle=gmem_C"/>
        <Pragma type="interface" location="src/kernel_kernel.cpp:1185" status="valid" parentFunction="kernel0" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="src/kernel_kernel.cpp:1186" status="valid" parentFunction="kernel0" variable="B" isDirective="0" options="s_axilite port=B bundle=control"/>
        <Pragma type="interface" location="src/kernel_kernel.cpp:1187" status="valid" parentFunction="kernel0" variable="C" isDirective="0" options="s_axilite port=C bundle=control"/>
        <Pragma type="interface" location="src/kernel_kernel.cpp:1188" status="valid" parentFunction="kernel0" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="dataflow" location="src/kernel_kernel.cpp:1190" status="valid" parentFunction="kernel0" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1194" status="valid" parentFunction="kernel0" variable="fifo_A_A_IO_L3_in_serialize" isDirective="0" options="variable=fifo_A_A_IO_L3_in_serialize depth=2"/>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1196" status="valid" parentFunction="kernel0" variable="fifo_B_B_IO_L3_in_serialize" isDirective="0" options="variable=fifo_B_B_IO_L3_in_serialize depth=2"/>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1198" status="valid" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L3_out_serialize" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L3_out_serialize depth=2"/>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1200" status="valid" parentFunction="kernel0" variable="fifo_A_A_IO_L2_in_0" isDirective="0" options="variable=fifo_A_A_IO_L2_in_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1201" status="warning" parentFunction="kernel0" variable="fifo_A_A_IO_L2_in_0" isDirective="0" options="variable=fifo_A_A_IO_L2_in_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1203" status="valid" parentFunction="kernel0" variable="fifo_A_A_IO_L2_in_1" isDirective="0" options="variable=fifo_A_A_IO_L2_in_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1204" status="warning" parentFunction="kernel0" variable="fifo_A_A_IO_L2_in_1" isDirective="0" options="variable=fifo_A_A_IO_L2_in_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1206" status="valid" parentFunction="kernel0" variable="fifo_A_A_IO_L2_in_2" isDirective="0" options="variable=fifo_A_A_IO_L2_in_2 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1207" status="warning" parentFunction="kernel0" variable="fifo_A_A_IO_L2_in_2" isDirective="0" options="variable=fifo_A_A_IO_L2_in_2 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1209" status="valid" parentFunction="kernel0" variable="fifo_B_B_IO_L2_in_0" isDirective="0" options="variable=fifo_B_B_IO_L2_in_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1210" status="warning" parentFunction="kernel0" variable="fifo_B_B_IO_L2_in_0" isDirective="0" options="variable=fifo_B_B_IO_L2_in_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1212" status="valid" parentFunction="kernel0" variable="fifo_B_B_IO_L2_in_1" isDirective="0" options="variable=fifo_B_B_IO_L2_in_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1213" status="warning" parentFunction="kernel0" variable="fifo_B_B_IO_L2_in_1" isDirective="0" options="variable=fifo_B_B_IO_L2_in_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1215" status="valid" parentFunction="kernel0" variable="fifo_B_B_IO_L2_in_2" isDirective="0" options="variable=fifo_B_B_IO_L2_in_2 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1216" status="warning" parentFunction="kernel0" variable="fifo_B_B_IO_L2_in_2" isDirective="0" options="variable=fifo_B_B_IO_L2_in_2 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1218" status="valid" parentFunction="kernel0" variable="fifo_A_PE_0_0" isDirective="0" options="variable=fifo_A_PE_0_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1219" status="warning" parentFunction="kernel0" variable="fifo_A_PE_0_0" isDirective="0" options="variable=fifo_A_PE_0_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1221" status="valid" parentFunction="kernel0" variable="fifo_A_PE_0_1" isDirective="0" options="variable=fifo_A_PE_0_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1222" status="warning" parentFunction="kernel0" variable="fifo_A_PE_0_1" isDirective="0" options="variable=fifo_A_PE_0_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1224" status="valid" parentFunction="kernel0" variable="fifo_A_PE_0_2" isDirective="0" options="variable=fifo_A_PE_0_2 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1225" status="warning" parentFunction="kernel0" variable="fifo_A_PE_0_2" isDirective="0" options="variable=fifo_A_PE_0_2 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1227" status="valid" parentFunction="kernel0" variable="fifo_A_PE_1_0" isDirective="0" options="variable=fifo_A_PE_1_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1228" status="warning" parentFunction="kernel0" variable="fifo_A_PE_1_0" isDirective="0" options="variable=fifo_A_PE_1_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1230" status="valid" parentFunction="kernel0" variable="fifo_A_PE_1_1" isDirective="0" options="variable=fifo_A_PE_1_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1231" status="warning" parentFunction="kernel0" variable="fifo_A_PE_1_1" isDirective="0" options="variable=fifo_A_PE_1_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1233" status="valid" parentFunction="kernel0" variable="fifo_A_PE_1_2" isDirective="0" options="variable=fifo_A_PE_1_2 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1234" status="warning" parentFunction="kernel0" variable="fifo_A_PE_1_2" isDirective="0" options="variable=fifo_A_PE_1_2 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1236" status="valid" parentFunction="kernel0" variable="fifo_B_PE_0_0" isDirective="0" options="variable=fifo_B_PE_0_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1237" status="warning" parentFunction="kernel0" variable="fifo_B_PE_0_0" isDirective="0" options="variable=fifo_B_PE_0_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1239" status="valid" parentFunction="kernel0" variable="fifo_B_PE_1_0" isDirective="0" options="variable=fifo_B_PE_1_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1240" status="warning" parentFunction="kernel0" variable="fifo_B_PE_1_0" isDirective="0" options="variable=fifo_B_PE_1_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1242" status="valid" parentFunction="kernel0" variable="fifo_B_PE_2_0" isDirective="0" options="variable=fifo_B_PE_2_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1243" status="warning" parentFunction="kernel0" variable="fifo_B_PE_2_0" isDirective="0" options="variable=fifo_B_PE_2_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1245" status="valid" parentFunction="kernel0" variable="fifo_B_PE_0_1" isDirective="0" options="variable=fifo_B_PE_0_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1246" status="warning" parentFunction="kernel0" variable="fifo_B_PE_0_1" isDirective="0" options="variable=fifo_B_PE_0_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1248" status="valid" parentFunction="kernel0" variable="fifo_B_PE_1_1" isDirective="0" options="variable=fifo_B_PE_1_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1249" status="warning" parentFunction="kernel0" variable="fifo_B_PE_1_1" isDirective="0" options="variable=fifo_B_PE_1_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1251" status="valid" parentFunction="kernel0" variable="fifo_B_PE_2_1" isDirective="0" options="variable=fifo_B_PE_2_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1252" status="warning" parentFunction="kernel0" variable="fifo_B_PE_2_1" isDirective="0" options="variable=fifo_B_PE_2_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1254" status="valid" parentFunction="kernel0" variable="fifo_C_drain_PE_0_0" isDirective="0" options="variable=fifo_C_drain_PE_0_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1255" status="warning" parentFunction="kernel0" variable="fifo_C_drain_PE_0_0" isDirective="0" options="variable=fifo_C_drain_PE_0_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1257" status="valid" parentFunction="kernel0" variable="fifo_C_drain_PE_1_0" isDirective="0" options="variable=fifo_C_drain_PE_1_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1258" status="warning" parentFunction="kernel0" variable="fifo_C_drain_PE_1_0" isDirective="0" options="variable=fifo_C_drain_PE_1_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1260" status="valid" parentFunction="kernel0" variable="fifo_C_drain_PE_0_1" isDirective="0" options="variable=fifo_C_drain_PE_0_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1261" status="warning" parentFunction="kernel0" variable="fifo_C_drain_PE_0_1" isDirective="0" options="variable=fifo_C_drain_PE_0_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1263" status="valid" parentFunction="kernel0" variable="fifo_C_drain_PE_1_1" isDirective="0" options="variable=fifo_C_drain_PE_1_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1264" status="warning" parentFunction="kernel0" variable="fifo_C_drain_PE_1_1" isDirective="0" options="variable=fifo_C_drain_PE_1_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1266" status="valid" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_0_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1267" status="warning" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_0_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1269" status="valid" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_0_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1270" status="warning" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_0_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1272" status="valid" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_0_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_2 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1273" status="warning" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_0_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_2 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1275" status="valid" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_1_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1276" status="warning" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_1_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1278" status="valid" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_1_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1279" status="warning" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_1_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1281" status="valid" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_1_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_2 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1282" status="warning" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L1_out_1_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_2 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1284" status="valid" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L2_out_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_0 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1285" status="warning" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L2_out_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_0 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1287" status="valid" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L2_out_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_1 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1288" status="warning" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L2_out_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_1 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="stream" location="src/kernel_kernel.cpp:1290" status="valid" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L2_out_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_2 depth=2"/>
        <Pragma type="resource" location="src/kernel_kernel.cpp:1291" status="warning" parentFunction="kernel0" variable="fifo_C_drain_C_drain_IO_L2_out_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_2 core=FIFO_SRL">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
    </PragmaReport>
</profile>

