Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemm_fs && cd ../sw/tests/test_mesh_gemm_fs && mkdir -p build
cp ./build/bin/test_mesh_gemm_fs ../sw/tests/test_mesh_gemm_fs/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemm_fs/build/verif ../sw/tests/test_mesh_gemm_fs/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemm_fs/build/verif.s19 > ../sw/tests/test_mesh_gemm_fs/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemm_fs/build/verif.txt ../sw/tests/test_mesh_gemm_fs/build/stim_instr.txt ../sw/tests/test_mesh_gemm_fs/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemm_fs													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemm_fs/build/verif > ../sw/tests/test_mesh_gemm_fs/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemm_fs/build/verif > ../sw/tests/test_mesh_gemm_fs/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemm_fs/build/verif.objdump > ../sw/tests/test_mesh_gemm_fs/build/verif.itb
cd /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA 												&& \
make run test=test_mesh_gemm_fs gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemm_fs &&							\
cd test_mesh_gemm_fs &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemm_fs/build/crt0.o
cd sw/tests/test_mesh_gemm_fs;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+itb_file=build/verif.itb" 
# Start time: 22:48:27 on Nov 04,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast__1)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__6)
# Loading work.spill_register(fast__8)
# Loading work.spill_register(fast__9)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d(fast__4)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d(fast__5)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__18)
# Loading work.spill_register(fast__20)
# Loading work.spill_register(fast__21)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3015 instructions.
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5915ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5915ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5915ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5915ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5915ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5915ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5915ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5915ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6975ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6975ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6975ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6975ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6975ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6975ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6975ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 6975ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7195ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7195ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7195ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7195ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7195ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7195ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7195ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7195ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7415ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7415ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7415ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7415ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7415ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7415ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7415ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7415ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7635ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7635ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7635ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7635ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7635ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7635ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7635ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7635ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7870ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7870ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7870ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7870ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7870ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7870ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7870ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 7870ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8055ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8055ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8055ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8055ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8055ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8055ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8055ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8055ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8675ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8675ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8675ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8675ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8675ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8675ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8675ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 8675ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 4065ns (813 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2785ns (557 clock cycles) and accumulated latency 2785ns (557 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 2565ns (513 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 2345ns (469 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 1925ns (385 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1305ns (261 clock cycles) and accumulated latency 1305ns (261 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 4065ns (813 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2785ns (557 clock cycles) and accumulated latency 2785ns (557 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 2565ns (513 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 2345ns (469 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 1925ns (385 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1305ns (261 clock cycles) and accumulated latency 1305ns (261 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 4065ns (813 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2785ns (557 clock cycles) and accumulated latency 2785ns (557 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 2565ns (513 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 2345ns (469 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 1925ns (385 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1305ns (261 clock cycles) and accumulated latency 1305ns (261 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 4065ns (813 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2785ns (557 clock cycles) and accumulated latency 2785ns (557 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 2565ns (513 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 2345ns (469 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 1925ns (385 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1305ns (261 clock cycles) and accumulated latency 1305ns (261 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 4065ns (813 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2785ns (557 clock cycles) and accumulated latency 2785ns (557 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 2565ns (513 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 2345ns (469 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 1925ns (385 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1305ns (261 clock cycles) and accumulated latency 1305ns (261 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 4065ns (813 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2785ns (557 clock cycles) and accumulated latency 2785ns (557 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 2565ns (513 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 2345ns (469 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 1925ns (385 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1305ns (261 clock cycles) and accumulated latency 1305ns (261 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 4065ns (813 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2785ns (557 clock cycles) and accumulated latency 2785ns (557 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 2565ns (513 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 2345ns (469 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 1925ns (385 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1305ns (261 clock cycles) and accumulated latency 1305ns (261 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 4065ns (813 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2785ns (557 clock cycles) and accumulated latency 2785ns (557 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2565ns (513 clock cycles) and accumulated latency 2565ns (513 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 2345ns (469 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 1925ns (385 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 9985ns: start-end pair with latency 1305ns (261 clock cycles) and accumulated latency 1305ns (261 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 9990ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 9995ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11255ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11255ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11255ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11255ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11255ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11255ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11255ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11255ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11370ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11370ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11370ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11370ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11370ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11370ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11370ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11370ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11450ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11450ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11450ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11450ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11450ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11450ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11450ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11450ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11600ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11600ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11600ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11600ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11600ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11600ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11600ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11600ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11820ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11820ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11820ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11820ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11820ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11820ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11820ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11820ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11935ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11935ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11935ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11935ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11935ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11935ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11935ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11935ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12050ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12050ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12050ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12050ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12050ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12050ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12050ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12050ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12165ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12165ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12165ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12165ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12165ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12165ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12165ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12165ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14095ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 2835ns (567 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14095ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 2835ns (567 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14095ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 2835ns (567 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14095ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 2835ns (567 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14095ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 2835ns (567 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14095ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 2835ns (567 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14095ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 2835ns (567 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14095ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 2835ns (567 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14800ns: start-end pair with latency 3425ns (685 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14800ns: start-end pair with latency 3425ns (685 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14800ns: start-end pair with latency 3425ns (685 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14800ns: start-end pair with latency 3425ns (685 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14805ns: start-end pair with latency 3430ns (686 clock cycles) and accumulated latency 3430ns (686 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14805ns: start-end pair with latency 3430ns (686 clock cycles) and accumulated latency 3430ns (686 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14805ns: start-end pair with latency 3430ns (686 clock cycles) and accumulated latency 3430ns (686 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14805ns: start-end pair with latency 3430ns (686 clock cycles) and accumulated latency 3430ns (686 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14870ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14870ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14870ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14870ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14995ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14995ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14995ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14995ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15510ns: start-end pair with latency 4055ns (811 clock cycles) and accumulated latency 4055ns (811 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15510ns: start-end pair with latency 4055ns (811 clock cycles) and accumulated latency 4055ns (811 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15510ns: start-end pair with latency 4055ns (811 clock cycles) and accumulated latency 4055ns (811 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15510ns: start-end pair with latency 4055ns (811 clock cycles) and accumulated latency 4055ns (811 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15530ns: start-end pair with latency 4075ns (815 clock cycles) and accumulated latency 4075ns (815 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15540ns: start-end pair with latency 4085ns (817 clock cycles) and accumulated latency 4085ns (817 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15540ns: start-end pair with latency 4085ns (817 clock cycles) and accumulated latency 4085ns (817 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15540ns: start-end pair with latency 4085ns (817 clock cycles) and accumulated latency 4085ns (817 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15740ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15740ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15740ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15860ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15860ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15860ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15860ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15875ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16260ns: start-end pair with latency 4655ns (931 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16265ns: start-end pair with latency 4660ns (932 clock cycles) and accumulated latency 4660ns (932 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16265ns: start-end pair with latency 4660ns (932 clock cycles) and accumulated latency 4660ns (932 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16265ns: start-end pair with latency 4660ns (932 clock cycles) and accumulated latency 4660ns (932 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16295ns: start-end pair with latency 4690ns (938 clock cycles) and accumulated latency 4690ns (938 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16315ns: start-end pair with latency 4710ns (942 clock cycles) and accumulated latency 4710ns (942 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16315ns: start-end pair with latency 4710ns (942 clock cycles) and accumulated latency 4710ns (942 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16315ns: start-end pair with latency 4710ns (942 clock cycles) and accumulated latency 4710ns (942 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16585ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16585ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16605ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16605ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16605ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16725ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16730ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16730ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16835ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 4795ns (959 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16835ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 4795ns (959 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16835ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 4795ns (959 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16895ns: start-end pair with latency 2020ns (404 clock cycles) and accumulated latency 4855ns (971 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17005ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 4840ns (968 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17010ns: start-end pair with latency 2010ns (402 clock cycles) and accumulated latency 4845ns (969 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17015ns: start-end pair with latency 2015ns (403 clock cycles) and accumulated latency 4850ns (970 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17015ns: start-end pair with latency 2015ns (403 clock cycles) and accumulated latency 4850ns (970 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17085ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17090ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17090ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17095ns: start-end pair with latency 5270ns (1054 clock cycles) and accumulated latency 5270ns (1054 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17120ns: start-end pair with latency 5295ns (1059 clock cycles) and accumulated latency 5295ns (1059 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17135ns: start-end pair with latency 5310ns (1062 clock cycles) and accumulated latency 5310ns (1062 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17140ns: start-end pair with latency 5315ns (1063 clock cycles) and accumulated latency 5315ns (1063 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17145ns: start-end pair with latency 5320ns (1064 clock cycles) and accumulated latency 5320ns (1064 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17145ns: start-end pair with latency 5320ns (1064 clock cycles) and accumulated latency 5320ns (1064 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17150ns: start-end pair with latency 5325ns (1065 clock cycles) and accumulated latency 5325ns (1065 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17150ns: start-end pair with latency 5325ns (1065 clock cycles) and accumulated latency 5325ns (1065 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17160ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17235ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17240ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17245ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17245ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17580ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17580ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17725ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17745ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17795ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17795ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17800ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17800ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17870ns: start-end pair with latency 5930ns (1186 clock cycles) and accumulated latency 5930ns (1186 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17870ns: start-end pair with latency 5930ns (1186 clock cycles) and accumulated latency 5930ns (1186 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17870ns: start-end pair with latency 5930ns (1186 clock cycles) and accumulated latency 5930ns (1186 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17905ns: start-end pair with latency 5965ns (1193 clock cycles) and accumulated latency 5965ns (1193 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17905ns: start-end pair with latency 5965ns (1193 clock cycles) and accumulated latency 5965ns (1193 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17945ns: start-end pair with latency 6005ns (1201 clock cycles) and accumulated latency 6005ns (1201 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17965ns: start-end pair with latency 6025ns (1205 clock cycles) and accumulated latency 6025ns (1205 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17965ns: start-end pair with latency 6025ns (1205 clock cycles) and accumulated latency 6025ns (1205 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18520ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18525ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18530ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18540ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18555ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18580ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18580ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 6265ns (1253 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18580ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 6265ns (1253 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18640ns: start-end pair with latency 2895ns (579 clock cycles) and accumulated latency 6325ns (1265 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18710ns: start-end pair with latency 6655ns (1331 clock cycles) and accumulated latency 6655ns (1331 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18760ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18770ns: start-end pair with latency 6715ns (1343 clock cycles) and accumulated latency 6715ns (1343 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18775ns: start-end pair with latency 6720ns (1344 clock cycles) and accumulated latency 6720ns (1344 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18800ns: start-end pair with latency 2935ns (587 clock cycles) and accumulated latency 6360ns (1272 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18810ns: start-end pair with latency 2945ns (589 clock cycles) and accumulated latency 6370ns (1274 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18810ns: start-end pair with latency 6755ns (1351 clock cycles) and accumulated latency 6755ns (1351 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18810ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18815ns: start-end pair with latency 2935ns (587 clock cycles) and accumulated latency 6365ns (1273 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18815ns: start-end pair with latency 6760ns (1352 clock cycles) and accumulated latency 6760ns (1352 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18850ns: start-end pair with latency 2985ns (597 clock cycles) and accumulated latency 6410ns (1282 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18855ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 6415ns (1283 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18880ns: start-end pair with latency 6825ns (1365 clock cycles) and accumulated latency 6825ns (1365 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18885ns: start-end pair with latency 6830ns (1366 clock cycles) and accumulated latency 6830ns (1366 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18890ns: start-end pair with latency 6835ns (1367 clock cycles) and accumulated latency 6835ns (1367 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18890ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18900ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18925ns: start-end pair with latency 1830ns (366 clock cycles) and accumulated latency 6625ns (1325 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 18935ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18950ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 6655ns (1331 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18985ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 6685ns (1337 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19130ns: start-end pair with latency 1965ns (393 clock cycles) and accumulated latency 6820ns (1364 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19185ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19190ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19220ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19225ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19225ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19240ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 6840ns (1368 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19270ns: start-end pair with latency 2030ns (406 clock cycles) and accumulated latency 6870ns (1374 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19275ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 6875ns (1375 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19280ns: start-end pair with latency 2030ns (406 clock cycles) and accumulated latency 6880ns (1376 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19555ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19615ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19620ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19645ns: start-end pair with latency 7475ns (1495 clock cycles) and accumulated latency 7475ns (1495 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19655ns: start-end pair with latency 7485ns (1497 clock cycles) and accumulated latency 7485ns (1497 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19655ns: start-end pair with latency 7485ns (1497 clock cycles) and accumulated latency 7485ns (1497 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19660ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19660ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19665ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19690ns: start-end pair with latency 7520ns (1504 clock cycles) and accumulated latency 7520ns (1504 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19690ns: start-end pair with latency 7520ns (1504 clock cycles) and accumulated latency 7520ns (1504 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19730ns: start-end pair with latency 7560ns (1512 clock cycles) and accumulated latency 7560ns (1512 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19730ns: start-end pair with latency 7560ns (1512 clock cycles) and accumulated latency 7560ns (1512 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19735ns: start-end pair with latency 7565ns (1513 clock cycles) and accumulated latency 7565ns (1513 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19835ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19835ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 19855ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19875ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19880ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19880ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19890ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19920ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 19975ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 20130ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20380ns: start-end pair with latency 3770ns (754 clock cycles) and accumulated latency 7855ns (1571 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20405ns: start-end pair with latency 3815ns (763 clock cycles) and accumulated latency 7870ns (1574 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20425ns: start-end pair with latency 3815ns (763 clock cycles) and accumulated latency 7900ns (1580 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20455ns: start-end pair with latency 3845ns (769 clock cycles) and accumulated latency 7930ns (1586 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20480ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20485ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20510ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20560ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20575ns: start-end pair with latency 3985ns (797 clock cycles) and accumulated latency 8060ns (1612 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20580ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20610ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20615ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20640ns: start-end pair with latency 3905ns (781 clock cycles) and accumulated latency 7960ns (1592 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20695ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 8015ns (1603 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20710ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20750ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20750ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20755ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20755ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20765ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20765ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20770ns: start-end pair with latency 4040ns (808 clock cycles) and accumulated latency 8095ns (1619 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20780ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20785ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20790ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20830ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20840ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20930ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 20970ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20995ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21035ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21075ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21655ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21680ns: start-end pair with latency 2775ns (555 clock cycles) and accumulated latency 9040ns (1808 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21690ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21705ns: start-end pair with latency 2765ns (553 clock cycles) and accumulated latency 9090ns (1818 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21730ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21760ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21765ns: start-end pair with latency 2870ns (574 clock cycles) and accumulated latency 9135ns (1827 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21770ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21795ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21830ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21840ns: start-end pair with latency 2650ns (530 clock cycles) and accumulated latency 9020ns (1804 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 21840ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21900ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 9030ns (1806 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21950ns: start-end pair with latency 2720ns (544 clock cycles) and accumulated latency 9135ns (1827 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 21970ns: start-end pair with latency 2745ns (549 clock cycles) and accumulated latency 9155ns (1831 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22005ns: start-end pair with latency 2810ns (562 clock cycles) and accumulated latency 9175ns (1835 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22165ns: start-end pair with latency 4580ns (916 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22175ns: start-end pair with latency 4590ns (918 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22270ns: start-end pair with latency 4465ns (893 clock cycles) and accumulated latency 9175ns (1835 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22300ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22305ns: start-end pair with latency 4555ns (911 clock cycles) and accumulated latency 9215ns (1843 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22355ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22365ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22375ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22380ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22385ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22430ns: start-end pair with latency 4625ns (925 clock cycles) and accumulated latency 9315ns (1863 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22435ns: start-end pair with latency 4705ns (941 clock cycles) and accumulated latency 9360ns (1872 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22450ns: start-end pair with latency 4650ns (930 clock cycles) and accumulated latency 9310ns (1862 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22465ns: start-end pair with latency 4665ns (933 clock cycles) and accumulated latency 9325ns (1865 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22520ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22540ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22545ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22640ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 22645ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22650ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22780ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22785ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22825ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 22830ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 23205ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 23255ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 23265ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 23290ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 23305ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 23315ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 23425ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 23575ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23590ns: start-end pair with latency 5055ns (1011 clock cycles) and accumulated latency 10375ns (2075 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23690ns: start-end pair with latency 5160ns (1032 clock cycles) and accumulated latency 10480ns (2096 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23720ns: start-end pair with latency 5175ns (1035 clock cycles) and accumulated latency 10470ns (2094 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23720ns: start-end pair with latency 5195ns (1039 clock cycles) and accumulated latency 10510ns (2102 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23730ns: start-end pair with latency 5170ns (1034 clock cycles) and accumulated latency 10480ns (2096 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23840ns: start-end pair with latency 5075ns (1015 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23945ns: start-end pair with latency 5360ns (1072 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23980ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23980ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 11095ns (2219 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 23985ns: start-end pair with latency 3230ns (646 clock cycles) and accumulated latency 11085ns (2217 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24030ns: start-end pair with latency 5215ns (1043 clock cycles) and accumulated latency 10540ns (2108 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24035ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 11135ns (2227 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24075ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24105ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24105ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24115ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 11240ns (2248 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24120ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24160ns: start-end pair with latency 3325ns (665 clock cycles) and accumulated latency 11255ns (2251 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24210ns: start-end pair with latency 3130ns (626 clock cycles) and accumulated latency 11225ns (2245 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24225ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 11185ns (2237 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24225ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 24235ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 11210ns (2242 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24330ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24450ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24805ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24815ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24840ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24865ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24905ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 24925ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 25050ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 25055ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25345ns: start-end pair with latency 5720ns (1144 clock cycles) and accumulated latency 11650ns (2330 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25365ns: start-end pair with latency 5700ns (1140 clock cycles) and accumulated latency 11630ns (2326 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25375ns: start-end pair with latency 5815ns (1163 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25380ns: start-end pair with latency 5760ns (1152 clock cycles) and accumulated latency 11690ns (2338 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25455ns: start-end pair with latency 5785ns (1157 clock cycles) and accumulated latency 11750ns (2350 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25475ns: start-end pair with latency 5810ns (1162 clock cycles) and accumulated latency 11775ns (2355 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25565ns: start-end pair with latency 5705ns (1141 clock cycles) and accumulated latency 11730ns (2346 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 25600ns: start-end pair with latency 5760ns (1152 clock cycles) and accumulated latency 11765ns (2353 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25785ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25790ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25800ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25810ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 25825ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 25855ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 25875ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25880ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 25895ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25900ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 25930ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 25965ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 26005ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 26040ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 26080ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 26090ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26375ns: start-end pair with latency 3850ns (770 clock cycles) and accumulated latency 13150ns (2630 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26400ns: start-end pair with latency 3850ns (770 clock cycles) and accumulated latency 13140ns (2628 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26520ns: start-end pair with latency 3875ns (775 clock cycles) and accumulated latency 13050ns (2610 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26540ns: start-end pair with latency 3885ns (777 clock cycles) and accumulated latency 13100ns (2620 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26645ns: start-end pair with latency 3855ns (771 clock cycles) and accumulated latency 13215ns (2643 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26665ns: start-end pair with latency 3830ns (766 clock cycles) and accumulated latency 13140ns (2628 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26670ns: start-end pair with latency 3885ns (777 clock cycles) and accumulated latency 13200ns (2640 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26675ns: start-end pair with latency 3845ns (769 clock cycles) and accumulated latency 13170ns (2634 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26845ns: start-end pair with latency 6260ns (1252 clock cycles) and accumulated latency 13085ns (2617 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26860ns: start-end pair with latency 6345ns (1269 clock cycles) and accumulated latency 13100ns (2620 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26890ns: start-end pair with latency 6405ns (1281 clock cycles) and accumulated latency 13120ns (2624 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26910ns: start-end pair with latency 6345ns (1269 clock cycles) and accumulated latency 13105ns (2621 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26915ns: start-end pair with latency 6425ns (1285 clock cycles) and accumulated latency 13145ns (2629 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26955ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 13170ns (2634 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27025ns: start-end pair with latency 6410ns (1282 clock cycles) and accumulated latency 13240ns (2648 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27115ns: start-end pair with latency 6320ns (1264 clock cycles) and accumulated latency 12975ns (2595 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27165ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27185ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27210ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27250ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27275ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27310ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27335ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27375ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27380ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27380ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27390ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27425ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27435ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27500ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27505ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27595ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28350ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28370ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28390ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28450ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28470ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28530ns: start-end pair with latency 4545ns (909 clock cycles) and accumulated latency 14920ns (2984 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28560ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28600ns: start-end pair with latency 6940ns (1388 clock cycles) and accumulated latency 14425ns (2885 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28615ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28615ns: start-end pair with latency 4535ns (907 clock cycles) and accumulated latency 15015ns (3003 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28625ns: start-end pair with latency 4500ns (900 clock cycles) and accumulated latency 14980ns (2996 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28640ns: start-end pair with latency 4530ns (906 clock cycles) and accumulated latency 15000ns (3000 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28655ns: start-end pair with latency 4545ns (909 clock cycles) and accumulated latency 15055ns (3011 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28670ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28710ns: start-end pair with latency 6975ns (1395 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28715ns: start-end pair with latency 7020ns (1404 clock cycles) and accumulated latency 14505ns (2901 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28735ns: start-end pair with latency 6970ns (1394 clock cycles) and accumulated latency 14445ns (2889 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28750ns: start-end pair with latency 6950ns (1390 clock cycles) and accumulated latency 14510ns (2902 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28780ns: start-end pair with latency 4550ns (910 clock cycles) and accumulated latency 14895ns (2979 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28795ns: start-end pair with latency 6960ns (1392 clock cycles) and accumulated latency 14525ns (2905 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28795ns: start-end pair with latency 7020ns (1404 clock cycles) and accumulated latency 14540ns (2908 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28850ns: start-end pair with latency 4515ns (903 clock cycles) and accumulated latency 15200ns (3040 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28860ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 14575ns (2915 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28975ns: start-end pair with latency 4520ns (904 clock cycles) and accumulated latency 15060ns (3012 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 29115ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 29215ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 29235ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 29270ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 29270ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 29300ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 29300ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 29365ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29555ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29605ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29620ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29680ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29735ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29740ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29770ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 29770ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30850ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30890ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30920ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 30960ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31020ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31030ns: start-end pair with latency 5235ns (1047 clock cycles) and accumulated latency 16865ns (3373 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31030ns: start-end pair with latency 5240ns (1048 clock cycles) and accumulated latency 16890ns (3378 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31035ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31055ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31055ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31060ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 17095ns (3419 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31070ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 16945ns (3389 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31100ns: start-end pair with latency 5215ns (1043 clock cycles) and accumulated latency 16965ns (3393 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31125ns: start-end pair with latency 5220ns (1044 clock cycles) and accumulated latency 16995ns (3399 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31215ns: start-end pair with latency 5205ns (1041 clock cycles) and accumulated latency 16935ns (3387 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31290ns: start-end pair with latency 5245ns (1049 clock cycles) and accumulated latency 17010ns (3402 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31665ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31735ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31760ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31915ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 32070ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 32250ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 32305ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 32320ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33085ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33165ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33185ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 33250ns: start-end pair with latency 5935ns (1187 clock cycles) and accumulated latency 19020ns (3804 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 33255ns: start-end pair with latency 5915ns (1183 clock cycles) and accumulated latency 19015ns (3803 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 33300ns: start-end pair with latency 5915ns (1183 clock cycles) and accumulated latency 19020ns (3804 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 33325ns: start-end pair with latency 5945ns (1189 clock cycles) and accumulated latency 19065ns (3813 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 33330ns: start-end pair with latency 5945ns (1189 clock cycles) and accumulated latency 19090ns (3818 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33345ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 33370ns: start-end pair with latency 5930ns (1186 clock cycles) and accumulated latency 19100ns (3820 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 33435ns: start-end pair with latency 5930ns (1186 clock cycles) and accumulated latency 19170ns (3834 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33500ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 33520ns: start-end pair with latency 5920ns (1184 clock cycles) and accumulated latency 18895ns (3779 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33715ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33730ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 33785ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34285ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34350ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34435ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34445ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34600ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34610ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34680ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 34680ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35775ns: start-end pair with latency 6655ns (1331 clock cycles) and accumulated latency 21080ns (4216 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 35845ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35875ns: start-end pair with latency 6655ns (1331 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35890ns: start-end pair with latency 6650ns (1330 clock cycles) and accumulated latency 21155ns (4231 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35905ns: start-end pair with latency 6630ns (1326 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35915ns: start-end pair with latency 6640ns (1328 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 35915ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35935ns: start-end pair with latency 6630ns (1326 clock cycles) and accumulated latency 21155ns (4231 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35935ns: start-end pair with latency 6630ns (1326 clock cycles) and accumulated latency 21170ns (4234 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 35995ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 36005ns: start-end pair with latency 6635ns (1327 clock cycles) and accumulated latency 21210ns (4242 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 36010ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 36175ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 36185ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 36240ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 36275ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37130ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37165ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37165ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37235ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37480ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37595ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37620ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 37840ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38830ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38865ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38865ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38935ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 39180ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 39295ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 39320ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 39540ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 18685ns (3737 clock cycles) and accumulated latency 22750ns (4550 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 16080ns (3216 clock cycles) and accumulated latency 19085ns (3817 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 13575ns (2715 clock cycles) and accumulated latency 16360ns (3272 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 10985ns (2197 clock cycles) and accumulated latency 13550ns (2710 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 8600ns (1720 clock cycles) and accumulated latency 10945ns (2189 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 6155ns (1231 clock cycles) and accumulated latency 8265ns (1653 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 1640ns (328 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 18815ns (3763 clock cycles) and accumulated latency 22880ns (4576 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 16340ns (3268 clock cycles) and accumulated latency 19345ns (3869 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 13830ns (2766 clock cycles) and accumulated latency 16615ns (3323 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 11205ns (2241 clock cycles) and accumulated latency 13770ns (2754 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 8765ns (1753 clock cycles) and accumulated latency 11110ns (2222 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 6310ns (1262 clock cycles) and accumulated latency 8420ns (1684 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 3645ns (729 clock cycles) and accumulated latency 5570ns (1114 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 2130ns (426 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 18900ns (3780 clock cycles) and accumulated latency 22965ns (4593 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 16350ns (3270 clock cycles) and accumulated latency 19355ns (3871 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 13690ns (2738 clock cycles) and accumulated latency 16475ns (3295 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 11040ns (2208 clock cycles) and accumulated latency 13605ns (2721 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 8695ns (1739 clock cycles) and accumulated latency 11040ns (2208 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 5870ns (1174 clock cycles) and accumulated latency 7980ns (1596 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 3380ns (676 clock cycles) and accumulated latency 5305ns (1061 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 475ns (95 clock cycles) and accumulated latency 1780ns (356 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 18945ns (3789 clock cycles) and accumulated latency 23010ns (4602 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 16365ns (3273 clock cycles) and accumulated latency 19370ns (3874 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 13760ns (2752 clock cycles) and accumulated latency 16545ns (3309 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 11305ns (2261 clock cycles) and accumulated latency 13870ns (2774 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 8735ns (1747 clock cycles) and accumulated latency 11080ns (2216 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 6470ns (1294 clock cycles) and accumulated latency 8580ns (1716 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 3740ns (748 clock cycles) and accumulated latency 5665ns (1133 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 18870ns (3774 clock cycles) and accumulated latency 22935ns (4587 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 16390ns (3278 clock cycles) and accumulated latency 19395ns (3879 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 13725ns (2745 clock cycles) and accumulated latency 16510ns (3302 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 11185ns (2237 clock cycles) and accumulated latency 13750ns (2750 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 8635ns (1727 clock cycles) and accumulated latency 10980ns (2196 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 5940ns (1188 clock cycles) and accumulated latency 8050ns (1610 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 3480ns (696 clock cycles) and accumulated latency 5405ns (1081 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 360ns (72 clock cycles) and accumulated latency 1665ns (333 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 18900ns (3780 clock cycles) and accumulated latency 22965ns (4593 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 16400ns (3280 clock cycles) and accumulated latency 19405ns (3881 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 13780ns (2756 clock cycles) and accumulated latency 16565ns (3313 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 11265ns (2253 clock cycles) and accumulated latency 13830ns (2766 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 8620ns (1724 clock cycles) and accumulated latency 10965ns (2193 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 6490ns (1298 clock cycles) and accumulated latency 8600ns (1720 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 3810ns (762 clock cycles) and accumulated latency 5735ns (1147 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 2095ns (419 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 18890ns (3778 clock cycles) and accumulated latency 22955ns (4591 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 16230ns (3246 clock cycles) and accumulated latency 19235ns (3847 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 13565ns (2713 clock cycles) and accumulated latency 16350ns (3270 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 11095ns (2219 clock cycles) and accumulated latency 13660ns (2732 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 8600ns (1720 clock cycles) and accumulated latency 10945ns (2189 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 5925ns (1185 clock cycles) and accumulated latency 8035ns (1607 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 3415ns (683 clock cycles) and accumulated latency 5340ns (1068 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 18905ns (3781 clock cycles) and accumulated latency 22970ns (4594 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 16450ns (3290 clock cycles) and accumulated latency 19455ns (3891 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 13800ns (2760 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 11285ns (2257 clock cycles) and accumulated latency 13850ns (2770 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 11150ns (2230 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 6570ns (1314 clock cycles) and accumulated latency 8680ns (1736 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 5585ns (1117 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39660ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 2095ns (419 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39665ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 39785ns: start-end pair with latency 240ns (48 clock cycles) and accumulated latency 1545ns (309 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 39790ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42075ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42075ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42075ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42075ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42075ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42075ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42075ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42110ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42190ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42225ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42225ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42225ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42225ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42225ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42225ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42225ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42265ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42265ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42265ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42265ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42265ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42265ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42265ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42340ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42370ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42410ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42410ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42410ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42410ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42410ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42410ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42410ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42450ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42500ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42500ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42500ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42500ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42500ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42500ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42500ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42595ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42605ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42630ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42630ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42630ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42630ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42630ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42630ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42630ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42670ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42670ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42670ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42670ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42670ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42670ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42670ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42670ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42685ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42720ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42720ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42720ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42720ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42720ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42720ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42720ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42850ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42850ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42850ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42850ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42850ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42850ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42850ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42890ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42890ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42890ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42890ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42890ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42890ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 42890ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42890ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 42930ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42940ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42940ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42940ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42940ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42940ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42940ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42940ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 42945ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43070ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43070ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43070ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43070ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43070ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43070ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43070ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43075ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43110ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43110ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43110ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43110ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43110ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43110ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43110ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43125ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43125ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43125ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43125ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43125ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43125ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43125ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43150ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43165ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43270ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43270ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43270ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43270ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43270ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43270ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43270ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43275ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43310ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43310ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43310ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43310ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43310ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43310ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43310ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43315ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43325ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43325ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43325ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43325ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43325ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43325ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43325ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43330ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43425ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43475ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43475ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43475ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43475ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43475ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43475ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 43475ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43515ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43515ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43515ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43515ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43515ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43515ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43515ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43515ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43530ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43530ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43530ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43530ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43530ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43530ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43530ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43530ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43555ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43565ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 1060ns (212 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43570ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 1065ns (213 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43570ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 1065ns (213 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43570ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 1065ns (213 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43585ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43590ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43635ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 1025ns (205 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43685ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43730ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43735ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43735ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43735ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43735ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43735ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43735ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 43735ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43740ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43750ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43750ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43750ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43750ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43750ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 1025ns (205 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43750ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43750ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43755ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43760ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 1035ns (207 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43770ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43785ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43790ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 1065ns (213 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43810ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43855ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 1130ns (226 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43920ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43960ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43970ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 1025ns (205 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43975ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43975ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43975ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43975ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43980ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43980ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 1035ns (207 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43980ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43980ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 43985ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43990ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43990ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43990ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43995ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44170ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 1040ns (208 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44170ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 1040ns (208 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44170ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 1040ns (208 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44170ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 1040ns (208 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44190ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 1060ns (212 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44200ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 1070ns (214 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44200ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44215ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44360ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 1025ns (205 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44375ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44395ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 1065ns (213 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44395ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 1065ns (213 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44395ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 1065ns (213 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44400ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 1070ns (214 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44410ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44415ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44590ns: start-end pair with latency 1055ns (211 clock cycles) and accumulated latency 1055ns (211 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44600ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 1065ns (213 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44600ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 1065ns (213 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44610ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 1075ns (215 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44610ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 1075ns (215 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44615ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44675ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 1140ns (228 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44695ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 1160ns (232 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44765ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 1030ns (206 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44825ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 1035ns (207 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44835ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44835ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44840ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44840ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44875ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44880ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 44985ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 1060ns (212 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 45060ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 45060ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 45065ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 1075ns (215 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45075ns: start-end pair with latency 2805ns (561 clock cycles) and accumulated latency 9625ns (1925 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 45080ns: start-end pair with latency 1095ns (219 clock cycles) and accumulated latency 1095ns (219 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 45080ns: start-end pair with latency 1095ns (219 clock cycles) and accumulated latency 1095ns (219 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 45085ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45090ns: start-end pair with latency 2820ns (564 clock cycles) and accumulated latency 9660ns (1932 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45105ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 9520ns (1904 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45105ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 9710ns (1942 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45105ns: start-end pair with latency 2835ns (567 clock cycles) and accumulated latency 9715ns (1943 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 45115ns: start-end pair with latency 1135ns (227 clock cycles) and accumulated latency 1135ns (227 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45135ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 9415ns (1883 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45165ns: start-end pair with latency 2895ns (579 clock cycles) and accumulated latency 9520ns (1904 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45165ns: start-end pair with latency 2895ns (579 clock cycles) and accumulated latency 9765ns (1953 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45225ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45225ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45225ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45225ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45225ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45225ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45225ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45250ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45250ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45250ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45250ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45250ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45250ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45250ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45260ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45260ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45260ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45260ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45260ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45260ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45260ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45330ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45355ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45365ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45410ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45410ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45410ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45410ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45410ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45410ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45410ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45410ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45630ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45630ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45630ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45630ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45630ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45630ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45630ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45630ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45680ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 12380ns (2476 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45705ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45710ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 12275ns (2455 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45710ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 12345ns (2469 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45710ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 12390ns (2478 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45715ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45730ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 12450ns (2490 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45730ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 12315ns (2463 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45735ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45735ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45735ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45745ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45745ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45745ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45745ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 12425ns (2485 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45745ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45755ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45755ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45765ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45765ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45770ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45770ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45780ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45780ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45850ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45850ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45850ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45850ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45850ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45850ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45850ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 45890ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 3290ns (658 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45900ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 14450ns (2890 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45905ns: start-end pair with latency 3230ns (646 clock cycles) and accumulated latency 14485ns (2897 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45915ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 14480ns (2896 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45915ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 14325ns (2865 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45915ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 14425ns (2885 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45915ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 14450ns (2890 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45925ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 14345ns (2869 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45925ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45930ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 45935ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 14395ns (2879 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45935ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45940ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45940ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45940ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45940ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45940ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45950ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45950ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45950ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45950ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45950ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 45960ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45960ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 45970ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46070ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46070ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46070ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46070ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46070ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46070ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46070ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46100ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 16305ns (3261 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46100ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 16255ns (3251 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46100ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 16345ns (3269 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46100ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 16420ns (3284 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46110ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46125ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46125ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46125ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46125ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46135ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46135ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46135ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46135ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46185ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 16430ns (3286 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46185ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 16460ns (3292 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46210ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46210ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46220ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46220ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46225ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 18110ns (3622 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46230ns: start-end pair with latency 3335ns (667 clock cycles) and accumulated latency 16535ns (3307 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46240ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 16455ns (3291 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46245ns: start-end pair with latency 3130ns (626 clock cycles) and accumulated latency 18110ns (3622 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46245ns: start-end pair with latency 3130ns (626 clock cycles) and accumulated latency 18330ns (3666 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46245ns: start-end pair with latency 3130ns (626 clock cycles) and accumulated latency 18025ns (3605 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46250ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46255ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46260ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46265ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46265ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46270ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46270ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46270ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46270ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46270ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46270ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46270ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46270ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46270ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46270ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46275ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46275ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46280ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46280ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46280ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46285ns: start-end pair with latency 3170ns (634 clock cycles) and accumulated latency 18090ns (3618 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46285ns: start-end pair with latency 3170ns (634 clock cycles) and accumulated latency 18230ns (3646 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46285ns: start-end pair with latency 3130ns (626 clock cycles) and accumulated latency 18185ns (3637 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46295ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 18195ns (3639 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46310ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46310ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46310ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46320ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46320ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46320ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46320ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46330ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46355ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 23740ns (4748 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46470ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 23880ns (4776 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46470ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 23880ns (4776 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46470ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 23885ns (4777 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46470ns: start-end pair with latency 2730ns (546 clock cycles) and accumulated latency 23900ns (4780 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46475ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46475ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46475ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46475ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46475ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46475ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46475ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46475ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46490ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 20120ns (4024 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46490ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 20110ns (4022 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46515ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46515ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46525ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46525ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46530ns: start-end pair with latency 2790ns (558 clock cycles) and accumulated latency 23870ns (4774 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46530ns: start-end pair with latency 2790ns (558 clock cycles) and accumulated latency 23945ns (4789 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46545ns: start-end pair with latency 2805ns (561 clock cycles) and accumulated latency 24015ns (4803 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46555ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 20250ns (4050 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46555ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 20235ns (4047 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46555ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 20205ns (4041 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46570ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 20345ns (4069 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46580ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46580ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46580ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46590ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 20140ns (4028 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46590ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46590ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46590ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46590ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 20165ns (4033 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46595ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46605ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46615ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46615ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46625ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46625ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46645ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46670ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46680ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46695ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46695ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46695ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46695ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46695ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46695ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 46695ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46705ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 22250ns (4450 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46705ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 22285ns (4457 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46715ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 22285ns (4457 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46715ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 22090ns (4418 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46720ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46720ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46720ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46720ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 22370ns (4474 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46720ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46720ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 22215ns (4443 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46720ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46720ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46720ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46730ns: start-end pair with latency 3210ns (642 clock cycles) and accumulated latency 22230ns (4446 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46730ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46730ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46730ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46730ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46730ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46730ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46730ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46730ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46730ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46740ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46740ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46740ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46740ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46745ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46745ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46750ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46750ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46755ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46755ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46755ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46765ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 46780ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 22280ns (4456 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 46805ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 46815ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 24420ns (4884 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 20250ns (4050 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 17340ns (3468 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 665ns (133 clock cycles) and accumulated latency 14215ns (2843 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 11595ns (2319 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 305ns (61 clock cycles) and accumulated latency 8570ns (1714 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 165ns (33 clock cycles) and accumulated latency 5560ns (1112 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 200ns (40 clock cycles) and accumulated latency 1840ns (368 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 24550ns (4910 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 20530ns (4106 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 17575ns (3515 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 795ns (159 clock cycles) and accumulated latency 14565ns (2913 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 670ns (134 clock cycles) and accumulated latency 11780ns (2356 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 8825ns (1765 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 5685ns (1137 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 200ns (40 clock cycles) and accumulated latency 2330ns (466 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 24635ns (4927 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 20540ns (4108 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 17455ns (3491 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 795ns (159 clock cycles) and accumulated latency 14400ns (2880 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 11650ns (2330 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 340ns (68 clock cycles) and accumulated latency 8320ns (1664 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 190ns (38 clock cycles) and accumulated latency 5495ns (1099 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 200ns (40 clock cycles) and accumulated latency 1980ns (396 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 24680ns (4936 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1215ns (243 clock cycles) and accumulated latency 20585ns (4117 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 17525ns (3505 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 710ns (142 clock cycles) and accumulated latency 14580ns (2916 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 11730ns (2346 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 340ns (68 clock cycles) and accumulated latency 8920ns (1784 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 175ns (35 clock cycles) and accumulated latency 5840ns (1168 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 200ns (40 clock cycles) and accumulated latency 2225ns (445 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 24605ns (4921 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 20560ns (4112 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 17480ns (3496 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 795ns (159 clock cycles) and accumulated latency 14545ns (2909 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 600ns (120 clock cycles) and accumulated latency 11580ns (2316 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 8455ns (1691 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 175ns (35 clock cycles) and accumulated latency 5580ns (1116 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 200ns (40 clock cycles) and accumulated latency 1865ns (373 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 24635ns (4927 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 20590ns (4118 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 17545ns (3509 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 710ns (142 clock cycles) and accumulated latency 14540ns (2908 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 11575ns (2315 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 340ns (68 clock cycles) and accumulated latency 8940ns (1788 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 190ns (38 clock cycles) and accumulated latency 5925ns (1185 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 200ns (40 clock cycles) and accumulated latency 2295ns (459 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 24520ns (4904 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 20385ns (4077 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 17340ns (3468 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 14315ns (2863 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 11555ns (2311 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 325ns (65 clock cycles) and accumulated latency 8360ns (1672 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 180ns (36 clock cycles) and accumulated latency 5520ns (1104 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 250ns (50 clock cycles) and accumulated latency 1795ns (359 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 24640ns (4928 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 20605ns (4121 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 17580ns (3516 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 795ns (159 clock cycles) and accumulated latency 14645ns (2929 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 11800ns (2360 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 305ns (61 clock cycles) and accumulated latency 8985ns (1797 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 180ns (36 clock cycles) and accumulated latency 5765ns (1153 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 46935ns: start-end pair with latency 200ns (40 clock cycles) and accumulated latency 2295ns (459 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 46940ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47330ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47330ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47330ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47330ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47330ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47365ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47365ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47365ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47375ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47375ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47375ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47400ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47400ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47400ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47400ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47400ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47410ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47410ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47410ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47410ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47410ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47410ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47410ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47420ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47420ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47435ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47435ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47435ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47445ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47445ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47445ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47445ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47445ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47445ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47455ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47455ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47455ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47455ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47465ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47465ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47480ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47480ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47490ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47490ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47490ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47490ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47500ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47500ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47500ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47500ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47500ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47500ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47510ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47525ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47535ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47535ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47535ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47545ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47545ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47545ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47555ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47570ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47570ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47570ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47570ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47580ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47580ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47580ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47580ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47580ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47590ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47590ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47590ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47590ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47590ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47590ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47590ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47600ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47615ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47620ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47620ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47620ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47625ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47625ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47630ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47630ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47635ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47645ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47645ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47645ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47645ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47645ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47645ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47645ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47645ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47650ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47660ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47660ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47660ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47660ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47660ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47660ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47665ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47665ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47665ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47670ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47670ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47670ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47670ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47670ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47670ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47670ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47680ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47685ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47685ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47690ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47690ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47695ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47700ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47700ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47700ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47700ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47705ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47710ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47710ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47710ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47710ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47715ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47715ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47715ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47715ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47715ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47715ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47715ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47715ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47720ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47720ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47725ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47725ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47725ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47725ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47725ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47725ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47725ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47725ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47730ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47735ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47735ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47735ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47745ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47745ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47745ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47745ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47755ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47755ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47755ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47755ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47765ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47765ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47780ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47780ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47780ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47780ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47780ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47785ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47790ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47790ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47795ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47800ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47800ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47810ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47815ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47825ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47825ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47825ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47835ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47835ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 47845ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47850ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47850ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47850ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47850ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47860ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47860ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47860ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47860ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47875ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47880ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47885ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47890ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 47915ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 47925ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48435ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 2045ns (409 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48435ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 2050ns (410 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48445ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2020ns (404 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48455ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2120ns (424 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48465ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 2100ns (420 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48485ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 2005ns (401 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48500ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 2150ns (430 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48500ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2125ns (425 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48510ns: start-end pair with latency 1095ns (219 clock cycles) and accumulated latency 2160ns (432 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48515ns: start-end pair with latency 1055ns (211 clock cycles) and accumulated latency 2085ns (417 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48520ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2190ns (438 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48520ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 2085ns (417 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48525ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2065ns (413 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48535ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48545ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2085ns (417 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48555ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 2060ns (412 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48575ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48590ns: start-end pair with latency 1005ns (201 clock cycles) and accumulated latency 2065ns (413 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48590ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2080ns (416 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48595ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2080ns (416 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48605ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 2060ns (412 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48610ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 2160ns (432 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48635ns: start-end pair with latency 1005ns (201 clock cycles) and accumulated latency 2070ns (414 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48665ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 1985ns (397 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48670ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 2125ns (425 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48675ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48705ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2095ns (419 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48710ns: start-end pair with latency 975ns (195 clock cycles) and accumulated latency 2040ns (408 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48710ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 2115ns (423 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48710ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48715ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2180ns (436 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48715ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2095ns (419 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48735ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 2035ns (407 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48735ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 2135ns (427 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48740ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2070ns (414 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48750ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 2080ns (416 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48750ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 2095ns (419 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48760ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2105ns (421 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48765ns: start-end pair with latency 1055ns (211 clock cycles) and accumulated latency 2120ns (424 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48765ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 2190ns (438 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48770ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2135ns (427 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48770ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2120ns (424 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48770ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2135ns (427 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48770ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2140ns (428 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48770ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2120ns (424 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48775ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 2260ns (452 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48780ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2080ns (416 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48790ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 2100ns (420 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48800ns: start-end pair with latency 1005ns (201 clock cycles) and accumulated latency 2035ns (407 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48815ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 2220ns (444 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48820ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 2065ns (413 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48850ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 2130ns (426 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48855ns: start-end pair with latency 1055ns (211 clock cycles) and accumulated latency 2140ns (428 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48880ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 2140ns (428 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48885ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 2105ns (421 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48885ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 2070ns (414 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48890ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 2065ns (413 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2065ns (413 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48895ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 2155ns (431 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48910ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2200ns (440 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 2185ns (437 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48935ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2120ns (424 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48935ns: start-end pair with latency 1005ns (201 clock cycles) and accumulated latency 2035ns (407 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 48955ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 2170ns (434 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49905ns: start-end pair with latency 2465ns (493 clock cycles) and accumulated latency 11985ns (2397 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49925ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 12180ns (2436 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49950ns: start-end pair with latency 2545ns (509 clock cycles) and accumulated latency 12260ns (2452 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49980ns: start-end pair with latency 2540ns (508 clock cycles) and accumulated latency 11955ns (2391 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49985ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 12345ns (2469 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49995ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 12215ns (2443 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50045ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 12350ns (2470 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50060ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 12140ns (2428 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50140ns: start-end pair with latency 2420ns (484 clock cycles) and accumulated latency 26300ns (5260 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50145ns: start-end pair with latency 2425ns (485 clock cycles) and accumulated latency 26325ns (5265 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50205ns: start-end pair with latency 2485ns (497 clock cycles) and accumulated latency 26365ns (5273 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50205ns: start-end pair with latency 2485ns (497 clock cycles) and accumulated latency 26500ns (5300 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50220ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 26370ns (5274 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50240ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 26260ns (5252 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50320ns: start-end pair with latency 2600ns (520 clock cycles) and accumulated latency 26485ns (5297 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50340ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50360ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6170ns (1234 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50360ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6170ns (1234 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50360ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6170ns (1234 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50360ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6170ns (1234 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50360ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6170ns (1234 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50385ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50385ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50385ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50385ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50385ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50395ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50395ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50395ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6170ns (1234 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50395ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50395ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6170ns (1234 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50395ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50395ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50395ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50405ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6205ns (1241 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50405ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6205ns (1241 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50405ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6205ns (1241 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50420ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50420ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50420ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50430ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50430ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50430ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50440ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6205ns (1241 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50440ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6205ns (1241 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50440ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 15370ns (3074 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50450ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50450ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50465ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50475ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50480ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 19400ns (3880 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50485ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50495ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50500ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 15440ns (3088 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50515ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 6260ns (1252 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50525ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50530ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50530ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50530ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50530ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50530ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 15400ns (3080 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50535ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50540ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50540ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50550ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50555ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50565ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 15530ns (3106 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50565ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 15355ns (3071 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50565ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50575ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 17530ns (3506 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50575ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50580ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 17270ns (3454 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50585ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50590ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50590ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50590ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 19470ns (3894 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50595ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 17490ns (3498 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50600ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50600ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50600ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50605ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 19460ns (3892 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50610ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50615ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 20965ns (4193 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50615ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50615ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 21055ns (4211 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50620ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50620ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50620ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50620ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50620ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50620ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50620ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50625ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 19355ns (3871 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50625ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50630ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50630ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50630ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6225ns (1245 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50635ns: start-end pair with latency 3140ns (628 clock cycles) and accumulated latency 17590ns (3518 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50640ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50640ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 21250ns (4250 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50640ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50650ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50650ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6205ns (1241 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50650ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50650ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50655ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6210ns (1242 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50655ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 19335ns (3867 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50660ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50660ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50665ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50670ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50675ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50675ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50675ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50675ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50675ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50675ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50675ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50675ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50675ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50680ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 17265ns (3453 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50680ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50680ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50685ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50690ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 19650ns (3930 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50690ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50695ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 17470ns (3494 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50695ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50695ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6310ns (1262 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50700ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50700ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50700ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50700ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50700ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50700ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50700ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50700ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50710ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50710ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50710ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50710ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50710ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50710ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50710ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50710ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50715ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50715ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50715ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50715ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 6260ns (1252 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50715ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 21320ns (4264 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50720ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50725ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50725ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 25140ns (5028 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50730ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50730ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 15375ns (3075 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50730ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 17475ns (3495 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50740ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50740ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50740ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50740ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17345ns (3469 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50740ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6315ns (1263 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50745ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50745ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 15475ns (3095 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50750ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 21100ns (4220 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50750ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50750ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50750ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50750ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50750ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 25215ns (5043 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50750ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50755ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50755ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50760ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 23235ns (4647 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50760ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 23330ns (4666 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50760ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 23205ns (4641 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50760ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50765ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50765ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50765ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50770ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50770ns: start-end pair with latency 3140ns (628 clock cycles) and accumulated latency 23305ns (4661 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50775ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50775ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50780ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 23235ns (4647 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50780ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 23320ns (4664 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50780ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50785ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50785ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50785ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 21080ns (4216 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50785ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50785ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50785ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50785ns: start-end pair with latency 3035ns (607 clock cycles) and accumulated latency 6235ns (1247 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50785ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50795ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50795ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50795ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50795ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50805ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 25180ns (5036 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50805ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50805ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 25230ns (5046 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50805ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50805ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50810ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6225ns (1245 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6225ns (1245 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50810ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50815ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50815ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50820ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50820ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 15440ns (3088 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50820ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 19375ns (3875 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50820ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50835ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 6225ns (1245 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50840ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50840ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50840ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 23425ns (4685 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50840ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6225ns (1245 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 25240ns (5048 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50845ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50845ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50855ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50855ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50865ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50865ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50865ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50870ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50875ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50875ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50875ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 50875ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50880ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50880ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 23345ns (4669 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50895ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 25225ns (5045 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50900ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 25415ns (5083 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50905ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50910ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 19580ns (3916 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50915ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50920ns: start-end pair with latency 3090ns (618 clock cycles) and accumulated latency 21285ns (4257 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50920ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50925ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50930ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50935ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50935ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50940ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 21295ns (4259 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50945ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50945ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50955ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 50965ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 50975ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51010ns: start-end pair with latency 3090ns (618 clock cycles) and accumulated latency 25375ns (5075 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 51035ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 51045ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 25185ns (5037 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 560ns (112 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 430ns (86 clock cycles) and accumulated latency 17770ns (3554 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 435ns (87 clock cycles) and accumulated latency 14650ns (2930 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 375ns (75 clock cycles) and accumulated latency 11970ns (2394 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 365ns (73 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 285ns (57 clock cycles) and accumulated latency 5845ns (1169 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 2290ns (458 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 25315ns (5063 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 560ns (112 clock cycles) and accumulated latency 21090ns (4218 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 465ns (93 clock cycles) and accumulated latency 18040ns (3608 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 500ns (100 clock cycles) and accumulated latency 15065ns (3013 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 410ns (82 clock cycles) and accumulated latency 12190ns (2438 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 345ns (69 clock cycles) and accumulated latency 9170ns (1834 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 285ns (57 clock cycles) and accumulated latency 5970ns (1194 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 2780ns (556 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 730ns (146 clock cycles) and accumulated latency 25365ns (5073 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 395ns (79 clock cycles) and accumulated latency 20935ns (4187 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 410ns (82 clock cycles) and accumulated latency 17865ns (3573 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 470ns (94 clock cycles) and accumulated latency 14870ns (2974 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 340ns (68 clock cycles) and accumulated latency 11990ns (2398 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 285ns (57 clock cycles) and accumulated latency 8605ns (1721 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 280ns (56 clock cycles) and accumulated latency 5775ns (1155 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 2430ns (486 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 25445ns (5089 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 21270ns (4254 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 18055ns (3611 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 520ns (104 clock cycles) and accumulated latency 15100ns (3020 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 410ns (82 clock cycles) and accumulated latency 12140ns (2428 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 365ns (73 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 225ns (45 clock cycles) and accumulated latency 6065ns (1213 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 2675ns (535 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 730ns (146 clock cycles) and accumulated latency 25335ns (5067 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 305ns (61 clock cycles) and accumulated latency 20865ns (4173 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 385ns (77 clock cycles) and accumulated latency 17865ns (3573 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 305ns (61 clock cycles) and accumulated latency 14850ns (2970 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 205ns (41 clock cycles) and accumulated latency 11785ns (2357 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 365ns (73 clock cycles) and accumulated latency 8820ns (1764 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 230ns (46 clock cycles) and accumulated latency 5810ns (1162 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 2315ns (463 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 25400ns (5080 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 21215ns (4243 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 18095ns (3619 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 15150ns (3030 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 485ns (97 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 345ns (69 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 340ns (68 clock cycles) and accumulated latency 6265ns (1253 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 2745ns (549 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 730ns (146 clock cycles) and accumulated latency 25250ns (5050 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 380ns (76 clock cycles) and accumulated latency 20765ns (4153 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 395ns (79 clock cycles) and accumulated latency 17735ns (3547 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 215ns (43 clock cycles) and accumulated latency 14530ns (2906 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 185ns (37 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 245ns (49 clock cycles) and accumulated latency 8605ns (1721 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 5635ns (1127 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 2245ns (449 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 25405ns (5081 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 595ns (119 clock cycles) and accumulated latency 21200ns (4240 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 490ns (98 clock cycles) and accumulated latency 18070ns (3614 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 15180ns (3036 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 510ns (102 clock cycles) and accumulated latency 12310ns (2462 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 355ns (71 clock cycles) and accumulated latency 9340ns (1868 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 400ns (80 clock cycles) and accumulated latency 6165ns (1233 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 51165ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 2745ns (549 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 51170ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 51490ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51560ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 51570ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3130ns (626 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3015ns (603 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52605ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3140ns (628 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3075ns (615 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3160ns (632 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3090ns (618 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3170ns (634 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3230ns (646 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3160ns (632 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3160ns (632 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3150ns (630 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52615ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3260ns (652 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3100ns (620 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3140ns (628 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3130ns (626 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52635ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 3170ns (634 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52645ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52645ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52645ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52645ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3105ns (621 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52655ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52655ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52655ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 52655ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54085ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 14700ns (2940 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54085ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 28885ns (5777 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54085ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 14475ns (2895 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54085ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54145ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 14930ns (2986 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54145ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 29080ns (5816 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54145ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 14565ns (2913 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54145ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 29065ns (5813 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54155ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 14805ns (2961 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54155ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 28890ns (5778 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54155ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 14730ns (2946 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54155ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 28960ns (5792 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54155ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 14850ns (2970 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54155ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 29155ns (5831 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54155ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 14935ns (2987 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54155ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 28915ns (5783 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 20190ns (4038 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26155ns (5231 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 20185ns (4037 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26345ns (5269 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 20410ns (4082 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 22380ns (4476 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 24240ns (4848 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26250ns (5250 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 20265ns (4053 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 22295ns (4459 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 24205ns (4841 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26125ns (5225 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 20450ns (4090 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26240ns (5248 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 20395ns (4079 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54485ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26265ns (5253 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 18470ns (3694 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 22590ns (4518 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 24040ns (4808 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 28120ns (5624 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 22275ns (4455 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 24020ns (4804 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 22340ns (4468 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 24190ns (4838 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 22410ns (4482 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 23995ns (4799 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54505ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 28080ns (5616 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54515ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 22305ns (4461 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54515ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 23915ns (4783 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54515ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 22530ns (4506 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54515ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 24245ns (4849 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9195ns (1839 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9195ns (1839 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9230ns (1846 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9280ns (1856 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9195ns (1839 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9235ns (1847 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9250ns (1850 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9195ns (1839 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9230ns (1846 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9250ns (1850 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9195ns (1839 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9230ns (1846 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9250ns (1850 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9195ns (1839 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9230ns (1846 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9260ns (1852 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9335ns (1867 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9250ns (1850 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9195ns (1839 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9250ns (1850 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9300ns (1860 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9305ns (1861 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9250ns (1850 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54540ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 9270ns (1854 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54545ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54550ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 9295ns (1859 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54550ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 9295ns (1859 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54550ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 9370ns (1874 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 54550ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 9295ns (1859 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 28220ns (5644 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 18365ns (3673 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 28230ns (5646 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 18360ns (3672 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 28405ns (5681 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 18430ns (3686 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 28215ns (5643 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 18430ns (3686 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 28205ns (5641 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 18465ns (3693 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54555ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 28365ns (5673 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54555ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54565ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54575ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 20480ns (4096 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54575ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 26245ns (5249 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54575ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54575ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54575ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54575ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54575ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 20600ns (4120 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54575ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 26315ns (5263 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54575ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54580ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54585ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54585ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54585ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54585ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54590ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54600ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54600ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54600ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 54600ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54610ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54610ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54610ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 54610ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25355ns (5071 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 20960ns (4192 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 17885ns (3577 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 14800ns (2960 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12120ns (2424 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 9050ns (1810 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 5995ns (1199 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2460ns (492 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21225ns (4245 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18210ns (3642 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 15205ns (3041 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 12330ns (2466 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9340ns (1868 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6105ns (1221 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2950ns (590 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25535ns (5107 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21070ns (4214 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18035ns (3607 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15020ns (3004 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12140ns (2428 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 8775ns (1755 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 5910ns (1182 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2600ns (520 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25615ns (5123 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21405ns (4281 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18225ns (3645 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 15270ns (3054 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 12310ns (2462 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6200ns (1240 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2845ns (569 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25505ns (5101 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21000ns (4200 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18035ns (3607 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 15020ns (3004 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 11955ns (2391 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 8990ns (1798 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 5945ns (1189 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2485ns (497 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25570ns (5114 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21350ns (4270 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18265ns (3653 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15300ns (3060 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12210ns (2442 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2915ns (583 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25420ns (5084 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 20900ns (4180 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 17905ns (3581 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 14670ns (2934 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 11880ns (2376 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 8775ns (1755 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 5770ns (1154 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2415ns (483 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25575ns (5115 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 21350ns (4270 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 18185ns (3637 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15330ns (3066 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12460ns (2492 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 6315ns (1263 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 54730ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2915ns (583 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 54735ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 55070ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55140ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 55150ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4160ns (832 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4045ns (809 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4140ns (828 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4140ns (828 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4155ns (831 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4165ns (833 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4080ns (816 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4215ns (843 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4095ns (819 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4130ns (826 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4125ns (825 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56185ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 4130ns (826 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4240ns (848 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4160ns (832 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4205ns (841 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4180ns (836 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4215ns (843 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4125ns (825 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4115ns (823 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4200ns (840 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4230ns (846 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4140ns (828 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4175ns (835 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4215ns (843 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4130ns (826 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4210ns (842 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4195ns (839 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4220ns (844 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4270ns (854 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4165ns (833 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4215ns (843 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4200ns (840 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4200ns (840 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4085ns (817 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4105ns (821 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4105ns (821 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4190ns (838 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56195ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 4300ns (860 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4280ns (856 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4225ns (845 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4180ns (836 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4205ns (841 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4160ns (832 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4305ns (861 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4310ns (862 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4240ns (848 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4200ns (840 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4190ns (838 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4245ns (849 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56215ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 4230ns (846 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56225ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4205ns (841 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56225ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4205ns (841 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56225ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4235ns (847 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56225ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 4175ns (835 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4280ns (856 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4330ns (866 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4245ns (849 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 56235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4360ns (872 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57665ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 17220ns (3444 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57665ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 31405ns (6281 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57665ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 16995ns (3399 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57665ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 31300ns (6260 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57725ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 17510ns (3502 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57725ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 31660ns (6332 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57725ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 17145ns (3429 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57725ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 31645ns (6329 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57735ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 17395ns (3479 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57735ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 31480ns (6296 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57735ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 17320ns (3464 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57735ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 31550ns (6310 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57735ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 17440ns (3488 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57735ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 31745ns (6349 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57735ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 17525ns (3505 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57735ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 31505ns (6301 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 23110ns (4622 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 29075ns (5815 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 23105ns (4621 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 29265ns (5853 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 23330ns (4666 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 25300ns (5060 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 27160ns (5432 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 23185ns (4637 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 25215ns (5043 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 27125ns (5425 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 29045ns (5809 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 23370ns (4674 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 29160ns (5832 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 23315ns (4663 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58065ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 29185ns (5837 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 21410ns (4282 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 25530ns (5106 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 26980ns (5396 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 31060ns (6212 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 25215ns (5043 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 26960ns (5392 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 25280ns (5056 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 27130ns (5426 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 21280ns (4256 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 25350ns (5070 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 26935ns (5387 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58085ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 31020ns (6204 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 25255ns (5051 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 26865ns (5373 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 25480ns (5096 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58095ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 27195ns (5439 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12220ns (2444 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12270ns (2454 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12220ns (2444 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12255ns (2451 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12270ns (2454 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12305ns (2461 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12220ns (2444 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12260ns (2452 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12310ns (2462 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12270ns (2454 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12275ns (2455 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12220ns (2444 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12255ns (2451 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12270ns (2454 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12275ns (2455 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12220ns (2444 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12255ns (2451 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12270ns (2454 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12275ns (2455 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12220ns (2444 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12255ns (2451 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12270ns (2454 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12285ns (2457 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12360ns (2472 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12275ns (2455 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12270ns (2454 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12220ns (2444 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12270ns (2454 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58100ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12330ns (2466 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12330ns (2466 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12345ns (2469 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12330ns (2466 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12330ns (2466 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12350ns (2470 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12330ns (2466 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12330ns (2466 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12330ns (2466 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58120ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 12315ns (2463 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58125ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58130ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 12350ns (2470 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58130ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 12350ns (2470 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58130ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 12425ns (2485 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58130ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 12350ns (2470 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 21335ns (4267 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 31210ns (6242 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 21355ns (4271 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 31220ns (6244 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 21350ns (4270 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 31395ns (6279 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 21420ns (4284 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 31205ns (6241 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 21420ns (4284 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 31195ns (6239 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 21455ns (4291 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 31355ns (6271 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58135ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58145ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58155ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 23490ns (4698 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58155ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 29255ns (5851 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58155ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58155ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58155ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58155ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58155ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 23610ns (4722 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58155ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 29325ns (5865 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58155ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58160ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58165ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58165ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58165ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58165ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58170ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58180ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58180ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58180ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58180ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58190ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58190ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58190ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58190ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25525ns (5105 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 21110ns (4222 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 18000ns (3600 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 14950ns (2990 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12270ns (2454 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 9165ns (1833 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 6145ns (1229 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2630ns (526 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25655ns (5131 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21360ns (4272 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18380ns (3676 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 15345ns (3069 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 12470ns (2494 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9510ns (1902 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25705ns (5141 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21205ns (4241 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18205ns (3641 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15170ns (3034 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12290ns (2458 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 8945ns (1789 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6045ns (1209 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2770ns (554 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25785ns (5157 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21540ns (4308 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18395ns (3679 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 15440ns (3088 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 12480ns (2496 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9625ns (1925 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3015ns (603 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25675ns (5135 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21135ns (4227 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18205ns (3641 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 15190ns (3038 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 12125ns (2425 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9160ns (1832 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2655ns (531 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25740ns (5148 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21485ns (4297 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18435ns (3687 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15450ns (3090 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12360ns (2472 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9625ns (1925 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6535ns (1307 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25590ns (5118 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21035ns (4207 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18075ns (3615 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 12020ns (2404 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 8945ns (1789 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 5905ns (1181 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2585ns (517 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25745ns (5149 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 21500ns (4300 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 18300ns (3660 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15480ns (3096 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12610ns (2522 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 9570ns (1914 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 6465ns (1293 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 58310ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 58315ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58635ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58705ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 58715ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5190ns (1038 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5075ns (1015 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5170ns (1034 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5170ns (1034 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5195ns (1039 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5110ns (1022 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5245ns (1049 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5125ns (1025 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5160ns (1032 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5155ns (1031 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59750ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5160ns (1032 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5280ns (1056 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5200ns (1040 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5245ns (1049 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5220ns (1044 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5380ns (1076 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5165ns (1033 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5155ns (1031 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5300ns (1060 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5240ns (1048 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5270ns (1054 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5180ns (1036 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5215ns (1043 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5170ns (1034 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5250ns (1050 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5235ns (1047 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5260ns (1052 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5310ns (1062 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5205ns (1041 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5240ns (1048 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5240ns (1048 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5125ns (1025 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5145ns (1029 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5145ns (1029 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5230ns (1046 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59760ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 5340ns (1068 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5340ns (1068 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5285ns (1057 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5240ns (1048 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5320ns (1064 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5265ns (1053 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5245ns (1049 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5220ns (1044 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5365ns (1073 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5370ns (1074 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5320ns (1064 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5245ns (1049 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5300ns (1060 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5260ns (1052 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5250ns (1050 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5305ns (1061 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59780ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 5290ns (1058 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59790ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5275ns (1055 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59790ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5275ns (1055 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59790ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5305ns (1061 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59790ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 5245ns (1049 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59800ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5360ns (1072 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59800ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5410ns (1082 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59800ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5325ns (1065 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 59800ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5440ns (1088 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61230ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 19740ns (3948 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61230ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61230ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 19515ns (3903 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61230ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 33820ns (6764 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61290ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61290ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 34240ns (6848 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61290ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 19725ns (3945 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61290ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 34225ns (6845 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61300ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 19985ns (3997 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61300ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 34070ns (6814 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61300ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 19910ns (3982 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61300ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 34140ns (6828 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61300ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 20030ns (4006 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61300ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 34335ns (6867 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61300ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 20115ns (4023 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61300ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 34095ns (6819 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26030ns (5206 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 31995ns (6399 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26025ns (5205 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 32185ns (6437 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26250ns (5250 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 28220ns (5644 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 30080ns (6016 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 32090ns (6418 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26105ns (5221 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 28135ns (5627 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 30045ns (6009 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 31965ns (6393 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 32080ns (6416 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 26235ns (5247 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 32105ns (6421 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 24350ns (4870 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 28470ns (5694 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 29920ns (5984 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 34000ns (6800 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 28155ns (5631 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 29900ns (5980 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 28220ns (5644 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 30070ns (6014 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 24220ns (4844 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 28290ns (5658 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 29875ns (5975 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61650ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 33960ns (6792 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61660ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 28205ns (5641 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61660ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 29815ns (5963 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61660ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 28430ns (5686 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61660ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 30145ns (6029 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15245ns (3049 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15295ns (3059 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15245ns (3049 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15280ns (3056 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15295ns (3059 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15330ns (3066 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15245ns (3049 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15285ns (3057 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15335ns (3067 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15295ns (3059 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15300ns (3060 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15245ns (3049 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15280ns (3056 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15295ns (3059 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15300ns (3060 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15245ns (3049 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15280ns (3056 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15295ns (3059 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15300ns (3060 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15245ns (3049 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15280ns (3056 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15295ns (3059 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15310ns (3062 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15385ns (3077 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15300ns (3060 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15295ns (3059 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15245ns (3049 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15295ns (3059 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61665ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 15315ns (3063 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15340ns (3068 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15375ns (3075 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15375ns (3075 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15390ns (3078 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15375ns (3075 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15375ns (3075 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15395ns (3079 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15375ns (3075 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15340ns (3068 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15375ns (3075 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15375ns (3075 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61685ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15360ns (3072 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61690ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61695ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 15405ns (3081 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61695ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 15405ns (3081 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61695ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 15480ns (3096 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61695ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 15405ns (3081 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 24325ns (4865 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 34200ns (6840 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 24345ns (4869 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 34210ns (6842 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 24340ns (4868 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 34385ns (6877 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 24410ns (4882 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 34195ns (6839 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 24410ns (4882 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 24445ns (4889 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61700ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 34345ns (6869 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61700ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61710ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61720ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 26500ns (5300 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61720ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 32265ns (6453 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61720ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61720ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61720ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61720ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61720ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 26620ns (5324 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61720ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 32335ns (6467 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61720ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61725ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61730ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61730ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61730ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61730ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61735ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61745ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61745ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61745ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61745ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61755ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61755ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61755ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61755ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25695ns (5139 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 21260ns (4252 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 18115ns (3623 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15100ns (3020 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12420ns (2484 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 9280ns (1856 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 6295ns (1259 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2800ns (560 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25825ns (5165 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21495ns (4299 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18550ns (3710 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 15485ns (3097 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 12610ns (2522 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9680ns (1936 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3290ns (658 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25875ns (5175 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21340ns (4268 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15320ns (3064 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12440ns (2488 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9115ns (1823 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6180ns (1236 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2940ns (588 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25955ns (5191 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21675ns (4335 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18565ns (3713 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 15610ns (3122 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 12650ns (2530 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9795ns (1959 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6470ns (1294 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25845ns (5169 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21270ns (4254 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18375ns (3675 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 15360ns (3072 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 12295ns (2459 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6215ns (1243 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2825ns (565 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25910ns (5182 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21620ns (4324 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18605ns (3721 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15600ns (3120 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12510ns (2502 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9795ns (1959 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6670ns (1334 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3255ns (651 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25760ns (5152 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21170ns (4234 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18245ns (3649 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 14950ns (2990 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9115ns (1823 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6040ns (1208 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2755ns (551 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25915ns (5183 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 21650ns (4330 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 18415ns (3683 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15630ns (3126 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12760ns (2552 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 9685ns (1937 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 6615ns (1323 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 61875ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3255ns (651 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 61880ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 62215ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 62285ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 62295ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6105ns (1221 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6200ns (1240 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6200ns (1240 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6215ns (1243 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6225ns (1245 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6140ns (1228 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6155ns (1231 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6190ns (1238 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63330ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 6190ns (1238 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6320ns (1264 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6240ns (1248 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6285ns (1257 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6260ns (1252 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6420ns (1284 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6295ns (1259 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6205ns (1241 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6195ns (1239 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6340ns (1268 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6280ns (1256 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6310ns (1262 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6220ns (1244 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6255ns (1251 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6295ns (1259 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6210ns (1242 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6290ns (1258 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6275ns (1255 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6300ns (1260 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6245ns (1249 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6295ns (1259 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6280ns (1256 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6280ns (1256 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6165ns (1233 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6270ns (1254 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63340ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 6380ns (1276 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6400ns (1280 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6345ns (1269 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6300ns (1260 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6380ns (1276 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6325ns (1265 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6280ns (1256 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6430ns (1286 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6380ns (1276 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6360ns (1272 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6320ns (1264 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6310ns (1262 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6365ns (1273 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63360ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63370ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6345ns (1269 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63370ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6345ns (1269 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63370ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63370ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 6315ns (1263 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63380ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 6440ns (1288 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63380ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63380ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 6405ns (1281 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 63380ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 6520ns (1304 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64810ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 22260ns (4452 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64810ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 36445ns (7289 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64810ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 22035ns (4407 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64810ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 36340ns (7268 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64870ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 22670ns (4534 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64870ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 36820ns (7364 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64870ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 22305ns (4461 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64870ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 36805ns (7361 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64880ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 22575ns (4515 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64880ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 36660ns (7332 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64880ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 22500ns (4500 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64880ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 36730ns (7346 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64880ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 22620ns (4524 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64880ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 36925ns (7385 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64880ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 22705ns (4541 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 64880ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 36685ns (7337 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 28950ns (5790 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 34915ns (6983 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 28945ns (5789 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 35105ns (7021 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 29170ns (5834 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 31140ns (6228 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 33000ns (6600 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 35010ns (7002 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 29025ns (5805 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 31055ns (6211 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 32965ns (6593 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 34885ns (6977 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 29210ns (5842 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 35000ns (7000 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 29155ns (5831 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 35025ns (7005 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 31410ns (6282 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 36940ns (7388 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 31095ns (6219 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 32840ns (6568 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 31160ns (6232 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 33010ns (6602 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 27160ns (5432 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 31230ns (6246 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 32815ns (6563 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65230ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 36900ns (7380 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65240ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 31155ns (6231 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65240ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65240ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 31380ns (6276 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65240ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 33095ns (6619 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18270ns (3654 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18320ns (3664 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18270ns (3654 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18305ns (3661 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18320ns (3664 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18355ns (3671 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18270ns (3654 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18310ns (3662 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18360ns (3672 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18320ns (3664 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18325ns (3665 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18270ns (3654 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18305ns (3661 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18320ns (3664 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18325ns (3665 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18270ns (3654 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18305ns (3661 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18345ns (3669 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18320ns (3664 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18325ns (3665 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18270ns (3654 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18305ns (3661 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18320ns (3664 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18335ns (3667 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18410ns (3682 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18325ns (3665 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18320ns (3664 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18270ns (3654 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18320ns (3664 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65245ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 18340ns (3668 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18385ns (3677 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18420ns (3684 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18420ns (3684 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18435ns (3687 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18420ns (3684 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18420ns (3684 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18440ns (3688 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18420ns (3684 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18385ns (3677 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18420ns (3684 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18420ns (3684 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65265ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 18405ns (3681 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65270ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65275ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 18460ns (3692 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65275ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 18460ns (3692 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65275ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 18535ns (3707 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 65275ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 18460ns (3692 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 27315ns (5463 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 37190ns (7438 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 27335ns (5467 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 37200ns (7440 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 27330ns (5466 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 37375ns (7475 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 27400ns (5480 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 37185ns (7437 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 27400ns (5480 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 37175ns (7435 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 27435ns (5487 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65280ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 37335ns (7467 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65280ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65290ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65300ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 29510ns (5902 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65300ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 35275ns (7055 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65300ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65300ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65300ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65300ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65300ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 29630ns (5926 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 65300ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 35345ns (7069 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65300ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65305ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65310ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65310ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65310ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65310ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65315ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65325ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65325ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65325ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 65325ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65335ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65335ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65335ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65335ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25865ns (5173 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 21410ns (4282 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 18230ns (3646 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15250ns (3050 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12570ns (2514 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 9395ns (1879 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 6445ns (1289 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2970ns (594 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25995ns (5199 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21630ns (4326 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18720ns (3744 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 15625ns (3125 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 12750ns (2550 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9850ns (1970 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6510ns (1302 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3460ns (692 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 26045ns (5209 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21475ns (4295 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18545ns (3709 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15470ns (3094 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12590ns (2518 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6315ns (1263 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 26125ns (5225 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21810ns (4362 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18735ns (3747 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 15780ns (3156 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 12820ns (2564 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9965ns (1993 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6605ns (1321 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3355ns (671 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 26015ns (5203 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21405ns (4281 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18545ns (3709 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 15530ns (3106 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 12465ns (2493 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9500ns (1900 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2995ns (599 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 26080ns (5216 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21755ns (4351 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18775ns (3755 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15750ns (3150 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12660ns (2532 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9965ns (1993 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6805ns (1361 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 25930ns (5186 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 21305ns (4261 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 18415ns (3683 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 15090ns (3018 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 12300ns (2460 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 9285ns (1857 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 6175ns (1235 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 2925ns (585 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 26085ns (5217 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 21800ns (4360 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 18530ns (3706 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 15780ns (3156 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 12910ns (2582 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 115ns (23 clock cycles) and accumulated latency 9800ns (1960 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 6765ns (1353 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65455ns: start-end pair with latency 170ns (34 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65460ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 65850ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7250ns (1450 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7135ns (1427 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7230ns (1446 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7230ns (1446 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7245ns (1449 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7255ns (1451 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7170ns (1434 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7305ns (1461 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7185ns (1437 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7220ns (1444 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7215ns (1443 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66895ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 7220ns (1444 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7360ns (1472 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7280ns (1456 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7325ns (1465 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7300ns (1460 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7460ns (1492 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7335ns (1467 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7245ns (1449 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7235ns (1447 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7380ns (1476 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7320ns (1464 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7350ns (1470 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7260ns (1452 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7295ns (1459 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7335ns (1467 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7250ns (1450 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7330ns (1466 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7315ns (1463 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7340ns (1468 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7390ns (1478 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7285ns (1457 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7335ns (1467 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7320ns (1464 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7320ns (1464 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7205ns (1441 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7225ns (1445 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7225ns (1445 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7310ns (1462 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 7420ns (1484 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7460ns (1492 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7405ns (1481 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7360ns (1472 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7440ns (1488 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7385ns (1477 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7365ns (1473 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7340ns (1468 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7485ns (1497 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7490ns (1498 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7440ns (1488 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7365ns (1473 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7420ns (1484 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7380ns (1476 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7370ns (1474 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7425ns (1485 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66925ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 7410ns (1482 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66935ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7415ns (1483 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66935ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7415ns (1483 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66935ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7445ns (1489 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66935ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 7385ns (1477 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66945ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7520ns (1504 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66945ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7570ns (1514 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66945ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7485ns (1497 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66945ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7600ns (1520 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68375ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 24780ns (4956 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68375ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 38965ns (7793 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68375ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 24555ns (4911 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68375ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 38860ns (7772 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68435ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 25250ns (5050 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68435ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 39400ns (7880 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68435ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 24885ns (4977 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68435ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 39385ns (7877 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68445ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 25165ns (5033 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68445ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 39250ns (7850 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68445ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 25090ns (5018 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68445ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 39320ns (7864 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68445ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 25210ns (5042 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68445ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 39515ns (7903 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68445ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 25295ns (5059 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68445ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 39275ns (7855 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 31870ns (6374 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 37835ns (7567 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 31865ns (6373 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 38025ns (7605 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 32090ns (6418 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 34060ns (6812 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 35920ns (7184 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 37930ns (7586 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 31945ns (6389 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 33975ns (6795 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 35885ns (7177 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 37805ns (7561 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 32130ns (6426 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 37920ns (7584 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 32075ns (6415 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68775ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 37945ns (7589 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 30230ns (6046 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 34350ns (6870 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 35800ns (7160 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 39880ns (7976 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 34035ns (6807 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 35780ns (7156 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 34100ns (6820 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 35950ns (7190 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 30100ns (6020 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 34170ns (6834 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 35755ns (7151 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68795ns: start-end pair with latency 2940ns (588 clock cycles) and accumulated latency 39840ns (7968 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68805ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 34105ns (6821 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68805ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68805ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 34330ns (6866 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68805ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 36045ns (7209 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21295ns (4259 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21345ns (4269 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21295ns (4259 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21330ns (4266 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21345ns (4269 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21380ns (4276 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21295ns (4259 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21335ns (4267 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21385ns (4277 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21345ns (4269 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21350ns (4270 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21295ns (4259 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21330ns (4266 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21345ns (4269 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21350ns (4270 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21295ns (4259 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21330ns (4266 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21345ns (4269 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21350ns (4270 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21295ns (4259 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21330ns (4266 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21345ns (4269 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21360ns (4272 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21435ns (4287 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21350ns (4270 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21345ns (4269 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21295ns (4259 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21345ns (4269 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21430ns (4286 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21465ns (4293 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21465ns (4293 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21480ns (4296 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21465ns (4293 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21465ns (4293 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21485ns (4297 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21465ns (4293 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21430ns (4286 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21465ns (4293 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21465ns (4293 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68830ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 21450ns (4290 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68835ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68840ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 21515ns (4303 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68840ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 21515ns (4303 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68840ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 21590ns (4318 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 68840ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 21515ns (4303 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 30305ns (6061 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 40180ns (8036 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 30325ns (6065 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 40190ns (8038 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 30320ns (6064 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 40365ns (8073 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 30390ns (6078 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 40175ns (8035 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 30390ns (6078 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 40165ns (8033 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 30425ns (6085 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68845ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 40325ns (8065 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68855ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68865ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 32520ns (6504 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68865ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 38285ns (7657 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68865ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68865ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68865ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68865ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68865ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 32640ns (6528 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 68865ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 38355ns (7671 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68870ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68890ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68890ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68890ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68890ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 68960ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 68980ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 68990ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 68990ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 68990ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 68990ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 68995ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 69015ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 69015ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 69015ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 69015ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69050ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69050ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69050ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69050ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69050ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69050ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69050ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69050ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69095ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69095ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69105ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69105ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69105ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69105ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69105ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69105ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69130ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69130ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69130ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69130ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69150ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69150ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69150ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69150ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69195ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69195ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69195ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69195ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69200ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69200ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69205ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69205ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69205ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69205ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69220ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69220ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69220ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69220ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69245ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69245ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69260ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69260ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69265ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69265ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69275ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69275ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69295ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69295ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69300ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69300ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69320ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69320ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69330ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69330ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69330ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69330ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69380ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69380ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69390ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69390ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69390ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69390ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69390ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69390ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72275ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24515ns (4903 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72275ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24515ns (4903 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72275ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24515ns (4903 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72275ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24515ns (4903 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72275ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24515ns (4903 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72275ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24515ns (4903 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72275ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24585ns (4917 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72275ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24515ns (4903 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 72280ns: start-end pair with latency 3315ns (663 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 72280ns: start-end pair with latency 3315ns (663 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 72280ns: start-end pair with latency 3315ns (663 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 72280ns: start-end pair with latency 3315ns (663 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 72280ns: start-end pair with latency 3315ns (663 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 72280ns: start-end pair with latency 3315ns (663 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 72280ns: start-end pair with latency 3315ns (663 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 72280ns: start-end pair with latency 3315ns (663 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 72285ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 72285ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 72285ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 72285ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 72285ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 72285ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 72285ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 72285ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72290ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72290ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72290ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72290ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72290ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72290ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72290ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72290ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72355ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24685ns (4937 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72355ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24685ns (4937 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 72360ns: start-end pair with latency 3375ns (675 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 72360ns: start-end pair with latency 3375ns (675 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 72365ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72365ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24620ns (4924 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72365ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24640ns (4928 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72365ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24620ns (4924 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72365ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24620ns (4924 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72365ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24620ns (4924 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72365ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24690ns (4938 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 72365ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72370ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 72370ns: start-end pair with latency 3405ns (681 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 72370ns: start-end pair with latency 3405ns (681 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 72370ns: start-end pair with latency 3405ns (681 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 72370ns: start-end pair with latency 3405ns (681 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 72370ns: start-end pair with latency 3405ns (681 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 72370ns: start-end pair with latency 3405ns (681 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72370ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 72375ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 72375ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 72375ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 72375ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 72375ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 72375ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72380ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72380ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72380ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72380ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72380ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72380ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72390ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24585ns (4917 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72390ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24590ns (4918 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72390ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24585ns (4917 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72390ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24620ns (4924 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 72395ns: start-end pair with latency 3395ns (679 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 72395ns: start-end pair with latency 3395ns (679 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 72395ns: start-end pair with latency 3395ns (679 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 72395ns: start-end pair with latency 3395ns (679 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 72400ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 72400ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 72400ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 72400ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72405ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72405ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72405ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72405ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72410ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72410ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24620ns (4924 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72410ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24625ns (4925 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72410ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 72415ns: start-end pair with latency 3430ns (686 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 72415ns: start-end pair with latency 3450ns (690 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 72415ns: start-end pair with latency 3450ns (690 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 72415ns: start-end pair with latency 3430ns (686 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 72420ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 72420ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 72420ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 72420ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72425ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72425ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24550ns (4910 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72425ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72425ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24550ns (4910 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72425ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72425ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 72430ns: start-end pair with latency 3430ns (686 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 72430ns: start-end pair with latency 3430ns (686 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 72435ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 72435ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72440ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72440ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72445ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24735ns (4947 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72445ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24685ns (4937 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72445ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24705ns (4941 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72445ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24810ns (4962 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 72450ns: start-end pair with latency 3455ns (691 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 72450ns: start-end pair with latency 3465ns (693 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 72450ns: start-end pair with latency 3465ns (693 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 72450ns: start-end pair with latency 3455ns (691 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72455ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 72455ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 72455ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 72455ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 72455ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72455ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 72460ns: start-end pair with latency 3475ns (695 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72460ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72460ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72460ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72460ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 72460ns: start-end pair with latency 3475ns (695 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 72465ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 72465ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24585ns (4917 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72470ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 24585ns (4917 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72470ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 72475ns: start-end pair with latency 3455ns (691 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 72475ns: start-end pair with latency 3455ns (691 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 72480ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 72480ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72485ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72485ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72490ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24655ns (4931 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72490ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24655ns (4931 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 72495ns: start-end pair with latency 3530ns (706 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 72495ns: start-end pair with latency 3530ns (706 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72500ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24635ns (4927 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72500ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24635ns (4927 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 72500ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 72500ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72500ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24635ns (4927 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72500ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24640ns (4928 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 72505ns: start-end pair with latency 3540ns (708 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 72505ns: start-end pair with latency 3540ns (708 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72505ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72505ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 72505ns: start-end pair with latency 3540ns (708 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 72505ns: start-end pair with latency 3540ns (708 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 72510ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 72510ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 72510ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 72510ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72515ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72515ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72515ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72515ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72525ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72525ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24720ns (4944 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 72530ns: start-end pair with latency 3545ns (709 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 72530ns: start-end pair with latency 3545ns (709 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 72535ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 72535ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72540ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72540ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72560ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24770ns (4954 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72560ns: start-end pair with latency 3255ns (651 clock cycles) and accumulated latency 24770ns (4954 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 72565ns: start-end pair with latency 3570ns (714 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 72565ns: start-end pair with latency 3570ns (714 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 72570ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72570ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24635ns (4927 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72570ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24635ns (4927 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 72570ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72575ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 72575ns: start-end pair with latency 3610ns (722 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 72575ns: start-end pair with latency 3610ns (722 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72575ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 72580ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 72580ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72585ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72585ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72590ns: start-end pair with latency 3325ns (665 clock cycles) and accumulated latency 24690ns (4938 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72590ns: start-end pair with latency 3325ns (665 clock cycles) and accumulated latency 24690ns (4938 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 72595ns: start-end pair with latency 3630ns (726 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 72595ns: start-end pair with latency 3630ns (726 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 72600ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 72600ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72605ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72605ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72615ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24770ns (4954 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72615ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24740ns (4948 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 72620ns: start-end pair with latency 3635ns (727 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 72620ns: start-end pair with latency 3635ns (727 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 72625ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72625ns: start-end pair with latency 3325ns (665 clock cycles) and accumulated latency 24690ns (4938 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72625ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24655ns (4931 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72625ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24655ns (4931 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72625ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24655ns (4931 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72625ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24655ns (4931 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72625ns: start-end pair with latency 3325ns (665 clock cycles) and accumulated latency 24690ns (4938 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 72625ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72630ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 72630ns: start-end pair with latency 3665ns (733 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 72630ns: start-end pair with latency 3665ns (733 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 72630ns: start-end pair with latency 3665ns (733 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 72630ns: start-end pair with latency 3665ns (733 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 72630ns: start-end pair with latency 3665ns (733 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 72630ns: start-end pair with latency 3665ns (733 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72630ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 72635ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 72635ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 72635ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 72635ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 72635ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 72635ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72640ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72640ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72640ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72640ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72640ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72640ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72675ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24635ns (4927 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72675ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24635ns (4927 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 72680ns: start-end pair with latency 3660ns (732 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 72680ns: start-end pair with latency 3660ns (732 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 72685ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72685ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24640ns (4928 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72685ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 24640ns (4928 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 72685ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72690ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 72690ns: start-end pair with latency 3690ns (738 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 72690ns: start-end pair with latency 3690ns (738 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72690ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 72695ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 72695ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72700ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72700ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72720ns: start-end pair with latency 3325ns (665 clock cycles) and accumulated latency 24705ns (4941 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72720ns: start-end pair with latency 3325ns (665 clock cycles) and accumulated latency 24675ns (4935 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72720ns: start-end pair with latency 3325ns (665 clock cycles) and accumulated latency 24685ns (4937 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 72720ns: start-end pair with latency 3325ns (665 clock cycles) and accumulated latency 24670ns (4934 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 72725ns: start-end pair with latency 3725ns (745 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 72725ns: start-end pair with latency 3725ns (745 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 72725ns: start-end pair with latency 3725ns (745 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 72725ns: start-end pair with latency 3725ns (745 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 72730ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 72730ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 72730ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 72730ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72735ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72735ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72735ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 72735ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 74485ns: start-end pair with latency 2190ns (438 clock cycles) and accumulated latency 9540ns (1908 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 74485ns: start-end pair with latency 2190ns (438 clock cycles) and accumulated latency 9440ns (1888 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 74490ns: start-end pair with latency 2195ns (439 clock cycles) and accumulated latency 9445ns (1889 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 74490ns: start-end pair with latency 2195ns (439 clock cycles) and accumulated latency 9440ns (1888 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 74490ns: start-end pair with latency 2200ns (440 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 74490ns: start-end pair with latency 2200ns (440 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 74490ns: start-end pair with latency 2195ns (439 clock cycles) and accumulated latency 9585ns (1917 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 74490ns: start-end pair with latency 2195ns (439 clock cycles) and accumulated latency 9365ns (1873 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 74495ns: start-end pair with latency 2205ns (441 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 74495ns: start-end pair with latency 2205ns (441 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 74495ns: start-end pair with latency 2205ns (441 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 74495ns: start-end pair with latency 2205ns (441 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 74500ns: start-end pair with latency 64505ns (12901 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 74500ns: start-end pair with latency 64505ns (12901 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 74505ns: start-end pair with latency 64510ns (12902 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 74505ns: start-end pair with latency 64510ns (12902 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 25250ns (5050 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMI_PERF] Input communication sentinel accumulator state: 24885ns (4977 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 74505ns: start-end pair with latency 64510ns (12902 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 74505ns: start-end pair with latency 64510ns (12902 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 24780ns (4956 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 25090ns (5018 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMI_PERF] Input communication sentinel accumulator state: 25210ns (5042 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMI_PERF] Input communication sentinel accumulator state: 24555ns (4911 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 9445ns (1889 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 9440ns (1888 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMO_PERF] Output communication sentinel accumulator state: 9585ns (1917 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMO_PERF] Output communication sentinel accumulator state: 9365ns (1873 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 24515ns (4903 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 24515ns (4903 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMP_PERF] Computation sentinel accumulator state: 24515ns (4903 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMP_PERF] Computation sentinel accumulator state: 24585ns (4917 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 25995ns (5199 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 26045ns (5209 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 9540ns (1908 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMO_PERF] Output communication sentinel accumulator state: 9440ns (1888 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 26080ns (5216 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 25930ns (5186 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 24515ns (4903 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMP_PERF] Computation sentinel accumulator state: 24515ns (4903 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 26125ns (5225 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 26015ns (5203 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 74710ns: start-end pair with latency 2415ns (483 clock cycles) and accumulated latency 9775ns (1955 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 74710ns: start-end pair with latency 2415ns (483 clock cycles) and accumulated latency 9735ns (1947 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 74715ns: start-end pair with latency 2425ns (485 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 74715ns: start-end pair with latency 2425ns (485 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 74725ns: start-end pair with latency 64730ns (12946 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 74725ns: start-end pair with latency 64730ns (12946 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 25165ns (5033 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMI_PERF] Input communication sentinel accumulator state: 25295ns (5059 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 9775ns (1955 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMO_PERF] Output communication sentinel accumulator state: 9735ns (1947 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 24515ns (4903 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMP_PERF] Computation sentinel accumulator state: 24515ns (4903 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 25865ns (5173 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 26085ns (5217 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 75905ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 10990ns (2198 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 75905ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 10955ns (2191 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 75910ns: start-end pair with latency 3540ns (708 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 75910ns: start-end pair with latency 3540ns (708 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 75920ns: start-end pair with latency 65925ns (13185 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 75920ns: start-end pair with latency 65925ns (13185 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 30230ns (6046 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMI_PERF] Input communication sentinel accumulator state: 30100ns (6020 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76025ns: start-end pair with latency 3615ns (723 clock cycles) and accumulated latency 11030ns (2206 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76025ns: start-end pair with latency 3615ns (723 clock cycles) and accumulated latency 11135ns (2227 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76025ns: start-end pair with latency 3580ns (716 clock cycles) and accumulated latency 10965ns (2193 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76025ns: start-end pair with latency 3580ns (716 clock cycles) and accumulated latency 11070ns (2214 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76025ns: start-end pair with latency 3615ns (723 clock cycles) and accumulated latency 11100ns (2220 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76025ns: start-end pair with latency 3615ns (723 clock cycles) and accumulated latency 11060ns (2212 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 76030ns: start-end pair with latency 3625ns (725 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 76030ns: start-end pair with latency 3625ns (725 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 76030ns: start-end pair with latency 3590ns (718 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 76030ns: start-end pair with latency 3590ns (718 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 76030ns: start-end pair with latency 3625ns (725 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 76030ns: start-end pair with latency 3625ns (725 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 10990ns (2198 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 76040ns: start-end pair with latency 66045ns (13209 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 76040ns: start-end pair with latency 66045ns (13209 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 76040ns: start-end pair with latency 66045ns (13209 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 76040ns: start-end pair with latency 66045ns (13209 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 76040ns: start-end pair with latency 66045ns (13209 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 76040ns: start-end pair with latency 66045ns (13209 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMO_PERF] Output communication sentinel accumulator state: 10955ns (2191 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 24685ns (4937 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 30305ns (6061 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 30325ns (6065 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 30320ns (6064 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMI_PERF] Input communication sentinel accumulator state: 30390ns (6078 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMI_PERF] Input communication sentinel accumulator state: 30390ns (6078 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMI_PERF] Input communication sentinel accumulator state: 30425ns (6085 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMP_PERF] Computation sentinel accumulator state: 24685ns (4937 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 21410ns (4282 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 21800ns (4360 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 11030ns (2206 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 11135ns (2227 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 10965ns (2193 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMO_PERF] Output communication sentinel accumulator state: 11070ns (2214 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMO_PERF] Output communication sentinel accumulator state: 11100ns (2220 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMO_PERF] Output communication sentinel accumulator state: 11060ns (2212 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 24585ns (4917 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 24590ns (4918 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 24550ns (4910 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMP_PERF] Computation sentinel accumulator state: 24550ns (4910 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMP_PERF] Computation sentinel accumulator state: 24585ns (4917 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMP_PERF] Computation sentinel accumulator state: 24620ns (4924 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 21630ns (4326 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 21475ns (4295 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 21810ns (4362 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 21405ns (4281 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 21755ns (4351 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 21305ns (4261 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76815ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 11565ns (2313 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76815ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 11665ns (2333 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76815ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 11715ns (2343 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76815ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 11735ns (2347 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 76820ns: start-end pair with latency 4440ns (888 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 76820ns: start-end pair with latency 4440ns (888 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 76820ns: start-end pair with latency 4440ns (888 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 76820ns: start-end pair with latency 4440ns (888 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 76830ns: start-end pair with latency 66835ns (13367 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 76830ns: start-end pair with latency 66835ns (13367 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76830ns: start-end pair with latency 4445ns (889 clock cycles) and accumulated latency 11705ns (2341 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 76830ns: start-end pair with latency 4445ns (889 clock cycles) and accumulated latency 11775ns (2355 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 76830ns: start-end pair with latency 66835ns (13367 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 76830ns: start-end pair with latency 66835ns (13367 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 31870ns (6374 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 31865ns (6373 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 76835ns: start-end pair with latency 4455ns (891 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 76835ns: start-end pair with latency 4455ns (891 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMI_PERF] Input communication sentinel accumulator state: 32130ns (6426 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMI_PERF] Input communication sentinel accumulator state: 32075ns (6415 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 76845ns: start-end pair with latency 66850ns (13370 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 76845ns: start-end pair with latency 66850ns (13370 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 32090ns (6418 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMI_PERF] Input communication sentinel accumulator state: 31945ns (6389 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 11565ns (2313 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 11665ns (2333 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMO_PERF] Output communication sentinel accumulator state: 11715ns (2343 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMO_PERF] Output communication sentinel accumulator state: 11735ns (2347 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 24620ns (4924 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 24640ns (4928 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMP_PERF] Computation sentinel accumulator state: 24620ns (4924 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMP_PERF] Computation sentinel accumulator state: 24690ns (4938 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 18720ns (3744 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 18545ns (3709 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 18775ns (3755 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 18415ns (3683 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 11705ns (2341 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMO_PERF] Output communication sentinel accumulator state: 11775ns (2355 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 24620ns (4924 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMP_PERF] Computation sentinel accumulator state: 24620ns (4924 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 18735ns (3747 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 18545ns (3709 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 77070ns: start-end pair with latency 4580ns (916 clock cycles) and accumulated latency 11860ns (2372 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 77070ns: start-end pair with latency 4580ns (916 clock cycles) and accumulated latency 11785ns (2357 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 77075ns: start-end pair with latency 4590ns (918 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 77075ns: start-end pair with latency 4590ns (918 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 77085ns: start-end pair with latency 67090ns (13418 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 77085ns: start-end pair with latency 67090ns (13418 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 32520ns (6504 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMI_PERF] Input communication sentinel accumulator state: 32640ns (6528 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 11860ns (2372 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMO_PERF] Output communication sentinel accumulator state: 11785ns (2357 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 24585ns (4917 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMP_PERF] Computation sentinel accumulator state: 24585ns (4917 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 18230ns (3646 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 18530ns (3706 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 77860ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 12625ns (2525 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 77860ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 12755ns (2551 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 77860ns: start-end pair with latency 5430ns (1086 clock cycles) and accumulated latency 12795ns (2559 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 77860ns: start-end pair with latency 5430ns (1086 clock cycles) and accumulated latency 12870ns (2574 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 77860ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 12775ns (2555 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 77860ns: start-end pair with latency 5395ns (1079 clock cycles) and accumulated latency 12580ns (2516 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 77865ns: start-end pair with latency 5405ns (1081 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 77865ns: start-end pair with latency 5405ns (1081 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 77865ns: start-end pair with latency 5440ns (1088 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 77865ns: start-end pair with latency 5440ns (1088 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 77865ns: start-end pair with latency 5405ns (1081 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 77865ns: start-end pair with latency 5405ns (1081 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 77875ns: start-end pair with latency 67880ns (13576 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 77875ns: start-end pair with latency 67880ns (13576 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 77875ns: start-end pair with latency 67880ns (13576 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 77875ns: start-end pair with latency 67880ns (13576 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 77875ns: start-end pair with latency 67880ns (13576 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 77875ns: start-end pair with latency 67880ns (13576 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 34105ns (6821 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 34035ns (6807 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 34060ns (6812 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMI_PERF] Input communication sentinel accumulator state: 33975ns (6795 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMI_PERF] Input communication sentinel accumulator state: 34100ns (6820 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMI_PERF] Input communication sentinel accumulator state: 34330ns (6866 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 77890ns: start-end pair with latency 5460ns (1092 clock cycles) and accumulated latency 12785ns (2557 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 77890ns: start-end pair with latency 5460ns (1092 clock cycles) and accumulated latency 12685ns (2537 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 77895ns: start-end pair with latency 5470ns (1094 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 77895ns: start-end pair with latency 5470ns (1094 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 77905ns: start-end pair with latency 67910ns (13582 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 77905ns: start-end pair with latency 67910ns (13582 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 34350ns (6870 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMI_PERF] Input communication sentinel accumulator state: 34170ns (6834 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 12625ns (2525 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 12755ns (2551 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 12795ns (2559 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMO_PERF] Output communication sentinel accumulator state: 12870ns (2574 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMO_PERF] Output communication sentinel accumulator state: 12775ns (2555 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMO_PERF] Output communication sentinel accumulator state: 12580ns (2516 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 24735ns (4947 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 24685ns (4937 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 24620ns (4924 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMP_PERF] Computation sentinel accumulator state: 24625ns (4925 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMP_PERF] Computation sentinel accumulator state: 24705ns (4941 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMP_PERF] Computation sentinel accumulator state: 24810ns (4962 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 15625ns (3125 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 15470ns (3094 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 15780ns (3156 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 15530ns (3106 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 15750ns (3150 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 15090ns (3018 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 12785ns (2557 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMO_PERF] Output communication sentinel accumulator state: 12685ns (2537 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 15250ns (3050 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 15780ns (3156 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 78845ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 13675ns (2735 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 78845ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 13700ns (2740 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 78850ns: start-end pair with latency 6345ns (1269 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 78850ns: start-end pair with latency 6345ns (1269 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 78860ns: start-end pair with latency 68865ns (13773 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 78860ns: start-end pair with latency 68865ns (13773 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMI_PERF] Input communication sentinel accumulator state: 35920ns (7184 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMI_PERF] Input communication sentinel accumulator state: 35885ns (7177 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 78920ns: start-end pair with latency 6445ns (1289 clock cycles) and accumulated latency 13745ns (2749 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 78920ns: start-end pair with latency 6445ns (1289 clock cycles) and accumulated latency 13670ns (2734 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 78925ns: start-end pair with latency 6455ns (1291 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 78925ns: start-end pair with latency 6455ns (1291 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 78935ns: start-end pair with latency 68940ns (13788 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 78935ns: start-end pair with latency 68940ns (13788 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMI_PERF] Input communication sentinel accumulator state: 35800ns (7160 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMI_PERF] Input communication sentinel accumulator state: 35755ns (7151 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 78950ns: start-end pair with latency 6370ns (1274 clock cycles) and accumulated latency 13600ns (2720 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 78950ns: start-end pair with latency 6405ns (1281 clock cycles) and accumulated latency 13845ns (2769 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 78950ns: start-end pair with latency 6405ns (1281 clock cycles) and accumulated latency 13775ns (2755 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 78950ns: start-end pair with latency 6370ns (1274 clock cycles) and accumulated latency 13590ns (2718 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 78955ns: start-end pair with latency 6380ns (1276 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 78955ns: start-end pair with latency 6415ns (1283 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 78955ns: start-end pair with latency 6415ns (1283 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 78955ns: start-end pair with latency 6380ns (1276 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 78965ns: start-end pair with latency 68970ns (13794 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 78965ns: start-end pair with latency 68970ns (13794 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 78965ns: start-end pair with latency 68970ns (13794 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 78965ns: start-end pair with latency 68970ns (13794 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMI_PERF] Input communication sentinel accumulator state: 35715ns (7143 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMI_PERF] Input communication sentinel accumulator state: 35780ns (7156 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMI_PERF] Input communication sentinel accumulator state: 35950ns (7190 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMI_PERF] Input communication sentinel accumulator state: 36045ns (7209 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMO_PERF] Output communication sentinel accumulator state: 13675ns (2735 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMO_PERF] Output communication sentinel accumulator state: 13700ns (2740 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMP_PERF] Computation sentinel accumulator state: 24655ns (4931 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMP_PERF] Computation sentinel accumulator state: 24655ns (4931 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 12820ns (2564 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 12465ns (2493 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMO_PERF] Output communication sentinel accumulator state: 13745ns (2749 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMO_PERF] Output communication sentinel accumulator state: 13670ns (2734 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 12570ns (2514 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 12910ns (2582 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMO_PERF] Output communication sentinel accumulator state: 13600ns (2720 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMO_PERF] Output communication sentinel accumulator state: 13845ns (2769 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMO_PERF] Output communication sentinel accumulator state: 13775ns (2755 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMO_PERF] Output communication sentinel accumulator state: 13590ns (2718 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMP_PERF] Computation sentinel accumulator state: 24770ns (4954 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMP_PERF] Computation sentinel accumulator state: 24720ns (4944 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMP_PERF] Computation sentinel accumulator state: 24770ns (4954 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 12750ns (2550 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 12590ns (2518 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 12660ns (2532 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 12300ns (2460 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 79785ns: start-end pair with latency 7265ns (1453 clock cycles) and accumulated latency 14510ns (2902 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 79785ns: start-end pair with latency 7265ns (1453 clock cycles) and accumulated latency 14645ns (2929 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 79785ns: start-end pair with latency 7265ns (1453 clock cycles) and accumulated latency 14600ns (2920 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 79785ns: start-end pair with latency 7265ns (1453 clock cycles) and accumulated latency 14480ns (2896 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 79790ns: start-end pair with latency 7275ns (1455 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 79790ns: start-end pair with latency 7275ns (1455 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 79790ns: start-end pair with latency 7275ns (1455 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 79790ns: start-end pair with latency 7275ns (1455 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 79800ns: start-end pair with latency 69805ns (13961 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 79800ns: start-end pair with latency 69805ns (13961 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 79800ns: start-end pair with latency 69805ns (13961 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 79800ns: start-end pair with latency 69805ns (13961 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMI_PERF] Input communication sentinel accumulator state: 37835ns (7567 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMI_PERF] Input communication sentinel accumulator state: 38025ns (7605 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMI_PERF] Input communication sentinel accumulator state: 37920ns (7584 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMI_PERF] Input communication sentinel accumulator state: 37945ns (7589 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 79815ns: start-end pair with latency 7225ns (1445 clock cycles) and accumulated latency 14520ns (2904 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 79815ns: start-end pair with latency 7225ns (1445 clock cycles) and accumulated latency 14540ns (2908 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 79820ns: start-end pair with latency 7235ns (1447 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 79820ns: start-end pair with latency 7235ns (1447 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 79830ns: start-end pair with latency 69835ns (13967 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 79830ns: start-end pair with latency 69835ns (13967 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMI_PERF] Input communication sentinel accumulator state: 37930ns (7586 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMI_PERF] Input communication sentinel accumulator state: 37805ns (7561 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 79995ns: start-end pair with latency 7300ns (1460 clock cycles) and accumulated latency 14760ns (2952 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 79995ns: start-end pair with latency 7300ns (1460 clock cycles) and accumulated latency 14610ns (2922 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 80000ns: start-end pair with latency 7310ns (1462 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 80000ns: start-end pair with latency 7310ns (1462 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMO_PERF] Output communication sentinel accumulator state: 14510ns (2902 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMO_PERF] Output communication sentinel accumulator state: 14645ns (2929 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMO_PERF] Output communication sentinel accumulator state: 14600ns (2920 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMO_PERF] Output communication sentinel accumulator state: 14480ns (2896 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 80010ns: start-end pair with latency 70015ns (14003 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMP_PERF] Computation sentinel accumulator state: 24635ns (4927 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMP_PERF] Computation sentinel accumulator state: 24635ns (4927 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMP_PERF] Computation sentinel accumulator state: 24635ns (4927 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMP_PERF] Computation sentinel accumulator state: 24640ns (4928 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 80010ns: start-end pair with latency 70015ns (14003 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMI_PERF] Input communication sentinel accumulator state: 38285ns (7657 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 9850ns (1970 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 9285ns (1857 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 9965ns (1993 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 9285ns (1857 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMI_PERF] Input communication sentinel accumulator state: 38355ns (7671 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMO_PERF] Output communication sentinel accumulator state: 14520ns (2904 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMO_PERF] Output communication sentinel accumulator state: 14540ns (2908 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMP_PERF] Computation sentinel accumulator state: 24635ns (4927 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMP_PERF] Computation sentinel accumulator state: 24635ns (4927 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 9965ns (1993 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 9500ns (1900 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMO_PERF] Output communication sentinel accumulator state: 14760ns (2952 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMO_PERF] Output communication sentinel accumulator state: 14610ns (2922 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMP_PERF] Computation sentinel accumulator state: 24635ns (4927 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMP_PERF] Computation sentinel accumulator state: 24635ns (4927 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 9395ns (1879 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 9800ns (1960 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80795ns: start-end pair with latency 8150ns (1630 clock cycles) and accumulated latency 15405ns (3081 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80795ns: start-end pair with latency 8150ns (1630 clock cycles) and accumulated latency 15470ns (3094 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80795ns: start-end pair with latency 8150ns (1630 clock cycles) and accumulated latency 15470ns (3094 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80795ns: start-end pair with latency 8150ns (1630 clock cycles) and accumulated latency 15370ns (3074 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 80800ns: start-end pair with latency 8160ns (1632 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 80800ns: start-end pair with latency 8160ns (1632 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 80800ns: start-end pair with latency 8160ns (1632 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 80800ns: start-end pair with latency 8160ns (1632 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 80810ns: start-end pair with latency 70815ns (14163 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 80810ns: start-end pair with latency 70815ns (14163 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80810ns: start-end pair with latency 8165ns (1633 clock cycles) and accumulated latency 15500ns (3100 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80810ns: start-end pair with latency 8165ns (1633 clock cycles) and accumulated latency 15505ns (3101 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 80810ns: start-end pair with latency 70815ns (14163 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 80810ns: start-end pair with latency 70815ns (14163 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMI_PERF] Input communication sentinel accumulator state: 38965ns (7793 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMI_PERF] Input communication sentinel accumulator state: 39320ns (7864 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 80815ns: start-end pair with latency 8175ns (1635 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 80815ns: start-end pair with latency 8175ns (1635 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMI_PERF] Input communication sentinel accumulator state: 39515ns (7903 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMI_PERF] Input communication sentinel accumulator state: 38860ns (7772 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 80825ns: start-end pair with latency 70830ns (14166 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 80825ns: start-end pair with latency 70830ns (14166 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMI_PERF] Input communication sentinel accumulator state: 39400ns (7880 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMI_PERF] Input communication sentinel accumulator state: 39385ns (7877 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80845ns: start-end pair with latency 8105ns (1621 clock cycles) and accumulated latency 15520ns (3104 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80845ns: start-end pair with latency 8105ns (1621 clock cycles) and accumulated latency 15675ns (3135 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80845ns: start-end pair with latency 8140ns (1628 clock cycles) and accumulated latency 15625ns (3125 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80845ns: start-end pair with latency 8140ns (1628 clock cycles) and accumulated latency 15560ns (3112 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80845ns: start-end pair with latency 8105ns (1621 clock cycles) and accumulated latency 15705ns (3141 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80845ns: start-end pair with latency 8105ns (1621 clock cycles) and accumulated latency 15490ns (3098 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 80850ns: start-end pair with latency 8115ns (1623 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 80850ns: start-end pair with latency 8115ns (1623 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 80850ns: start-end pair with latency 8150ns (1630 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 80850ns: start-end pair with latency 8150ns (1630 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 80850ns: start-end pair with latency 8115ns (1623 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 80850ns: start-end pair with latency 8115ns (1623 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 80860ns: start-end pair with latency 70865ns (14173 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 80860ns: start-end pair with latency 70865ns (14173 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 80860ns: start-end pair with latency 70865ns (14173 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 80860ns: start-end pair with latency 70865ns (14173 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 80860ns: start-end pair with latency 70865ns (14173 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 80860ns: start-end pair with latency 70865ns (14173 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMI_PERF] Input communication sentinel accumulator state: 40180ns (8036 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMI_PERF] Input communication sentinel accumulator state: 40190ns (8038 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMI_PERF] Input communication sentinel accumulator state: 40365ns (8073 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMI_PERF] Input communication sentinel accumulator state: 40175ns (8035 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMI_PERF] Input communication sentinel accumulator state: 40165ns (8033 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMI_PERF] Input communication sentinel accumulator state: 40325ns (8065 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80885ns: start-end pair with latency 8275ns (1655 clock cycles) and accumulated latency 15610ns (3122 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80885ns: start-end pair with latency 8275ns (1655 clock cycles) and accumulated latency 15695ns (3139 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 80890ns: start-end pair with latency 8285ns (1657 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 80890ns: start-end pair with latency 8285ns (1657 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 80900ns: start-end pair with latency 70905ns (14181 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 80900ns: start-end pair with latency 70905ns (14181 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMI_PERF] Input communication sentinel accumulator state: 39250ns (7850 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMI_PERF] Input communication sentinel accumulator state: 39275ns (7855 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80920ns: start-end pair with latency 8285ns (1657 clock cycles) and accumulated latency 15690ns (3138 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 80920ns: start-end pair with latency 8285ns (1657 clock cycles) and accumulated latency 15695ns (3139 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 80925ns: start-end pair with latency 8295ns (1659 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 80925ns: start-end pair with latency 8295ns (1659 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 80935ns: start-end pair with latency 70940ns (14188 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 80935ns: start-end pair with latency 70940ns (14188 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMI_PERF] Input communication sentinel accumulator state: 39880ns (7976 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMI_PERF] Input communication sentinel accumulator state: 39840ns (7968 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMO_PERF] Output communication sentinel accumulator state: 15405ns (3081 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMO_PERF] Output communication sentinel accumulator state: 15470ns (3094 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMO_PERF] Output communication sentinel accumulator state: 15470ns (3094 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMO_PERF] Output communication sentinel accumulator state: 15370ns (3074 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMP_PERF] Computation sentinel accumulator state: 24690ns (4938 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMP_PERF] Computation sentinel accumulator state: 24655ns (4931 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMP_PERF] Computation sentinel accumulator state: 24655ns (4931 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMP_PERF] Computation sentinel accumulator state: 24690ns (4938 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 3460ns (692 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 3425ns (685 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 2925ns (585 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMO_PERF] Output communication sentinel accumulator state: 15500ns (3100 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMO_PERF] Output communication sentinel accumulator state: 15505ns (3101 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMP_PERF] Computation sentinel accumulator state: 24655ns (4931 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMP_PERF] Computation sentinel accumulator state: 24655ns (4931 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 3355ns (671 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 2995ns (599 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMO_PERF] Output communication sentinel accumulator state: 15520ns (3104 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMO_PERF] Output communication sentinel accumulator state: 15675ns (3135 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMO_PERF] Output communication sentinel accumulator state: 15705ns (3141 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMO_PERF] Output communication sentinel accumulator state: 15490ns (3098 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMP_PERF] Computation sentinel accumulator state: 24705ns (4941 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMP_PERF] Computation sentinel accumulator state: 24675ns (4935 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMP_PERF] Computation sentinel accumulator state: 24685ns (4937 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMP_PERF] Computation sentinel accumulator state: 24670ns (4934 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 6510ns (1302 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 6315ns (1263 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMO_PERF] Output communication sentinel accumulator state: 15625ns (3125 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMO_PERF] Output communication sentinel accumulator state: 15560ns (3112 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 6805ns (1361 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 6175ns (1235 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMP_PERF] Computation sentinel accumulator state: 24640ns (4928 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMP_PERF] Computation sentinel accumulator state: 24640ns (4928 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 6605ns (1321 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 6350ns (1270 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMO_PERF] Output communication sentinel accumulator state: 15610ns (3122 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMO_PERF] Output communication sentinel accumulator state: 15695ns (3139 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMP_PERF] Computation sentinel accumulator state: 24690ns (4938 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMP_PERF] Computation sentinel accumulator state: 24690ns (4938 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 2970ns (594 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 3425ns (685 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMO_PERF] Output communication sentinel accumulator state: 15690ns (3138 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMO_PERF] Output communication sentinel accumulator state: 15695ns (3139 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMP_PERF] Computation sentinel accumulator state: 24770ns (4954 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMP_PERF] Computation sentinel accumulator state: 24740ns (4948 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 6445ns (1289 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 6765ns (1353 clock cycles)
# [mhartid 8] Number of errors: 0
# [mhartid 56] Number of errors: 0
# [mhartid 16] Number of errors: 0
# [mhartid 24] Number of errors: 0
# [mhartid 32] Number of errors: 0
# [mhartid 40] Number of errors: 0
# [mhartid 48] Number of errors: 0
# [mhartid 0] Number of errors: 0
# [mhartid 25] Number of errors: 0
# [mhartid 57] Number of errors: 0
# [mhartid 9] Number of errors: 0
# [mhartid 41] Number of errors: 0
# [mhartid 17] Number of errors: 0
# [mhartid 49] Number of errors: 0
# [mhartid 33] Number of errors: 0
# [mhartid 1] Number of errors: 0
# [mhartid 58] Number of errors: 0
# [mhartid 34] Number of errors: 0
# [mhartid 50] Number of errors: 0
# [mhartid 18] Number of errors: 0
# [mhartid 42] Number of errors: 0
# [mhartid 10] Number of errors: 0
# [mhartid 26] Number of errors: 0
# [mhartid 2] Number of errors: 0
# [mhartid 35] Number of errors: 0
# [mhartid 19] Number of errors: 0
# [mhartid 27] Number of errors: 0
# [mhartid 59] Number of errors: 0
# [mhartid 51] Number of errors: 0
# [mhartid 43] Number of errors: 0
# [mhartid 11] Number of errors: 0
# [mhartid 3] Number of errors: 0
# [mhartid 12] Number of errors: 0
# [mhartid 20] Number of errors: 0
# [mhartid 28] Number of errors: 0
# [mhartid 44] Number of errors: 0
# [mhartid 60] Number of errors: 0
# [mhartid 52] Number of errors: 0
# [mhartid 36] Number of errors: 0
# [mhartid 4] Number of errors: 0
# [mhartid 13] Number of errors: 0
# [mhartid 61] Number of errors: 0
# [mhartid 45] Number of errors: 0
# [mhartid 37] Number of errors: 0
# [mhartid 29] Number of errors: 0
# [mhartid 53] Number of errors: 0
# [mhartid 21] Number of errors: 0
# [mhartid 5] Number of errors: 0
# [mhartid 30] Number of errors: 0
# [mhartid 54] Number of errors: 0
# [mhartid 38] Number of errors: 0
# [mhartid 62] Number of errors: 0
# [mhartid 46] Number of errors: 0
# [mhartid 14] Number of errors: 0
# [mhartid 22] Number of errors: 0
# [mhartid 6] Number of errors: 0
# [mhartid 31] Number of errors: 0
# [mhartid 15] Number of errors: 0
# [mhartid 23] Number of errors: 0
# [mhartid 39] Number of errors: 0
# [mhartid 63] Number of errors: 0
# [mhartid 47] Number of errors: 0
# [mhartid 55] Number of errors: 0
# [mhartid 7] Number of errors: 0
# SIMULATION FINISHED WITH EXIT CODE: 0
# 
# End time: 00:38:53 on Nov 05,2025, Elapsed time: 1:50:26
# Errors: 0, Warnings: 64
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/mesh_gemm/t8_m256_8x8/MAGIA'
