#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Jun 25 23:12:35 2025
# Process ID         : 21520
# Current directory  : D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1
# Command line       : vivado.exe -log hdmi_char.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hdmi_char.tcl -notrace
# Log file           : D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.vdi
# Journal file       : D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1\vivado.jou
# Running On         : DESKTOP-I8GGJRG
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 34179 MB
# Swap memory        : 19327 MB
# Total Virtual      : 53506 MB
# Available Virtual  : 26549 MB
#-----------------------------------------------------------
source hdmi_char.tcl -notrace
Command: link_design -top hdmi_char -part xc7a35tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_gen_inst/clk_wiz_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_gen_inst/clk_wiz_1_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 704.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:54]
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/constrs_1/new/hdmi.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/constrs_1/new/hdmi.xdc]
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1406.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.633 ; gain = 899.414
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 1406.633 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19aa5d28a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1438.367 ; gain = 31.734

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19aa5d28a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19aa5d28a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 1 Initialization | Checksum: 19aa5d28a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19aa5d28a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19aa5d28a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 19aa5d28a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 136 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2456402ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1856.145 ; gain = 0.000
Retarget | Checksum: 2456402ea
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 215fc611c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1856.145 ; gain = 0.000
Constant propagation | Checksum: 215fc611c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 5 Sweep | Checksum: 2546a240c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1856.145 ; gain = 0.000
Sweep | Checksum: 2546a240c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2546a240c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1856.145 ; gain = 0.000
BUFG optimization | Checksum: 2546a240c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2546a240c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1856.145 ; gain = 0.000
Shift Register Optimization | Checksum: 2546a240c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2546a240c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1856.145 ; gain = 0.000
Post Processing Netlist | Checksum: 2546a240c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 206f2f0ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 206f2f0ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 9 Finalization | Checksum: 206f2f0ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1856.145 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 206f2f0ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1856.145 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 206f2f0ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1856.145 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 206f2f0ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.145 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1856.145 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 206f2f0ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1856.145 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file hdmi_char_drc_opted.rpt -pb hdmi_char_drc_opted.pb -rpx hdmi_char_drc_opted.rpx
Command: report_drc -file hdmi_char_drc_opted.rpt -pb hdmi_char_drc_opted.pb -rpx hdmi_char_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1856.145 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1856.145 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.145 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1856.145 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.145 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1856.145 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1856.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a1bec712

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1856.145 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13ee67ac6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1da06149c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1da06149c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1da06149c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18f8cdfd9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1aa37d9ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1aa37d9ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 19e4201a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1b46019c2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 121 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 117, total 121, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 121 nets or LUTs. Breaked 121 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.145 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          121  |              0  |                   121  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          121  |              0  |                   121  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1f6145674

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 2499d72e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2499d72e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23849b06e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2aeba386c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27bf55c9f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25b94b9a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2e1913b49

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 24ec317cd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cf3623af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2af968ebb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1eff67b00

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1eff67b00

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 249fca35c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.605 | TNS=-6.919 |
Phase 1 Physical Synthesis Initialization | Checksum: 20b2ac9c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1856.145 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1daf31d9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 249fca35c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.460. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2d8bed85e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1856.145 ; gain = 0.000

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2d8bed85e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d8bed85e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2d8bed85e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2d8bed85e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1856.145 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.145 ; gain = 0.000

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1856.145 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a308d551

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1856.145 ; gain = 0.000
Ending Placer Task | Checksum: 1a45750fe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1856.145 ; gain = 0.000
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1856.145 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file hdmi_char_utilization_placed.rpt -pb hdmi_char_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file hdmi_char_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1856.145 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file hdmi_char_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1856.145 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1856.145 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1856.145 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.145 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1856.145 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1856.145 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1856.145 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1856.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1865.750 ; gain = 9.605
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.07s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1865.750 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.460 | TNS=-5.774 |
Phase 1 Physical Synthesis Initialization | Checksum: 9d2464cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1865.754 ; gain = 0.004
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.460 | TNS=-5.774 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 9d2464cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1865.754 ; gain = 0.004

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.460 | TNS=-5.774 |
INFO: [Physopt 32-702] Processed net vga_image_gen_inst/pix_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_154_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.449 | TNS=-5.763 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_452_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_452
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_452_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.447 | TNS=-5.761 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_454_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_454
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_454_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.441 | TNS=-5.755 |
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_147_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_147_comp.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_452_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.430 | TNS=-5.744 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_145_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.427 | TNS=-5.741 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-5.735 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_116_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.419 | TNS=-5.733 |
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_452_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_452_comp_1
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_452_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.419 | TNS=-5.733 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_422_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_761_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_529_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.418 | TNS=-5.732 |
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_43_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_43
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.414 | TNS=-5.728 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_137_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_137_comp.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_430_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.412 | TNS=-5.726 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_143_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_441_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_441
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_441_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.409 | TNS=-5.723 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/data287. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.404 | TNS=-5.718 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_63_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_63_comp.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_191_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.396 | TNS=-5.710 |
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_214_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_214
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_214_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.394 | TNS=-5.708 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_412_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.392 | TNS=-5.706 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.390 | TNS=-5.704 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_203_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_203
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_203_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.390 | TNS=-5.704 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/data350. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_149_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.387 | TNS=-5.701 |
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_43_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_43
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.370 | TNS=-5.684 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_158_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_466_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.369 | TNS=-5.683 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_341_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.366 | TNS=-5.680 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_449_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/data416. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_y[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.361 | TNS=-5.675 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_y[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.353 | TNS=-5.667 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_251_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.343 | TNS=-5.657 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.343 | TNS=-5.657 |
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_110_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_110
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_110_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.341 | TNS=-5.655 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_443_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.330 | TNS=-5.644 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_456_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.319 | TNS=-5.633 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.319 | TNS=-5.633 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/data285. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.314 | TNS=-5.628 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_64_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_64_comp.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_194_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.312 | TNS=-5.626 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_451_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/data420. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.312 | TNS=-5.626 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_841_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.311 | TNS=-5.625 |
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_43_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_43_comp.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_159_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.311 | TNS=-5.625 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_47_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_47
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.308 | TNS=-5.622 |
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_13_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_13_comp.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.305 | TNS=-5.619 |
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_776_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_776
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_776_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.305 | TNS=-5.619 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.294 | TNS=-5.608 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_110_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.286 | TNS=-5.600 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_22_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_22_comp.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_82_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.286 | TNS=-5.600 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_47_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_47_comp_1.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_173_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.283 | TNS=-5.597 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.282 | TNS=-5.596 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_185_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.279 | TNS=-5.593 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.279 | TNS=-5.593 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_251_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_251_comp.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_141_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.277 | TNS=-5.591 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_y[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.275 | TNS=-5.589 |
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_780_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_780
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_780_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.259 | TNS=-5.573 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/data423. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.254 | TNS=-5.568 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.246 | TNS=-5.560 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_189_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.240 | TNS=-5.554 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_841_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.234 | TNS=-5.548 |
INFO: [Physopt 32-134] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_y[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.226 | TNS=-5.540 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_185_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_185_comp.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_183_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.224 | TNS=-5.538 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_512_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.223 | TNS=-5.537 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_171_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.221 | TNS=-5.535 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_184_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.220 | TNS=-5.534 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_444_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.219 | TNS=-5.533 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_y[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.217 | TNS=-5.531 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_233_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_233
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_233_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.211 | TNS=-5.525 |
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_233_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_233
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_233_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.211 | TNS=-5.525 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_timing_ctrl_inst/h_cnt[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/h_cnt[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.208 | TNS=-5.522 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/data435. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-5.521 |
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-5.222 |
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst2/p_0_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-4.924 |
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst1/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-4.738 |
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst1/p_0_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-4.713 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst1/p_0_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-4.661 |
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst1/p_0_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-4.401 |
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/p_0_in[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-4.371 |
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst3/data_fall_s__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-4.619 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-4.367 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-4.619 |
INFO: [Physopt 32-702] Processed net vga_image_gen_inst/pix_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_449_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/data416. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.203 | TNS=-4.615 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_452_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.201 | TNS=-4.613 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_76_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.199 | TNS=-4.611 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_447_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_724_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_y[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.198 | TNS=-4.610 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_422_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_761_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_185_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.190 | TNS=-4.602 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_y[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/de_q_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/h_cnt[9].  Re-placed instance vga_timing_ctrl_inst/h_cnt_reg[9]
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/h_cnt[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.189 | TNS=-4.601 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_175_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_182_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.189 | TNS=-4.601 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_841_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_764_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_764
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_764_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.181 | TNS=-4.593 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_y[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/c1_q_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.180 | TNS=-4.592 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_181_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.179 | TNS=-4.591 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.177 | TNS=-4.589 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/c1_q_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.173 | TNS=-4.585 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/h_cnt[5].  Re-placed instance vga_timing_ctrl_inst/h_cnt_reg[5]
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/h_cnt[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.171 | TNS=-4.583 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/c1_q_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/v_cnt_reg_n_0_[4].  Re-placed instance vga_timing_ctrl_inst/v_cnt_reg[4]
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/v_cnt_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.168 | TNS=-4.580 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data_req1__9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/c1_q_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.163 | TNS=-4.575 |
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/h_cnt[1].  Re-placed instance vga_timing_ctrl_inst/h_cnt_reg[1]
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/h_cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-4.563 |
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/h_cnt[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-4.311 |
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst3/data_fall_s__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-4.563 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-4.311 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-4.563 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-4.311 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-4.563 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-4.311 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-4.563 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1__1_n_0. Optimization improves timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1874.820 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 131a50d5e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1874.820 ; gain = 9.070

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net vga_image_gen_inst/pix_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_timing_ctrl_inst/pix_data[23]_i_422_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_422_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_412_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_412
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_73_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_73_comp.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_74_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_74
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_timing_ctrl_inst/pix_data[23]_i_145_n_0. Critical path length was reduced through logic transformation on cell vga_timing_ctrl_inst/pix_data[23]_i_145_comp.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_761_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_y[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_175_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/v_cnt_reg_n_0_[8].  Re-placed instance vga_timing_ctrl_inst/v_cnt_reg[8]
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_timing_ctrl_inst/de_q_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/de_q_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_timing_ctrl_inst/h_cnt[6]. Replicated 2 times.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/h_cnt[7].  Re-placed instance vga_timing_ctrl_inst/h_cnt_reg[7]
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_378_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_744_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_timing_ctrl_inst/pix_data[23]_i_710_n_0. Replicated 2 times.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_375_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_375
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_420_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_423_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_423
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/v_cnt_reg_n_0_[9].  Re-placed instance vga_timing_ctrl_inst/v_cnt_reg[9]
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst3/data_fall_s__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net vga_image_gen_inst/pix_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_203_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/pix_data[23]_i_160_n_0.  Re-placed instance vga_timing_ctrl_inst/pix_data[23]_i_160
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_422_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_761_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_841_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_763_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/de_q_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/v_cnt_reg_n_0_[3].  Re-placed instance vga_timing_ctrl_inst/v_cnt_reg[3]
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_x0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/h_cnt[2].  Re-placed instance vga_timing_ctrl_inst/h_cnt_reg[2]
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_y[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_175_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/v_cnt_reg_n_0_[7].  Re-placed instance vga_timing_ctrl_inst/v_cnt_reg[7]
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_451_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/data420. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/vga_image_gen_inst/char_y0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_y[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_timing_ctrl_inst/h_cnt[0]_repN.  Re-placed instance vga_timing_ctrl_inst/h_cnt_reg[0]_replica
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/pix_data[23]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/de_q_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_timing_ctrl_inst/h_cnt[6]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net hdmi_ctrl_inst/par2ser_inst3/data_fall_s__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1874.828 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: e21e9a5d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1874.828 ; gain = 9.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.828 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.083 | TNS=-4.495 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.377  |          1.279  |            7  |              0  |                   145  |           0  |           2  |  00:00:11  |
|  Total          |          0.377  |          1.279  |            7  |              0  |                   145  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.828 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1b5e771ed

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1874.828 ; gain = 9.078
INFO: [Common 17-83] Releasing license: Implementation
613 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1874.828 ; gain = 18.684
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1883.656 ; gain = 0.008
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1883.656 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.656 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1883.656 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1883.656 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1883.656 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1883.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2df1ea07 ConstDB: 0 ShapeSum: 31e6b4c1 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: f3e7e80e | NumContArr: 422cfb55 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2bb66d89d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.562 ; gain = 64.543

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2bb66d89d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.562 ; gain = 64.543

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2bb66d89d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.562 ; gain = 64.543
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 274753e0e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1990.695 ; gain = 95.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.914 | TNS=-7.196 | WHS=-0.364 | THS=-11.051|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 226488fd5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2014.719 ; gain = 119.699

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1113
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1113
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 273892442

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2014.719 ; gain = 119.699

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 273892442

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2014.719 ; gain = 119.699

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2396feef1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2014.719 ; gain = 119.699
Phase 4 Initial Routing | Checksum: 2396feef1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2014.719 ; gain = 119.699
INFO: [Route 35-580] Design has 45 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                               |
+====================+===================+===================================================+
| c0_1x_clk_wiz_0    | c0_1x_clk_wiz_0   | hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D |
| c0_1x_clk_wiz_0    | c0_1x_clk_wiz_0   | hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D |
| c1_5x_clk_wiz_0    | c0_1x_clk_wiz_0   | hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D |
| c0_1x_clk_wiz_0    | c0_1x_clk_wiz_0   | hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D |
| c0_1x_clk_wiz_0    | c0_1x_clk_wiz_0   | hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D |
+--------------------+-------------------+---------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1388
 Number of Nodes with overlaps = 684
 Number of Nodes with overlaps = 355
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.457 | TNS=-21.130| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 21693d463

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2026.398 ; gain = 131.379

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.007 | TNS=-20.680| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2452110cb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2026.398 ; gain = 131.379

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 486
 Number of Nodes with overlaps = 533
 Number of Nodes with overlaps = 443
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.102 | TNS=-20.775| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1ff956656

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379
Phase 5 Rip-up And Reroute | Checksum: 1ff956656

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2dc84d1e7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.935 | TNS=-19.926| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1e49cc627

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1e49cc627

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379
Phase 6 Delay and Skew Optimization | Checksum: 1e49cc627

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.926 | TNS=-19.559| WHS=0.053  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2520b731f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379
Phase 7 Post Hold Fix | Checksum: 2520b731f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.805469 %
  Global Horizontal Routing Utilization  = 0.8329 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X4Y93 -> INT_L_X4Y93
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2520b731f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2520b731f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d05dfce

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d05dfce

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.926 | TNS=-19.559| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 19d05dfce

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379
Total Elapsed time in route_design: 41.491 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1315ba127

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2026.398 ; gain = 131.379
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1315ba127

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2026.398 ; gain = 131.379

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
630 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2026.398 ; gain = 142.742
INFO: [Vivado 12-24828] Executing command : report_drc -file hdmi_char_drc_routed.rpt -pb hdmi_char_drc_routed.pb -rpx hdmi_char_drc_routed.rpx
Command: report_drc -file hdmi_char_drc_routed.rpt -pb hdmi_char_drc_routed.pb -rpx hdmi_char_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file hdmi_char_methodology_drc_routed.rpt -pb hdmi_char_methodology_drc_routed.pb -rpx hdmi_char_methodology_drc_routed.rpx
Command: report_methodology -file hdmi_char_methodology_drc_routed.rpt -pb hdmi_char_methodology_drc_routed.pb -rpx hdmi_char_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -file hdmi_char_timing_summary_routed.rpt -pb hdmi_char_timing_summary_routed.pb -rpx hdmi_char_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file hdmi_char_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file hdmi_char_route_status.rpt -pb hdmi_char_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file hdmi_char_power_routed.rpt -pb hdmi_char_power_summary_routed.pb -rpx hdmi_char_power_routed.rpx
Command: report_power -file hdmi_char_power_routed.rpt -pb hdmi_char_power_summary_routed.pb -rpx hdmi_char_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
647 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file hdmi_char_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file hdmi_char_bus_skew_routed.rpt -pb hdmi_char_bus_skew_routed.pb -rpx hdmi_char_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2051.469 ; gain = 25.070
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2051.469 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2051.469 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2051.469 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2051.469 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2051.469 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2051.469 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2051.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char_routed.dcp' has been generated.
Command: write_bitstream -force hdmi_char.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hdmi_char.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
662 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2529.641 ; gain = 478.172
INFO: [Common 17-206] Exiting Vivado at Wed Jun 25 23:14:14 2025...
