NET CLK_16MHZ TNM_NET = CLK_16MHZ;
TIMESPEC TS_CLK_16MHZ = PERIOD CLK_16MHZ 62.50 ns;

NET CLK_16MHZ           LOC = C10   | IOSTANDARD = LVCMOS33               ;

NET FPGA_RESET          LOC = H4    | IOSTANDARD = LVCMOS33               ;
NET FPGA_PUSH_A         LOC = K3    | IOSTANDARD = LVCMOS33               ;
NET FPGA_PUSH_B         LOC = H5    | IOSTANDARD = LVCMOS33               ;
NET FPGA_PUSH_C         LOC = L3    | IOSTANDARD = LVCMOS33               ;

NET LED1                LOC = D14   | IOSTANDARD = LVCMOS33               ;
NET LED2                LOC = C16   | IOSTANDARD = LVCMOS33               ;
NET LED3                LOC = C15   | IOSTANDARD = LVCMOS33               ;
NET LED4                LOC = B15   | IOSTANDARD = LVCMOS33               ;
