<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="777,992.855 ns"></ZoomStartTime>
      <ZoomEndTime time="778,073.456 ns"></ZoomEndTime>
      <Cursor1Time time="778,006.288 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="204"></NameColumnWidth>
      <ValueColumnWidth column_width="60"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="46" />
   <wave_markers>
      <marker label="" time="778006288" />
   </wave_markers>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_valid">
      <obj_property name="ElementShortName">dBus_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_ready">
      <obj_property name="ElementShortName">dBus_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_wr">
      <obj_property name="ElementShortName">dBus_cmd_payload_wr</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_wr</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_address">
      <obj_property name="ElementShortName">dBus_cmd_payload_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_address[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_data">
      <obj_property name="ElementShortName">dBus_cmd_payload_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_size">
      <obj_property name="ElementShortName">dBus_cmd_payload_size[1:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_size[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_ready">
      <obj_property name="ElementShortName">dBus_rsp_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_error">
      <obj_property name="ElementShortName">dBus_rsp_error</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_error</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_data">
      <obj_property name="ElementShortName">dBus_rsp_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_ctrl/bypass_cpu">
      <obj_property name="ElementShortName">bypass_cpu</obj_property>
      <obj_property name="ObjectShortName">bypass_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/timer_interrupt/wait_expired">
      <obj_property name="ElementShortName">wait_expired</obj_property>
      <obj_property name="ObjectShortName">wait_expired</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/previous_valid">
      <obj_property name="ElementShortName">previous_valid</obj_property>
      <obj_property name="ObjectShortName">previous_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_ctrl/data_cmd_valid_cpu">
      <obj_property name="ElementShortName">data_cmd_valid_cpu</obj_property>
      <obj_property name="ObjectShortName">data_cmd_valid_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_ctrl/data_cmd_valid_ddr">
      <obj_property name="ElementShortName">data_cmd_valid_ddr</obj_property>
      <obj_property name="ObjectShortName">data_cmd_valid_ddr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_ctrl/data_cmd_ack_cpu">
      <obj_property name="ElementShortName">data_cmd_ack_cpu</obj_property>
      <obj_property name="ObjectShortName">data_cmd_ack_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_ctrl/data_cmd_write_ddr">
      <obj_property name="ElementShortName">data_cmd_write_ddr</obj_property>
      <obj_property name="ObjectShortName">data_cmd_write_ddr</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr_ctrl/data_cmd_cdc/src_in">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">src_in[155:0]</obj_property>
      <obj_property name="ObjectShortName">src_in[155:0]</obj_property>
      <obj_property name="label">data cdc src_in</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_ctrl/data_cmd_valid_cpu">
      <obj_property name="ElementShortName">data_cmd_valid_cpu</obj_property>
      <obj_property name="ObjectShortName">data_cmd_valid_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_ctrl/data_cmd_cdc/src_send">
      <obj_property name="ElementShortName">src_send</obj_property>
      <obj_property name="ObjectShortName">src_send</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_ctrl/data_cmd_valid_ddr">
      <obj_property name="ElementShortName">data_cmd_valid_ddr</obj_property>
      <obj_property name="ObjectShortName">data_cmd_valid_ddr</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr_ctrl/data_cmd_cdc/dest_out">
      <obj_property name="ElementShortName">dest_out[155:0]</obj_property>
      <obj_property name="ObjectShortName">dest_out[155:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_ctrl/data_cmd_ack_cpu">
      <obj_property name="ElementShortName">data_cmd_ack_cpu</obj_property>
      <obj_property name="ObjectShortName">data_cmd_ack_cpu</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/ddr/init_done">
      <obj_property name="ElementShortName">init_done</obj_property>
      <obj_property name="ObjectShortName">init_done</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_ctrl/write_level_o">
      <obj_property name="ElementShortName">write_level_o</obj_property>
      <obj_property name="ObjectShortName">write_level_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr_ctrl/bank_state">
      <obj_property name="ElementShortName">bank_state[31:0]</obj_property>
      <obj_property name="ObjectShortName">bank_state[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr_ctrl/bank_state_counter">
      <obj_property name="ElementShortName">bank_state_counter[16:0]</obj_property>
      <obj_property name="ObjectShortName">bank_state_counter[16:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_phy/delay_inc">
      <obj_property name="ElementShortName">delay_inc</obj_property>
      <obj_property name="ObjectShortName">delay_inc</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr3_reset_n">
      <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_cke">
      <obj_property name="ElementShortName">ddr3_cke[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_addr">
      <obj_property name="ElementShortName">ddr3_addr[13:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr[13:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_ba">
      <obj_property name="ElementShortName">ddr3_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/ddr_cmd">
      <obj_property name="ElementShortName">ddr_cmd[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_cmd[3:0]</obj_property>
      <obj_property name="CustomSignalColor">#0000FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr3_ras_n">
      <obj_property name="ElementShortName">ddr3_ras_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n</obj_property>
      <obj_property name="CustomSignalColor">#800080</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr3_cas_n">
      <obj_property name="ElementShortName">ddr3_cas_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n</obj_property>
      <obj_property name="CustomSignalColor">#800080</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr3_we_n">
      <obj_property name="ElementShortName">ddr3_we_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n</obj_property>
      <obj_property name="CustomSignalColor">#800080</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_ck_n">
      <obj_property name="ElementShortName">ddr3_ck_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_ck_p">
      <obj_property name="ElementShortName">ddr3_ck_p[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_cke">
      <obj_property name="ElementShortName">ddr3_cke[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_dm">
      <obj_property name="ElementShortName">ddr3_dm[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_dq">
      <obj_property name="ElementShortName">ddr3_dq[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_dqs_n">
      <obj_property name="ElementShortName">ddr3_dqs_n[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/ddr/dq">
      <obj_property name="ElementShortName">dq[15:0]</obj_property>
      <obj_property name="ObjectShortName">dq[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_dqs_p">
      <obj_property name="ElementShortName">ddr3_dqs_p[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_odt">
      <obj_property name="ElementShortName">ddr3_odt[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt[0:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr3_reset_n">
      <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
   </wvobject>
</wave_config>
