Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gp4x4_behav xil_defaultlib.tb_gp4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'acc_out' [C:/Users/arnav/gp4x4/gp4x4.srcs/sim_1/new/tb_gp4x4.v:46]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 16 for port 'data_in' [C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 20 for port 'acc_in' [C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/top.v:167]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 20 for port 'acc_out' [C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/top.v:170]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 32 for port 'acc_in' [C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/top.v:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_10.v" Line 1. Module fp_add_10 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_10.v" Line 1. Module fp_add_10 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_10.v" Line 1. Module fp_add_10 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_10.v" Line 1. Module fp_add_10 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_10.v" Line 1. Module fp_add_10 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_10.v" Line 1. Module fp_add_10 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_10.v" Line 1. Module fp_add_10 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_10.v" Line 1. Module fp_add_10 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_10.v" Line 1. Module fp_add_10 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_10.v" Line 1. Module fp_add_10 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/arnav/gp4x4/gp4x4.srcs/sources_1/new/fp_add_16.v" Line 1. Module fp_add_16 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_mul_16
Compiling module xil_defaultlib.fp_add_16
Compiling module xil_defaultlib.pe_16
Compiling module xil_defaultlib.fp_mul_10
Compiling module xil_defaultlib.fp_add_10
Compiling module xil_defaultlib.pe_10
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_gp4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gp4x4_behav
