{
  "creator": "Yosys 0.9+4052 (open-tool-forge build) (git sha1 86a6ac76, gcc 9.3.0-17ubuntu1~20.04 -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2068.1-2352.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$383": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$384": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$385": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$386": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$387": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$388": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$389": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$390": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$391": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$392": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$393": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$394": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$395": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2187.2-2187.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$396": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2189.2-2189.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$397": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2191.2-2191.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$398": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2192.2-2192.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$399": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2193.2-2193.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$400": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2195.2-2195.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$401": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2197.2-2197.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$402": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2198.2-2198.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$403": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2199.2-2199.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$404": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2201.2-2201.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$405": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2203.2-2203.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$406": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2204.2-2204.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$407": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2205.2-2205.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$408": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2207.2-2207.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$409": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2209.2-2209.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$410": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2210.2-2210.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$411": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2211.2-2211.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$412": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2213.2-2213.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$413": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2215.2-2215.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$414": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2217.2-2217.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$415": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2219.2-2219.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$416": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2220.2-2220.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$417": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2221.2-2221.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.24-2069.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.29-2069.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2072.9-2072.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.8-2069.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.12-2069.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.16-2069.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.20-2069.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2070.9-2070.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2071.9-2071.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.39-2069.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3099.1-3434.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.135-3105.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.127-3105.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.54-3105.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.45-3105.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.36-3105.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.27-3105.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.18-3105.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.9-3105.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.119-3105.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.111-3105.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.103-3105.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.95-3105.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.87-3105.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.79-3105.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.71-3105.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.63-3105.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.100-3102.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.91-3102.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.9-3102.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.82-3102.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.73-3102.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.64-3102.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.55-3102.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.46-3102.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.37-3102.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.28-3102.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.19-3102.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3101.9-3101.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3101.15-3101.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.150-3100.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.141-3100.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.59-3100.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.49-3100.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.39-3100.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.29-3100.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.19-3100.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.9-3100.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.132-3100.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.123-3100.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.114-3100.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.105-3100.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.96-3100.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.87-3100.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.78-3100.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.69-3100.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3101.22-3101.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.100-3104.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.91-3104.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.9-3104.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.82-3104.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.73-3104.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.64-3104.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.55-3104.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.46-3104.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.37-3104.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.28-3104.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.19-3104.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3103.9-3103.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3103.15-3103.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.150-3106.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.141-3106.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.59-3106.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.49-3106.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.39-3106.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.29-3106.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.19-3106.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.9-3106.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.132-3106.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.123-3106.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.114-3106.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.105-3106.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.96-3106.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.87-3106.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.78-3106.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.69-3106.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3103.22-3103.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:265.1-298.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:301.1-341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:303.8-303.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:303.21-303.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:303.11-303.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:302.13-302.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:634.1-706.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.8-636.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.24-636.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.11-636.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:635.13-635.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.21-636.22"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:765.1-837.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.8-767.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.24-767.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.11-767.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:766.13-766.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.21-767.22"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:578.1-631.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.8-580.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.24-580.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.11-580.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:579.13-579.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.21-580.22"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:709.1-762.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.8-711.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.24-711.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.11-711.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:710.13-710.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.21-711.22"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:842.1-875.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:844.8-844.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:844.11-844.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:843.13-843.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:878.1-918.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:880.8-880.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:880.21-880.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:880.11-880.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:879.13-879.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1211.1-1283.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.8-1213.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.24-1213.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.11-1213.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1212.13-1212.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.21-1213.22"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1342.1-1415.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.8-1344.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.24-1344.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.11-1344.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1343.13-1343.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.21-1344.22"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1155.1-1208.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.8-1157.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.24-1157.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.11-1157.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1156.13-1156.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.21-1157.22"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1286.1-1339.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.8-1288.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.24-1288.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.11-1288.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1287.13-1287.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.21-1288.22"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:969.1-1035.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:971.8-971.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:971.14-971.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:970.13-970.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:971.11-971.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1086.1-1152.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1088.8-1088.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1088.14-1088.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1087.13-1087.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1088.11-1088.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:921.1-966.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.8-923.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.14-923.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:922.13-922.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.11-923.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1038.1-1083.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.8-1040.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.14-1040.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1039.13-1039.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.11-1040.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:392.1-458.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:394.8-394.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:394.14-394.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:393.13-393.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:394.11-394.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:509.1-575.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:511.8-511.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:511.14-511.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:510.13-510.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:511.11-511.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:344.1-389.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.8-346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.14-346.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:345.13-345.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.11-346.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:461.1-506.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.8-463.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.14-463.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:462.13-462.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.11-463.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2788.1-2792.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2789.8-2789.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2596.1-2613.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2609.9-2609.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2608.8-2608.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2607.8-2607.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2597.8-2597.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2598.8-2598.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2599.8-2599.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2600.8-2600.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2601.8-2601.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2602.8-2602.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2603.8-2603.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2605.8-2605.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2665.1-2705.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2672.9-2672.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2671.9-2671.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2670.9-2670.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2669.9-2669.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2666.9-2666.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2667.9-2667.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2668.9-2668.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2794.1-2861.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2863.1-2925.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2762.1-2785.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2776.8-2776.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2775.8-2775.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2774.8-2774.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2773.8-2773.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2764.8-2764.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2763.8-2763.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2772.8-2772.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2771.8-2771.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2770.8-2770.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2769.8-2769.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2768.8-2768.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2767.8-2767.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2766.8-2766.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2765.8-2765.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2777.8-2777.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2778.8-2778.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2779.8-2779.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2641.1-2645.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2642.8-2642.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2616.1-2621.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2618.8-2618.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2928.1-3096.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.18-2930.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2937.12-2937.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2939.13-2939.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2935.19-2935.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2935.8-2935.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.8-2931.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.21-2930.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.15-2931.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.15-2930.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2929.13-2929.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.22-2931.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2937.8-2937.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2929.8-2929.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.24-2930.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.29-2931.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2932.17-2932.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2932.8-2932.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2938.16-2938.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2936.18-2936.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2936.8-2936.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2934.18-2934.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2934.8-2934.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2933.17-2933.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2933.8-2933.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2937.21-2937.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2939.22-2939.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2453.1-2485.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2460.16-2460.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2488.1-2520.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2495.16-2495.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2494.10-2494.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2502.10-2502.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2419.1-2450.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2426.16-2426.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2424.10-2424.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2357.1-2385.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2362.16-2362.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2366.10-2366.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2365.10-2365.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2369.10-2369.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2368.10-2368.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2367.10-2367.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2388.1-2416.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2393.16-2393.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2390.10-2390.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2400.10-2400.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2399.10-2399.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2398.10-2398.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1419.1-1656.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593$502": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595$503": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601$504": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605$505": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$347": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593.3-1593.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$348": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595.3-1595.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$349": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1597.3-1597.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$350": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1599.3-1599.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$351": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601.3-1601.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$352": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1603.3-1603.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$353": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605.3-1605.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$354": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1607.3-1607.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$355": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1609.3-1609.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593$502_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595$503_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601$504_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605$505_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1429.16-1429.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1424.16-1424.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1421.16-1421.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1422.16-1422.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1420.16-1420.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1423.16-1423.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1428.16-1428.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1425.16-1425.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1426.16-1426.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1430.16-1430.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1427.16-1427.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1658.1-1792.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729$506": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731$507": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737$508": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741$509": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$356": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729.3-1729.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$357": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731.3-1731.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$358": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1733.3-1733.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$359": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1735.3-1735.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$360": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737.3-1737.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$361": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1739.3-1739.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$362": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741.3-1741.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$363": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1743.3-1743.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$364": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1745.3-1745.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729$506_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731$507_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737$508_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741$509_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1668.16-1668.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1663.16-1663.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1661.16-1661.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1660.16-1660.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1659.16-1659.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1662.16-1662.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1667.16-1667.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1664.16-1664.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1665.16-1665.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1669.16-1669.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1666.16-1666.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1930.1-2064.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001$514": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003$515": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009$516": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013$517": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$374": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001.3-2001.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$375": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003.3-2003.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$376": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2005.3-2005.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$377": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2007.3-2007.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$378": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009.3-2009.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$379": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2011.3-2011.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$380": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013.3-2013.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$381": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2015.3-2015.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$382": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2017.3-2017.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001$514_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003$515_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009$516_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013$517_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1940.16-1940.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1935.16-1935.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1933.16-1933.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1932.16-1932.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1931.16-1931.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1934.16-1934.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1939.16-1939.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1937.16-1937.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1936.16-1936.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1941.16-1941.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1938.16-1938.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1794.1-1928.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865$510": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867$511": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873$512": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877$513": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$365": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865.3-1865.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$366": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867.3-1867.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$367": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1869.3-1869.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$368": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1871.3-1871.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$369": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873.3-1873.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$370": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1875.3-1875.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$371": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877.3-1877.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$372": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1879.3-1879.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$373": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1881.3-1881.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865$510_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867$511_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873$512_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          }
        },
        "$logic_and$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877$513_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1804.16-1804.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1799.16-1799.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1796.16-1796.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1797.16-1797.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1795.16-1795.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1798.16-1798.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1803.16-1803.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1801.16-1801.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1800.16-1800.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1805.16-1805.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1802.16-1802.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2624.1-2638.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2625.8-2625.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2627.8-2627.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2628.8-2628.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2629.8-2629.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2626.8-2626.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2648.1-2662.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2650.8-2650.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2651.8-2651.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2652.8-2652.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2649.8-2649.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2653.8-2653.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2708.1-2759.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2728.9-2728.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2727.9-2727.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2726.9-2726.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2725.9-2725.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2721.9-2721.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2733.9-2733.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2732.9-2732.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2730.9-2730.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2731.9-2731.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2729.9-2729.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2532.1-2593.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2533.15-2533.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.14-2536.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.26-2536.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2534.15-2534.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2537.20-2537.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2535.14-2535.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.49-2536.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.42-2536.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.33-2536.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.8-2536.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2525.1-2530.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2526.8-2526.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2528.8-2528.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2527.8-2527.10"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001"
      },
      "ports": {
        "CLK_12M": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "controller_data": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "nes_clk": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "nes_latch": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Hsync": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Vsync": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "ground": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "out_0": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "rgb_out": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "test": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "\\127$rdreg[1]$d_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 12 ],
            "I2": [ 13 ],
            "I3": [ 14 ],
            "O": [ 15 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 17 ],
            "I2": [ 18 ],
            "I3": [ 19 ],
            "O": [ 20 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 21 ],
            "I2": [ 22 ],
            "I3": [ 23 ],
            "O": [ 24 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 26 ],
            "I2": [ 27 ],
            "I3": [ 11 ],
            "O": [ 22 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 28 ],
            "I1": [ 29 ],
            "I2": [ 30 ],
            "I3": [ 31 ],
            "O": [ 21 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 29 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 36 ],
            "I1": [ 37 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 28 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 39 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 31 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ 41 ],
            "I3": [ 35 ],
            "O": [ 38 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ 43 ],
            "I3": [ 35 ],
            "O": [ 39 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 44 ],
            "I1": [ 45 ],
            "I2": [ 46 ],
            "I3": [ 47 ],
            "O": [ 23 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 48 ],
            "I1": [ 49 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 45 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 50 ],
            "I1": [ 51 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 44 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 52 ],
            "I2": [ 53 ],
            "I3": [ 35 ],
            "O": [ 50 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 54 ],
            "I2": [ 55 ],
            "I3": [ 35 ],
            "O": [ 51 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 56 ],
            "I2": [ 57 ],
            "I3": [ 58 ],
            "O": [ 47 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 60 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 57 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 61 ],
            "I1": [ 62 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 56 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 63 ],
            "I2": [ 64 ],
            "I3": [ 35 ],
            "O": [ 61 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 65 ],
            "I2": [ 66 ],
            "I3": [ 35 ],
            "O": [ 62 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 67 ],
            "I2": [ 68 ],
            "I3": [ 35 ],
            "O": [ 59 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 69 ],
            "I2": [ 70 ],
            "I3": [ 35 ],
            "O": [ 60 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 71 ],
            "I2": [ 72 ],
            "I3": [ 35 ],
            "O": [ 48 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 73 ],
            "I2": [ 74 ],
            "I3": [ 35 ],
            "O": [ 49 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 75 ],
            "I1": [ 76 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 27 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 79 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 26 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 82 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 25 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 83 ],
            "I2": [ 84 ],
            "I3": [ 35 ],
            "O": [ 81 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 85 ],
            "I2": [ 86 ],
            "I3": [ 35 ],
            "O": [ 82 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 87 ],
            "I2": [ 88 ],
            "I3": [ 89 ],
            "O": [ 90 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 91 ],
            "I1": [ 92 ],
            "I2": [ 93 ],
            "I3": [ 16 ],
            "O": [ 88 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 94 ],
            "I1": [ 95 ],
            "I2": [ 30 ],
            "I3": [ 96 ],
            "O": [ 87 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 97 ],
            "I1": [ 98 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 95 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 94 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 102 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 96 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 103 ],
            "I2": [ 104 ],
            "I3": [ 35 ],
            "O": [ 101 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 105 ],
            "I2": [ 106 ],
            "I3": [ 35 ],
            "O": [ 102 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 107 ],
            "I1": [ 46 ],
            "I2": [ 108 ],
            "I3": [ 109 ],
            "O": [ 89 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 108 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 107 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 114 ],
            "I2": [ 115 ],
            "I3": [ 35 ],
            "O": [ 112 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 35 ],
            "O": [ 113 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 46 ],
            "I2": [ 119 ],
            "I3": [ 58 ],
            "O": [ 109 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ 121 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 119 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 122 ],
            "I1": [ 123 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 118 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 124 ],
            "I2": [ 125 ],
            "I3": [ 35 ],
            "O": [ 122 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 127 ],
            "I3": [ 35 ],
            "O": [ 123 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 128 ],
            "I2": [ 129 ],
            "I3": [ 35 ],
            "O": [ 120 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 130 ],
            "I2": [ 131 ],
            "I3": [ 35 ],
            "O": [ 121 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 132 ],
            "I2": [ 133 ],
            "I3": [ 35 ],
            "O": [ 110 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 134 ],
            "I2": [ 135 ],
            "I3": [ 35 ],
            "O": [ 111 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 137 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 93 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 138 ],
            "I1": [ 139 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 92 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 140 ],
            "I1": [ 141 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 91 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 142 ],
            "I2": [ 143 ],
            "I3": [ 35 ],
            "O": [ 140 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 144 ],
            "I2": [ 145 ],
            "I3": [ 35 ],
            "O": [ 141 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 146 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 149 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 151 ],
            "I2": [ 152 ],
            "I3": [ 16 ],
            "O": [ 147 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 30 ],
            "I3": [ 155 ],
            "O": [ 146 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 156 ],
            "I1": [ 157 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 154 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ 159 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 153 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 161 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 155 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 162 ],
            "I2": [ 163 ],
            "I3": [ 35 ],
            "O": [ 160 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 164 ],
            "I2": [ 165 ],
            "I3": [ 35 ],
            "O": [ 161 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 46 ],
            "I2": [ 167 ],
            "I3": [ 168 ],
            "O": [ 148 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 169 ],
            "I1": [ 170 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 167 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 171 ],
            "I1": [ 172 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 166 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 174 ],
            "I3": [ 35 ],
            "O": [ 171 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 175 ],
            "I2": [ 176 ],
            "I3": [ 35 ],
            "O": [ 172 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 177 ],
            "I1": [ 46 ],
            "I2": [ 178 ],
            "I3": [ 58 ],
            "O": [ 168 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 179 ],
            "I1": [ 180 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 178 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 181 ],
            "I1": [ 182 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 177 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 183 ],
            "I2": [ 184 ],
            "I3": [ 35 ],
            "O": [ 181 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 185 ],
            "I2": [ 186 ],
            "I3": [ 35 ],
            "O": [ 182 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 187 ],
            "I2": [ 188 ],
            "I3": [ 35 ],
            "O": [ 179 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 189 ],
            "I2": [ 190 ],
            "I3": [ 35 ],
            "O": [ 180 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 191 ],
            "I2": [ 192 ],
            "I3": [ 35 ],
            "O": [ 169 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 193 ],
            "I2": [ 194 ],
            "I3": [ 35 ],
            "O": [ 170 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ 196 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 152 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 197 ],
            "I1": [ 198 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 151 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 200 ],
            "E": [ 201 ],
            "Q": [ 198 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 200 ],
            "O": [ 202 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 203 ],
            "I1": [ 204 ],
            "I2": [ 205 ],
            "I3": [ 206 ],
            "O": [ 200 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 206 ],
            "I1": [ 207 ],
            "I2": [ 208 ],
            "I3": [ 209 ],
            "O": [ 210 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 211 ],
            "I1": [ 212 ],
            "I2": [ 213 ],
            "I3": [ 214 ],
            "O": [ 206 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 196 ],
            "I1": [ 198 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 217 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 217 ],
            "I2": [ 218 ],
            "I3": [ 219 ],
            "O": [ 220 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 221 ],
            "I1": [ 222 ],
            "I2": [ 223 ],
            "I3": [ 220 ],
            "O": [ 203 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 203 ],
            "I1": [ 204 ],
            "I2": [ 205 ],
            "I3": [ 213 ],
            "O": [ 224 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 226 ],
            "I2": [ 227 ],
            "I3": [ 228 ],
            "O": [ 205 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 229 ],
            "I1": [ 230 ],
            "I2": [ 231 ],
            "I3": [ 232 ],
            "O": [ 204 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 188 ],
            "I1": [ 190 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 226 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 187 ],
            "I1": [ 189 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 225 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 233 ],
            "I2": [ 234 ],
            "I3": [ 235 ],
            "O": [ 228 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 184 ],
            "I1": [ 186 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 233 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 183 ],
            "I1": [ 185 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 234 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 236 ],
            "I2": [ 237 ],
            "I3": [ 238 ],
            "O": [ 223 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 239 ],
            "I2": [ 240 ],
            "I3": [ 241 ],
            "O": [ 222 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 174 ],
            "I1": [ 176 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 239 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 175 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 240 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 242 ],
            "I2": [ 243 ],
            "I3": [ 244 ],
            "O": [ 221 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 192 ],
            "I1": [ 194 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 242 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 193 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 243 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 163 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 236 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 164 ],
            "I1": [ 162 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 237 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 197 ],
            "I1": [ 195 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 218 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 245 ],
            "I1": [ 246 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 150 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 247 ],
            "I2": [ 248 ],
            "I3": [ 35 ],
            "O": [ 245 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 249 ],
            "I2": [ 250 ],
            "I3": [ 35 ],
            "O": [ 246 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 200 ],
            "E": [ 251 ],
            "Q": [ 247 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 200 ],
            "E": [ 252 ],
            "Q": [ 250 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 247 ],
            "I1": [ 250 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 230 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 200 ],
            "E": [ 253 ],
            "Q": [ 249 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 200 ],
            "E": [ 254 ],
            "Q": [ 248 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 248 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 229 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 255 ],
            "I2": [ 256 ],
            "I3": [ 257 ],
            "O": [ 232 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 159 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 255 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 156 ],
            "I1": [ 158 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 256 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 258 ],
            "I2": [ 259 ],
            "I3": [ 260 ],
            "O": [ 261 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 262 ],
            "I1": [ 263 ],
            "I2": [ 264 ],
            "I3": [ 16 ],
            "O": [ 259 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 265 ],
            "I1": [ 266 ],
            "I2": [ 30 ],
            "I3": [ 267 ],
            "O": [ 258 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 268 ],
            "I1": [ 269 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 266 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 270 ],
            "I1": [ 271 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 265 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 273 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 267 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 274 ],
            "I2": [ 275 ],
            "I3": [ 35 ],
            "O": [ 272 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 277 ],
            "I3": [ 35 ],
            "O": [ 273 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 278 ],
            "I1": [ 46 ],
            "I2": [ 279 ],
            "I3": [ 280 ],
            "O": [ 260 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 282 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 279 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 283 ],
            "I1": [ 284 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 278 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 286 ],
            "I3": [ 35 ],
            "O": [ 283 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 287 ],
            "I2": [ 288 ],
            "I3": [ 35 ],
            "O": [ 284 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 289 ],
            "I1": [ 46 ],
            "I2": [ 290 ],
            "I3": [ 58 ],
            "O": [ 280 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 291 ],
            "I1": [ 292 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 290 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 293 ],
            "I1": [ 294 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 289 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 295 ],
            "I2": [ 296 ],
            "I3": [ 35 ],
            "O": [ 293 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 297 ],
            "I2": [ 298 ],
            "I3": [ 35 ],
            "O": [ 294 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 299 ],
            "I2": [ 300 ],
            "I3": [ 35 ],
            "O": [ 291 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 301 ],
            "I2": [ 302 ],
            "I3": [ 35 ],
            "O": [ 292 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 303 ],
            "I2": [ 304 ],
            "I3": [ 35 ],
            "O": [ 281 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 305 ],
            "I2": [ 306 ],
            "I3": [ 35 ],
            "O": [ 282 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 308 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 264 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 309 ],
            "I1": [ 310 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 263 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 312 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 262 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 313 ],
            "I2": [ 314 ],
            "I3": [ 35 ],
            "O": [ 311 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 315 ],
            "I2": [ 316 ],
            "I3": [ 35 ],
            "O": [ 312 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 317 ],
            "E": [ 251 ],
            "Q": [ 313 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 317 ],
            "E": [ 252 ],
            "Q": [ 316 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 316 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 318 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 317 ],
            "E": [ 253 ],
            "Q": [ 315 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 317 ],
            "E": [ 254 ],
            "Q": [ 314 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 315 ],
            "I1": [ 314 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 319 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 318 ],
            "I2": [ 319 ],
            "I3": [ 231 ],
            "O": [ 320 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 300 ],
            "I1": [ 302 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 321 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 299 ],
            "I1": [ 301 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 322 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 317 ],
            "E": [ 201 ],
            "Q": [ 308 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 317 ],
            "O": [ 323 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 324 ],
            "I1": [ 325 ],
            "I2": [ 326 ],
            "I3": [ 327 ],
            "O": [ 317 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 211 ],
            "I1": [ 212 ],
            "I2": [ 328 ],
            "I3": [ 214 ],
            "O": [ 327 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 310 ],
            "I1": [ 308 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 329 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 329 ],
            "I2": [ 330 ],
            "I3": [ 219 ],
            "O": [ 331 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 331 ],
            "I1": [ 332 ],
            "I2": [ 333 ],
            "I3": [ 334 ],
            "O": [ 326 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 324 ],
            "I1": [ 325 ],
            "I2": [ 326 ],
            "I3": [ 328 ],
            "O": [ 335 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 336 ],
            "I1": [ 337 ],
            "I2": [ 335 ],
            "I3": [ 224 ],
            "O": [ 338 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 340 ],
            "I2": [ 341 ],
            "I3": [ 342 ],
            "O": [ 336 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 322 ],
            "I1": [ 321 ],
            "I2": [ 227 ],
            "I3": [ 320 ],
            "O": [ 325 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 343 ],
            "I1": [ 344 ],
            "I2": [ 244 ],
            "I3": [ 345 ],
            "O": [ 324 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 303 ],
            "I1": [ 306 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 344 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 304 ],
            "I1": [ 305 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 343 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 346 ],
            "I2": [ 347 ],
            "I3": [ 241 ],
            "O": [ 345 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 285 ],
            "I1": [ 288 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 346 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 286 ],
            "I1": [ 287 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 347 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 348 ],
            "I2": [ 349 ],
            "I3": [ 235 ],
            "O": [ 334 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 350 ],
            "I2": [ 351 ],
            "I3": [ 238 ],
            "O": [ 333 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 277 ],
            "I1": [ 275 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 350 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 276 ],
            "I1": [ 274 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 351 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 352 ],
            "I2": [ 353 ],
            "I3": [ 257 ],
            "O": [ 332 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 269 ],
            "I1": [ 271 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 352 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 268 ],
            "I1": [ 270 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 353 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 296 ],
            "I1": [ 298 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 348 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 297 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 349 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 354 ],
            "I1": [ 355 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 356 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 357 ],
            "I2": [ 358 ],
            "I3": [ 359 ],
            "O": [ 235 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 361 ],
            "I3": [ 216 ],
            "O": [ 362 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 309 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 330 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 363 ],
            "I2": [ 364 ],
            "I3": [ 365 ],
            "O": [ 366 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 368 ],
            "I2": [ 369 ],
            "I3": [ 11 ],
            "O": [ 364 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 370 ],
            "I1": [ 371 ],
            "I2": [ 30 ],
            "I3": [ 372 ],
            "O": [ 363 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 374 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 371 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 375 ],
            "I1": [ 376 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 370 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 378 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 372 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 379 ],
            "I2": [ 380 ],
            "I3": [ 35 ],
            "O": [ 377 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 381 ],
            "I2": [ 382 ],
            "I3": [ 35 ],
            "O": [ 378 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 383 ],
            "E": [ 201 ],
            "Q": [ 380 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 381 ],
            "I1": [ 380 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 384 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 385 ],
            "I2": [ 384 ],
            "I3": [ 219 ],
            "O": [ 386 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 387 ],
            "I1": [ 388 ],
            "I2": [ 389 ],
            "I3": [ 386 ],
            "O": [ 390 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 390 ],
            "I2": [ 391 ],
            "I3": [ 392 ],
            "O": [ 337 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 393 ],
            "I1": [ 394 ],
            "I2": [ 395 ],
            "I3": [ 396 ],
            "O": [ 391 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 397 ],
            "I2": [ 398 ],
            "I3": [ 227 ],
            "O": [ 396 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 399 ],
            "I2": [ 400 ],
            "I3": [ 235 ],
            "O": [ 395 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 401 ],
            "I1": [ 402 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 399 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 403 ],
            "I1": [ 404 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 400 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 405 ],
            "I2": [ 406 ],
            "I3": [ 241 ],
            "O": [ 394 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 407 ],
            "I1": [ 408 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 405 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 409 ],
            "I1": [ 410 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 406 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 411 ],
            "I2": [ 412 ],
            "I3": [ 238 ],
            "O": [ 393 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 413 ],
            "I1": [ 414 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 411 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 416 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 412 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 417 ],
            "I1": [ 418 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 397 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 419 ],
            "I1": [ 420 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 398 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 421 ],
            "I2": [ 422 ],
            "I3": [ 231 ],
            "O": [ 389 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 424 ],
            "I3": [ 257 ],
            "O": [ 388 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 425 ],
            "I1": [ 426 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 423 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 427 ],
            "I1": [ 428 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 424 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 429 ],
            "I2": [ 430 ],
            "I3": [ 244 ],
            "O": [ 387 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 432 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 429 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 433 ],
            "I1": [ 434 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 430 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 376 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 421 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 375 ],
            "I1": [ 374 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 422 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 379 ],
            "I1": [ 382 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 385 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 383 ],
            "E": [ 251 ],
            "Q": [ 373 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 383 ],
            "E": [ 252 ],
            "Q": [ 376 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 383 ],
            "E": [ 253 ],
            "Q": [ 375 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 383 ],
            "E": [ 254 ],
            "Q": [ 374 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 383 ],
            "O": [ 435 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 391 ],
            "I2": [ 390 ],
            "I3": [ 436 ],
            "O": [ 383 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 211 ],
            "I1": [ 212 ],
            "I2": [ 392 ],
            "I3": [ 214 ],
            "O": [ 436 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 437 ],
            "I1": [ 438 ],
            "I2": [ 46 ],
            "I3": [ 439 ],
            "O": [ 365 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 440 ],
            "I1": [ 441 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 438 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 442 ],
            "I1": [ 443 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 437 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 403 ],
            "I2": [ 401 ],
            "I3": [ 35 ],
            "O": [ 442 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 404 ],
            "I2": [ 402 ],
            "I3": [ 35 ],
            "O": [ 443 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 444 ],
            "I2": [ 445 ],
            "I3": [ 58 ],
            "O": [ 439 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 446 ],
            "I1": [ 447 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 445 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 448 ],
            "I1": [ 449 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 444 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 409 ],
            "I2": [ 407 ],
            "I3": [ 35 ],
            "O": [ 448 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 410 ],
            "I2": [ 408 ],
            "I3": [ 35 ],
            "O": [ 449 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 434 ],
            "I2": [ 432 ],
            "I3": [ 35 ],
            "O": [ 446 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 433 ],
            "I2": [ 431 ],
            "I3": [ 35 ],
            "O": [ 447 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 420 ],
            "I2": [ 418 ],
            "I3": [ 35 ],
            "O": [ 440 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 417 ],
            "I2": [ 419 ],
            "I3": [ 35 ],
            "O": [ 441 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 413 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 369 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 414 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 368 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 450 ],
            "I1": [ 451 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 367 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 427 ],
            "I2": [ 425 ],
            "I3": [ 35 ],
            "O": [ 450 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 428 ],
            "I2": [ 426 ],
            "I3": [ 35 ],
            "O": [ 451 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 452 ],
            "I2": [ 453 ],
            "I3": [ 454 ],
            "O": [ 455 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "I2": [ 458 ],
            "I3": [ 16 ],
            "O": [ 453 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 459 ],
            "I1": [ 460 ],
            "I2": [ 30 ],
            "I3": [ 461 ],
            "O": [ 452 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 460 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ 465 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 459 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 466 ],
            "I1": [ 467 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 461 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 468 ],
            "I2": [ 469 ],
            "I3": [ 35 ],
            "O": [ 466 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 470 ],
            "I2": [ 471 ],
            "I3": [ 35 ],
            "O": [ 467 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 472 ],
            "I1": [ 46 ],
            "I2": [ 473 ],
            "I3": [ 474 ],
            "O": [ 454 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 475 ],
            "I1": [ 476 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 473 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 478 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 472 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 479 ],
            "I2": [ 480 ],
            "I3": [ 35 ],
            "O": [ 477 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 481 ],
            "I2": [ 482 ],
            "I3": [ 35 ],
            "O": [ 478 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 46 ],
            "I2": [ 484 ],
            "I3": [ 58 ],
            "O": [ 474 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 485 ],
            "I1": [ 486 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 484 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 487 ],
            "I1": [ 488 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 483 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 489 ],
            "I2": [ 490 ],
            "I3": [ 35 ],
            "O": [ 487 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 491 ],
            "I2": [ 492 ],
            "I3": [ 35 ],
            "O": [ 488 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 493 ],
            "I2": [ 494 ],
            "I3": [ 35 ],
            "O": [ 485 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 495 ],
            "I2": [ 496 ],
            "I3": [ 35 ],
            "O": [ 486 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 497 ],
            "I2": [ 498 ],
            "I3": [ 35 ],
            "O": [ 475 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 499 ],
            "I2": [ 500 ],
            "I3": [ 35 ],
            "O": [ 476 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 501 ],
            "I1": [ 502 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 458 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 503 ],
            "I1": [ 504 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 457 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 505 ],
            "E": [ 201 ],
            "Q": [ 504 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 505 ],
            "O": [ 506 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 340 ],
            "I2": [ 341 ],
            "I3": [ 507 ],
            "O": [ 505 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 241 ],
            "I1": [ 508 ],
            "I2": [ 509 ],
            "I3": [ 510 ],
            "O": [ 340 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 244 ],
            "I1": [ 511 ],
            "I2": [ 512 ],
            "I3": [ 513 ],
            "O": [ 339 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 514 ],
            "I2": [ 515 ],
            "I3": [ 238 ],
            "O": [ 512 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 516 ],
            "I1": [ 215 ],
            "I2": [ 517 ],
            "I3": [ 257 ],
            "O": [ 513 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 462 ],
            "I1": [ 464 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 517 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 463 ],
            "I2": [ 465 ],
            "I3": [ 216 ],
            "O": [ 516 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 497 ],
            "I1": [ 499 ],
            "I2": [ 215 ],
            "I3": [ 518 ],
            "O": [ 511 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 498 ],
            "I1": [ 500 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 518 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 471 ],
            "I1": [ 469 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 514 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 470 ],
            "I1": [ 468 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 515 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 357 ],
            "I2": [ 358 ],
            "I3": [ 359 ],
            "O": [ 241 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 519 ],
            "I1": [ 215 ],
            "I2": [ 520 ],
            "I3": [ 227 ],
            "O": [ 510 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 481 ],
            "I2": [ 215 ],
            "I3": [ 521 ],
            "O": [ 508 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 480 ],
            "I1": [ 482 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 521 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 211 ],
            "I1": [ 212 ],
            "I2": [ 342 ],
            "I3": [ 214 ],
            "O": [ 507 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 502 ],
            "I1": [ 504 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 522 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 522 ],
            "I2": [ 523 ],
            "I3": [ 219 ],
            "O": [ 509 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 526 ],
            "I3": [ 219 ],
            "O": [ 201 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 527 ],
            "I3": [ 219 ],
            "O": [ 528 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 529 ],
            "I3": [ 219 ],
            "O": [ 530 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 531 ],
            "I3": [ 219 ],
            "O": [ 532 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 503 ],
            "I1": [ 501 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 523 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 357 ],
            "O": [ 219 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 533 ],
            "I1": [ 534 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 456 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 535 ],
            "I2": [ 536 ],
            "I3": [ 35 ],
            "O": [ 533 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 538 ],
            "I3": [ 35 ],
            "O": [ 534 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 505 ],
            "E": [ 251 ],
            "Q": [ 535 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 505 ],
            "E": [ 252 ],
            "Q": [ 538 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 535 ],
            "I1": [ 538 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 539 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 505 ],
            "E": [ 253 ],
            "Q": [ 537 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 505 ],
            "E": [ 254 ],
            "Q": [ 536 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 537 ],
            "I1": [ 536 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 540 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 540 ],
            "I1": [ 539 ],
            "I2": [ 231 ],
            "I3": [ 541 ],
            "O": [ 341 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 542 ],
            "I2": [ 543 ],
            "I3": [ 235 ],
            "O": [ 541 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 492 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 542 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 489 ],
            "I1": [ 491 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 543 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 544 ],
            "I2": [ 545 ],
            "I3": [ 546 ],
            "O": [ 547 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 548 ],
            "I1": [ 549 ],
            "I2": [ 550 ],
            "I3": [ 11 ],
            "O": [ 545 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 551 ],
            "I1": [ 552 ],
            "I2": [ 30 ],
            "I3": [ 553 ],
            "O": [ 544 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 554 ],
            "I1": [ 555 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 552 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 556 ],
            "I1": [ 557 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 551 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 558 ],
            "I1": [ 559 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 553 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 560 ],
            "I2": [ 561 ],
            "I3": [ 35 ],
            "O": [ 558 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 562 ],
            "I2": [ 563 ],
            "I3": [ 35 ],
            "O": [ 559 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 564 ],
            "E": [ 251 ],
            "Q": [ 554 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 564 ],
            "E": [ 252 ],
            "Q": [ 557 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 554 ],
            "I1": [ 557 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 565 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 564 ],
            "E": [ 253 ],
            "Q": [ 556 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 564 ],
            "E": [ 254 ],
            "Q": [ 555 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 564 ],
            "O": [ 566 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 567 ],
            "I1": [ 568 ],
            "I2": [ 569 ],
            "I3": [ 570 ],
            "O": [ 564 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 571 ],
            "I1": [ 572 ],
            "I2": [ 241 ],
            "I3": [ 573 ],
            "O": [ 569 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 574 ],
            "I1": [ 575 ],
            "I2": [ 244 ],
            "I3": [ 576 ],
            "O": [ 568 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 577 ],
            "I1": [ 578 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 575 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 579 ],
            "I1": [ 580 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 574 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 581 ],
            "I2": [ 582 ],
            "I3": [ 257 ],
            "O": [ 576 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 583 ],
            "I1": [ 584 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 581 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 586 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 582 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 587 ],
            "I1": [ 588 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 572 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 589 ],
            "I1": [ 590 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 571 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 591 ],
            "I2": [ 592 ],
            "I3": [ 238 ],
            "O": [ 573 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 593 ],
            "I1": [ 594 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 591 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 595 ],
            "I1": [ 596 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 592 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ 213 ],
            "I2": [ 211 ],
            "I3": [ 212 ],
            "O": [ 570 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 556 ],
            "I1": [ 555 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 597 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 565 ],
            "I2": [ 597 ],
            "I3": [ 231 ],
            "O": [ 598 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 599 ],
            "I1": [ 600 ],
            "I2": [ 601 ],
            "I3": [ 598 ],
            "O": [ 567 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 602 ],
            "I2": [ 603 ],
            "I3": [ 227 ],
            "O": [ 601 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 604 ],
            "I2": [ 605 ],
            "I3": [ 219 ],
            "O": [ 600 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 563 ],
            "I1": [ 561 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 604 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 562 ],
            "I1": [ 560 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 605 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 606 ],
            "I2": [ 607 ],
            "I3": [ 235 ],
            "O": [ 599 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 608 ],
            "I1": [ 609 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 606 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 610 ],
            "I1": [ 611 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 607 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 612 ],
            "I1": [ 613 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 602 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 614 ],
            "I1": [ 615 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 603 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 616 ],
            "I1": [ 617 ],
            "I2": [ 46 ],
            "I3": [ 618 ],
            "O": [ 546 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 619 ],
            "I1": [ 620 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 617 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 621 ],
            "I1": [ 622 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 616 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 610 ],
            "I2": [ 608 ],
            "I3": [ 35 ],
            "O": [ 621 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 611 ],
            "I2": [ 609 ],
            "I3": [ 35 ],
            "O": [ 622 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 623 ],
            "I2": [ 624 ],
            "I3": [ 58 ],
            "O": [ 618 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 625 ],
            "I1": [ 626 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 624 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 627 ],
            "I1": [ 628 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 623 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 589 ],
            "I2": [ 587 ],
            "I3": [ 35 ],
            "O": [ 627 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 590 ],
            "I2": [ 588 ],
            "I3": [ 35 ],
            "O": [ 628 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 579 ],
            "I2": [ 577 ],
            "I3": [ 35 ],
            "O": [ 625 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 580 ],
            "I2": [ 578 ],
            "I3": [ 35 ],
            "O": [ 626 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 614 ],
            "I2": [ 612 ],
            "I3": [ 35 ],
            "O": [ 619 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 615 ],
            "I2": [ 613 ],
            "I3": [ 35 ],
            "O": [ 620 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 596 ],
            "I1": [ 594 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 550 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 595 ],
            "I1": [ 593 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 549 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 629 ],
            "I1": [ 630 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 548 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 585 ],
            "I2": [ 583 ],
            "I3": [ 35 ],
            "O": [ 629 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 586 ],
            "I2": [ 584 ],
            "I3": [ 35 ],
            "O": [ 630 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 631 ],
            "I2": [ 632 ],
            "I3": [ 633 ],
            "O": [ 634 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 635 ],
            "I1": [ 636 ],
            "I2": [ 637 ],
            "I3": [ 11 ],
            "O": [ 632 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 638 ],
            "I1": [ 639 ],
            "I2": [ 30 ],
            "I3": [ 640 ],
            "O": [ 631 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 641 ],
            "I1": [ 642 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 639 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 643 ],
            "I1": [ 644 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 638 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 645 ],
            "I1": [ 646 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 640 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 647 ],
            "I2": [ 648 ],
            "I3": [ 35 ],
            "O": [ 645 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 649 ],
            "I2": [ 650 ],
            "I3": [ 35 ],
            "O": [ 646 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 651 ],
            "E": [ 251 ],
            "Q": [ 641 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 651 ],
            "E": [ 253 ],
            "Q": [ 644 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 651 ],
            "E": [ 254 ],
            "Q": [ 642 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 651 ],
            "O": [ 652 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 653 ],
            "I1": [ 654 ],
            "I2": [ 214 ],
            "I3": [ 655 ],
            "O": [ 651 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 654 ],
            "I1": [ 653 ],
            "I2": [ 328 ],
            "I3": [ 212 ],
            "O": [ 656 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 657 ],
            "I1": [ 658 ],
            "I2": [ 659 ],
            "I3": [ 656 ],
            "O": [ 660 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 567 ],
            "I1": [ 568 ],
            "I2": [ 569 ],
            "I3": [ 213 ],
            "O": [ 658 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 661 ],
            "I1": [ 662 ],
            "I2": [ 663 ],
            "I3": [ 664 ],
            "O": [ 653 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 665 ],
            "I2": [ 666 ],
            "I3": [ 257 ],
            "O": [ 664 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 667 ],
            "I2": [ 668 ],
            "I3": [ 241 ],
            "O": [ 663 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 669 ],
            "I1": [ 670 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 667 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 671 ],
            "I1": [ 672 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 668 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 673 ],
            "I2": [ 674 ],
            "I3": [ 227 ],
            "O": [ 662 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 675 ],
            "I1": [ 676 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 673 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 677 ],
            "I1": [ 678 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 674 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 679 ],
            "I2": [ 680 ],
            "I3": [ 219 ],
            "O": [ 661 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 650 ],
            "I1": [ 648 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 679 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 649 ],
            "I1": [ 647 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 680 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 681 ],
            "I1": [ 682 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 665 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 683 ],
            "I1": [ 684 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 666 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 655 ],
            "I2": [ 214 ],
            "I3": [ 685 ],
            "O": [ 686 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 685 ],
            "I1": [ 687 ],
            "I2": [ 688 ],
            "I3": [ 689 ],
            "O": [ 690 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 691 ],
            "I1": [ 690 ],
            "I2": [ 692 ],
            "I3": [ 211 ],
            "O": [ 693 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 694 ],
            "I2": [ 695 ],
            "I3": [ 696 ],
            "O": [ 697 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 338 ],
            "I1": [ 698 ],
            "I2": [ 211 ],
            "I3": [ 212 ],
            "O": [ 699 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 700 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 703 ],
            "O": [ 696 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 704 ],
            "I1": [ 705 ],
            "I2": [ 706 ],
            "I3": [ 707 ],
            "O": [ 692 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 708 ],
            "I1": [ 709 ],
            "I2": [ 392 ],
            "I3": [ 212 ],
            "O": [ 707 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 710 ],
            "I1": [ 711 ],
            "I2": [ 712 ],
            "I3": [ 213 ],
            "O": [ 706 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 710 ],
            "I1": [ 711 ],
            "I2": [ 712 ],
            "I3": [ 713 ],
            "O": [ 714 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ 214 ],
            "I2": [ 211 ],
            "I3": [ 213 ],
            "O": [ 713 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 715 ],
            "I1": [ 716 ],
            "I2": [ 238 ],
            "I3": [ 717 ],
            "O": [ 712 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 719 ],
            "I2": [ 219 ],
            "I3": [ 720 ],
            "O": [ 711 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 722 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 719 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 723 ],
            "I1": [ 724 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 718 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 725 ],
            "I2": [ 726 ],
            "I3": [ 227 ],
            "O": [ 720 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 727 ],
            "I1": [ 728 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 725 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 729 ],
            "I1": [ 730 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 726 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 731 ],
            "I1": [ 732 ],
            "I2": [ 733 ],
            "I3": [ 734 ],
            "O": [ 710 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 735 ],
            "I2": [ 736 ],
            "I3": [ 235 ],
            "O": [ 734 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 737 ],
            "I2": [ 738 ],
            "I3": [ 257 ],
            "O": [ 733 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 739 ],
            "I1": [ 740 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 737 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 741 ],
            "I1": [ 742 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 738 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 743 ],
            "I2": [ 744 ],
            "I3": [ 244 ],
            "O": [ 732 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 745 ],
            "I1": [ 746 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 743 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 747 ],
            "I1": [ 748 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 744 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 749 ],
            "I2": [ 750 ],
            "I3": [ 241 ],
            "O": [ 731 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 751 ],
            "I1": [ 752 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 749 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 754 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 750 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 755 ],
            "I1": [ 756 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 735 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 757 ],
            "I1": [ 758 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 736 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 759 ],
            "I1": [ 760 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 716 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 761 ],
            "I1": [ 762 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 715 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 763 ],
            "I2": [ 764 ],
            "I3": [ 231 ],
            "O": [ 717 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 765 ],
            "I1": [ 766 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 763 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 767 ],
            "I1": [ 768 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 764 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 770 ],
            "I2": [ 771 ],
            "I3": [ 328 ],
            "O": [ 705 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 770 ],
            "I2": [ 771 ],
            "I3": [ 772 ],
            "O": [ 773 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ 214 ],
            "I2": [ 211 ],
            "I3": [ 328 ],
            "O": [ 772 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 774 ],
            "I2": [ 775 ],
            "I3": [ 776 ],
            "O": [ 771 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 241 ],
            "I1": [ 777 ],
            "I2": [ 778 ],
            "I3": [ 779 ],
            "O": [ 770 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 215 ],
            "I2": [ 781 ],
            "I3": [ 257 ],
            "O": [ 779 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 782 ],
            "I1": [ 783 ],
            "I2": [ 215 ],
            "I3": [ 784 ],
            "O": [ 777 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 785 ],
            "I1": [ 786 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 784 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 787 ],
            "I2": [ 788 ],
            "I3": [ 227 ],
            "O": [ 778 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 789 ],
            "I1": [ 790 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 787 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 792 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 788 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 793 ],
            "I2": [ 794 ],
            "I3": [ 216 ],
            "O": [ 780 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 795 ],
            "I1": [ 796 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 781 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 797 ],
            "I1": [ 798 ],
            "I2": [ 235 ],
            "I3": [ 799 ],
            "O": [ 769 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 800 ],
            "I1": [ 801 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 798 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 802 ],
            "I1": [ 803 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 797 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 804 ],
            "I2": [ 805 ],
            "I3": [ 238 ],
            "O": [ 799 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 806 ],
            "I1": [ 807 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 804 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 808 ],
            "I1": [ 809 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 805 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 810 ],
            "I1": [ 215 ],
            "I2": [ 811 ],
            "I3": [ 244 ],
            "O": [ 776 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 812 ],
            "I1": [ 813 ],
            "I2": [ 215 ],
            "I3": [ 814 ],
            "O": [ 774 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 815 ],
            "I1": [ 816 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 814 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 817 ],
            "I2": [ 818 ],
            "I3": [ 231 ],
            "O": [ 775 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 819 ],
            "I1": [ 820 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 817 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 821 ],
            "I1": [ 822 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 818 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 823 ],
            "I2": [ 824 ],
            "I3": [ 216 ],
            "O": [ 810 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 825 ],
            "I1": [ 826 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 811 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 827 ],
            "I1": [ 828 ],
            "I2": [ 829 ],
            "I3": [ 342 ],
            "O": [ 704 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 827 ],
            "I1": [ 828 ],
            "I2": [ 829 ],
            "I3": [ 830 ],
            "O": [ 831 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ 214 ],
            "I2": [ 211 ],
            "I3": [ 342 ],
            "O": [ 830 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 832 ],
            "I1": [ 833 ],
            "I2": [ 231 ],
            "I3": [ 834 ],
            "O": [ 827 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 835 ],
            "I2": [ 836 ],
            "I3": [ 837 ],
            "O": [ 829 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 838 ],
            "I2": [ 839 ],
            "I3": [ 227 ],
            "O": [ 837 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 840 ],
            "I2": [ 841 ],
            "I3": [ 235 ],
            "O": [ 836 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 127 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 840 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 126 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 841 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 138 ],
            "I1": [ 139 ],
            "I2": [ 216 ],
            "I3": [ 842 ],
            "O": [ 835 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 137 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 842 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 128 ],
            "I1": [ 131 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 838 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 129 ],
            "I1": [ 130 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 839 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 843 ],
            "I2": [ 844 ],
            "I3": [ 845 ],
            "O": [ 828 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 846 ],
            "I2": [ 847 ],
            "I3": [ 238 ],
            "O": [ 845 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 848 ],
            "I2": [ 849 ],
            "I3": [ 244 ],
            "O": [ 844 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 132 ],
            "I1": [ 135 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 848 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 134 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 849 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 97 ],
            "I1": [ 98 ],
            "I2": [ 216 ],
            "I3": [ 850 ],
            "O": [ 843 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 850 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 104 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 846 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ 103 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 847 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 142 ],
            "I1": [ 145 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 833 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 143 ],
            "I1": [ 144 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 832 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 851 ],
            "I2": [ 852 ],
            "I3": [ 241 ],
            "O": [ 834 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 114 ],
            "I1": [ 117 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 851 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 852 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 709 ],
            "I2": [ 708 ],
            "I3": [ 853 ],
            "O": [ 854 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ 214 ],
            "I2": [ 211 ],
            "I3": [ 392 ],
            "O": [ 853 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 855 ],
            "I1": [ 856 ],
            "I2": [ 857 ],
            "I3": [ 858 ],
            "O": [ 708 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 859 ],
            "I1": [ 860 ],
            "I2": [ 861 ],
            "I3": [ 862 ],
            "O": [ 709 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 863 ],
            "I2": [ 864 ],
            "I3": [ 231 ],
            "O": [ 862 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 865 ],
            "I2": [ 866 ],
            "I3": [ 219 ],
            "O": [ 861 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 41 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 865 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 40 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 866 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 867 ],
            "I2": [ 868 ],
            "I3": [ 238 ],
            "O": [ 860 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 79 ],
            "I1": [ 76 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 867 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 75 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 868 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 869 ],
            "I2": [ 870 ],
            "I3": [ 257 ],
            "O": [ 859 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 84 ],
            "I1": [ 86 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 869 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 83 ],
            "I1": [ 85 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 870 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 37 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 863 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 36 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 864 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 871 ],
            "I2": [ 872 ],
            "I3": [ 227 ],
            "O": [ 856 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 873 ],
            "I2": [ 874 ],
            "I3": [ 235 ],
            "O": [ 855 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 55 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 873 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 54 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 874 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 875 ],
            "I2": [ 876 ],
            "I3": [ 244 ],
            "O": [ 858 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 68 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 875 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 67 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 876 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 877 ],
            "I2": [ 878 ],
            "I3": [ 241 ],
            "O": [ 857 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 66 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 877 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 65 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 878 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 71 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 872 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 74 ],
            "I1": [ 72 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 871 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 879 ],
            "I2": [ 880 ],
            "I3": [ 881 ],
            "O": [ 687 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 882 ],
            "I1": [ 883 ],
            "I2": [ 884 ],
            "I3": [ 885 ],
            "O": [ 685 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 886 ],
            "I2": [ 887 ],
            "I3": [ 888 ],
            "O": [ 884 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 889 ],
            "I2": [ 890 ],
            "I3": [ 238 ],
            "O": [ 882 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 891 ],
            "I1": [ 892 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 889 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 893 ],
            "I1": [ 894 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 890 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 895 ],
            "I1": [ 896 ],
            "I2": [ 244 ],
            "I3": [ 897 ],
            "O": [ 883 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 898 ],
            "I1": [ 899 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 896 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 900 ],
            "I1": [ 901 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 895 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 902 ],
            "I2": [ 903 ],
            "I3": [ 227 ],
            "O": [ 897 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 904 ],
            "I1": [ 905 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 902 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 906 ],
            "I1": [ 907 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 903 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 908 ],
            "I1": [ 909 ],
            "I2": [ 241 ],
            "I3": [ 910 ],
            "O": [ 885 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 911 ],
            "I1": [ 912 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 909 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 913 ],
            "I1": [ 914 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 908 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 915 ],
            "I2": [ 916 ],
            "I3": [ 257 ],
            "O": [ 910 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 917 ],
            "I1": [ 918 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 915 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 919 ],
            "I1": [ 920 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 916 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 921 ],
            "I1": [ 215 ],
            "I2": [ 922 ],
            "I3": [ 235 ],
            "O": [ 888 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 923 ],
            "I1": [ 924 ],
            "I2": [ 215 ],
            "I3": [ 925 ],
            "O": [ 886 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 926 ],
            "I1": [ 927 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 925 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 928 ],
            "I2": [ 929 ],
            "I3": [ 231 ],
            "O": [ 887 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 930 ],
            "I1": [ 931 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 928 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 932 ],
            "I1": [ 933 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 929 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 934 ],
            "I2": [ 935 ],
            "I3": [ 216 ],
            "O": [ 921 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 936 ],
            "I1": [ 937 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 922 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 231 ],
            "I1": [ 938 ],
            "I2": [ 939 ],
            "I3": [ 940 ],
            "O": [ 880 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 941 ],
            "I1": [ 942 ],
            "I2": [ 216 ],
            "I3": [ 943 ],
            "O": [ 879 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 944 ],
            "I1": [ 945 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 943 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 946 ],
            "I1": [ 947 ],
            "I2": [ 948 ],
            "I3": [ 949 ],
            "O": [ 881 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 950 ],
            "I2": [ 951 ],
            "I3": [ 257 ],
            "O": [ 949 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 952 ],
            "I2": [ 953 ],
            "I3": [ 235 ],
            "O": [ 948 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 954 ],
            "I1": [ 955 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 952 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 956 ],
            "I1": [ 957 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 953 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 958 ],
            "I2": [ 959 ],
            "I3": [ 241 ],
            "O": [ 947 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 960 ],
            "I1": [ 961 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 958 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 962 ],
            "I1": [ 963 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 959 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 964 ],
            "I2": [ 965 ],
            "I3": [ 227 ],
            "O": [ 946 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 967 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 964 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 968 ],
            "I1": [ 969 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 965 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 970 ],
            "I1": [ 971 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 950 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 972 ],
            "I1": [ 973 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 951 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 974 ],
            "I1": [ 975 ],
            "I2": [ 216 ],
            "I3": [ 976 ],
            "O": [ 938 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 977 ],
            "I2": [ 978 ],
            "I3": [ 244 ],
            "O": [ 940 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 979 ],
            "I1": [ 980 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 977 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 981 ],
            "I1": [ 982 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 978 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 983 ],
            "I2": [ 984 ],
            "I3": [ 238 ],
            "O": [ 939 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 985 ],
            "I1": [ 986 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 983 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 987 ],
            "I1": [ 988 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 984 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 989 ],
            "I1": [ 990 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 976 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 328 ],
            "I2": [ 211 ],
            "I3": [ 212 ],
            "O": [ 655 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 643 ],
            "I1": [ 642 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 991 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 992 ],
            "I2": [ 991 ],
            "I3": [ 231 ],
            "O": [ 993 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 994 ],
            "I1": [ 995 ],
            "I2": [ 996 ],
            "I3": [ 993 ],
            "O": [ 654 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 997 ],
            "I2": [ 998 ],
            "I3": [ 238 ],
            "O": [ 996 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 999 ],
            "I2": [ 1000 ],
            "I3": [ 235 ],
            "O": [ 995 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1001 ],
            "I1": [ 1002 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 999 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1003 ],
            "I1": [ 1004 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1000 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1005 ],
            "I2": [ 1006 ],
            "I3": [ 244 ],
            "O": [ 994 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ 1008 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1005 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1009 ],
            "I1": [ 1010 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1006 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1011 ],
            "I1": [ 1012 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 997 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1013 ],
            "I1": [ 1014 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 998 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 641 ],
            "I1": [ 644 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 992 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1015 ],
            "I1": [ 1016 ],
            "I2": [ 46 ],
            "I3": [ 1017 ],
            "O": [ 633 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ 1019 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1016 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1020 ],
            "I1": [ 1021 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1015 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1003 ],
            "I2": [ 1001 ],
            "I3": [ 35 ],
            "O": [ 1020 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1004 ],
            "I2": [ 1002 ],
            "I3": [ 35 ],
            "O": [ 1021 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 1022 ],
            "I2": [ 1023 ],
            "I3": [ 58 ],
            "O": [ 1017 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1024 ],
            "I1": [ 1025 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1023 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1026 ],
            "I1": [ 1027 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1022 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 671 ],
            "I2": [ 669 ],
            "I3": [ 35 ],
            "O": [ 1026 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 672 ],
            "I2": [ 670 ],
            "I3": [ 35 ],
            "O": [ 1027 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1010 ],
            "I2": [ 1008 ],
            "I3": [ 35 ],
            "O": [ 1024 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1009 ],
            "I2": [ 1007 ],
            "I3": [ 35 ],
            "O": [ 1025 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 678 ],
            "I2": [ 676 ],
            "I3": [ 35 ],
            "O": [ 1018 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 677 ],
            "I2": [ 675 ],
            "I3": [ 35 ],
            "O": [ 1019 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1014 ],
            "I1": [ 1012 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 637 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1013 ],
            "I1": [ 1011 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 636 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1028 ],
            "I1": [ 1029 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 635 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 683 ],
            "I2": [ 681 ],
            "I3": [ 35 ],
            "O": [ 1028 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 684 ],
            "I2": [ 682 ],
            "I3": [ 35 ],
            "O": [ 1029 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 1030 ],
            "I2": [ 1031 ],
            "I3": [ 1032 ],
            "O": [ 1033 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1034 ],
            "I1": [ 1035 ],
            "I2": [ 1036 ],
            "I3": [ 11 ],
            "O": [ 1031 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1037 ],
            "I1": [ 1038 ],
            "I2": [ 30 ],
            "I3": [ 1039 ],
            "O": [ 1030 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1040 ],
            "I1": [ 1041 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 1038 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1042 ],
            "I1": [ 1043 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 1037 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1044 ],
            "I1": [ 1045 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1039 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1046 ],
            "I2": [ 1047 ],
            "I3": [ 35 ],
            "O": [ 1044 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1048 ],
            "I2": [ 1049 ],
            "I3": [ 35 ],
            "O": [ 1045 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1050 ],
            "E": [ 201 ],
            "Q": [ 1049 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1050 ],
            "O": [ 1051 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1052 ],
            "I1": [ 1053 ],
            "I2": [ 214 ],
            "I3": [ 1054 ],
            "O": [ 1050 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1053 ],
            "I2": [ 1052 ],
            "I3": [ 392 ],
            "O": [ 657 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1055 ],
            "I1": [ 1056 ],
            "I2": [ 1057 ],
            "I3": [ 1058 ],
            "O": [ 1052 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1059 ],
            "I2": [ 1060 ],
            "I3": [ 235 ],
            "O": [ 1058 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1061 ],
            "I2": [ 1062 ],
            "I3": [ 238 ],
            "O": [ 1057 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1063 ],
            "I1": [ 1064 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1061 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1065 ],
            "I1": [ 1066 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1062 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1067 ],
            "I2": [ 1068 ],
            "I3": [ 227 ],
            "O": [ 1056 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1069 ],
            "I1": [ 1070 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1067 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 1072 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1068 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1073 ],
            "I2": [ 1074 ],
            "I3": [ 241 ],
            "O": [ 1055 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1075 ],
            "I1": [ 1076 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1073 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1077 ],
            "I1": [ 1078 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1074 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1079 ],
            "I1": [ 1080 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1059 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1081 ],
            "I1": [ 1082 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1060 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1054 ],
            "I2": [ 214 ],
            "I3": [ 1083 ],
            "O": [ 1084 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 392 ],
            "I1": [ 1083 ],
            "I2": [ 1085 ],
            "I3": [ 212 ],
            "O": [ 691 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1086 ],
            "I2": [ 1087 ],
            "I3": [ 213 ],
            "O": [ 1085 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1088 ],
            "I2": [ 1089 ],
            "I3": [ 1090 ],
            "O": [ 1083 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1091 ],
            "I1": [ 1092 ],
            "I2": [ 1093 ],
            "I3": [ 1094 ],
            "O": [ 1090 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1095 ],
            "I1": [ 1096 ],
            "I2": [ 227 ],
            "I3": [ 1097 ],
            "O": [ 1089 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1099 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1096 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1100 ],
            "I1": [ 1101 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1095 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1102 ],
            "I2": [ 1103 ],
            "I3": [ 231 ],
            "O": [ 1097 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1104 ],
            "I1": [ 1105 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1102 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1106 ],
            "I1": [ 1107 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1103 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1108 ],
            "I1": [ 1109 ],
            "I2": [ 241 ],
            "I3": [ 1110 ],
            "O": [ 1088 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1111 ],
            "I1": [ 1112 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1109 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1113 ],
            "I1": [ 1114 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1108 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1115 ],
            "I2": [ 1116 ],
            "I3": [ 257 ],
            "O": [ 1110 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1117 ],
            "I1": [ 1118 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1115 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1119 ],
            "I1": [ 1120 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1116 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1121 ],
            "I2": [ 1122 ],
            "I3": [ 244 ],
            "O": [ 1094 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1123 ],
            "I2": [ 1124 ],
            "I3": [ 235 ],
            "O": [ 1093 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1125 ],
            "I1": [ 1126 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1123 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1127 ],
            "I1": [ 1128 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1124 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1129 ],
            "I2": [ 1130 ],
            "I3": [ 219 ],
            "O": [ 1092 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1131 ],
            "I1": [ 1132 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1129 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1133 ],
            "I1": [ 1134 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1130 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1135 ],
            "I2": [ 1136 ],
            "I3": [ 238 ],
            "O": [ 1091 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1137 ],
            "I1": [ 1138 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1135 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1139 ],
            "I1": [ 1140 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1136 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1141 ],
            "I1": [ 1142 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1121 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1143 ],
            "I1": [ 1144 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1122 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1087 ],
            "I2": [ 1086 ],
            "I3": [ 1145 ],
            "O": [ 1146 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 213 ],
            "I1": [ 214 ],
            "I2": [ 211 ],
            "I3": [ 212 ],
            "O": [ 1145 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1147 ],
            "I1": [ 1148 ],
            "I2": [ 1149 ],
            "I3": [ 1150 ],
            "O": [ 1086 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1151 ],
            "I1": [ 1152 ],
            "I2": [ 1153 ],
            "I3": [ 1154 ],
            "O": [ 1087 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1155 ],
            "I2": [ 1156 ],
            "I3": [ 231 ],
            "O": [ 1154 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1157 ],
            "I2": [ 1158 ],
            "I3": [ 257 ],
            "O": [ 1153 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1159 ],
            "I1": [ 1160 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1157 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1161 ],
            "I1": [ 1162 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1158 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1163 ],
            "I2": [ 1164 ],
            "I3": [ 235 ],
            "O": [ 1152 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1165 ],
            "I1": [ 1166 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1163 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1167 ],
            "I1": [ 1168 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1164 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1169 ],
            "I2": [ 1170 ],
            "I3": [ 219 ],
            "O": [ 1151 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1171 ],
            "I1": [ 1172 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1169 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1173 ],
            "I1": [ 1174 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1170 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1175 ],
            "I1": [ 1176 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1155 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1177 ],
            "I1": [ 1178 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1156 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1179 ],
            "I2": [ 1180 ],
            "I3": [ 238 ],
            "O": [ 1150 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1181 ],
            "I2": [ 1182 ],
            "I3": [ 241 ],
            "O": [ 1149 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1183 ],
            "I1": [ 1184 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1181 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1185 ],
            "I1": [ 1186 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1182 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1187 ],
            "I2": [ 1188 ],
            "I3": [ 244 ],
            "O": [ 1148 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1189 ],
            "I1": [ 1190 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1187 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1191 ],
            "I1": [ 1192 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1188 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1193 ],
            "I2": [ 1194 ],
            "I3": [ 227 ],
            "O": [ 1147 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1196 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1193 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1198 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1194 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1199 ],
            "I1": [ 1200 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1179 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1201 ],
            "I1": [ 1202 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1180 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 392 ],
            "I2": [ 211 ],
            "I3": [ 212 ],
            "O": [ 1054 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1046 ],
            "I1": [ 1049 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1203 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1203 ],
            "I3": [ 219 ],
            "O": [ 1205 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1206 ],
            "I1": [ 1207 ],
            "I2": [ 1208 ],
            "I3": [ 1205 ],
            "O": [ 1053 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1209 ],
            "I2": [ 1210 ],
            "I3": [ 257 ],
            "O": [ 1208 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1211 ],
            "I2": [ 1212 ],
            "I3": [ 231 ],
            "O": [ 1207 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1041 ],
            "I1": [ 1043 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1211 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1040 ],
            "I1": [ 1042 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1212 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1213 ],
            "I2": [ 1214 ],
            "I3": [ 244 ],
            "O": [ 1206 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1215 ],
            "I1": [ 1216 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1213 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1217 ],
            "I1": [ 1218 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1214 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1219 ],
            "I1": [ 1220 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1209 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1221 ],
            "I1": [ 1222 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1210 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1048 ],
            "I1": [ 1047 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1204 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1050 ],
            "E": [ 251 ],
            "Q": [ 1041 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1050 ],
            "E": [ 253 ],
            "Q": [ 1043 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1223 ],
            "I1": [ 1224 ],
            "I2": [ 46 ],
            "I3": [ 1225 ],
            "O": [ 1032 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1226 ],
            "I1": [ 1227 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1224 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1228 ],
            "I1": [ 1229 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1223 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1079 ],
            "I2": [ 1081 ],
            "I3": [ 35 ],
            "O": [ 1228 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1082 ],
            "I2": [ 1080 ],
            "I3": [ 35 ],
            "O": [ 1229 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 1230 ],
            "I2": [ 1231 ],
            "I3": [ 58 ],
            "O": [ 1225 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1232 ],
            "I1": [ 1233 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1231 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1234 ],
            "I1": [ 1235 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1230 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1077 ],
            "I2": [ 1075 ],
            "I3": [ 35 ],
            "O": [ 1234 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1078 ],
            "I2": [ 1076 ],
            "I3": [ 35 ],
            "O": [ 1235 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1217 ],
            "I2": [ 1215 ],
            "I3": [ 35 ],
            "O": [ 1232 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1218 ],
            "I2": [ 1216 ],
            "I3": [ 35 ],
            "O": [ 1233 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1072 ],
            "I2": [ 1070 ],
            "I3": [ 35 ],
            "O": [ 1226 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1071 ],
            "I2": [ 1069 ],
            "I3": [ 35 ],
            "O": [ 1227 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1066 ],
            "I1": [ 1064 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 1036 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1065 ],
            "I1": [ 1063 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 1035 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1236 ],
            "I1": [ 1237 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1034 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1221 ],
            "I2": [ 1219 ],
            "I3": [ 35 ],
            "O": [ 1236 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1222 ],
            "I2": [ 1220 ],
            "I3": [ 35 ],
            "O": [ 1237 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 1238 ],
            "I2": [ 1239 ],
            "I3": [ 1240 ],
            "O": [ 1241 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1242 ],
            "I1": [ 1243 ],
            "I2": [ 1244 ],
            "I3": [ 11 ],
            "O": [ 1239 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1245 ],
            "I1": [ 1246 ],
            "I2": [ 30 ],
            "I3": [ 1247 ],
            "O": [ 1238 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 1249 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 1246 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1250 ],
            "I1": [ 1251 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 1245 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1252 ],
            "I1": [ 1253 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1247 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1254 ],
            "I2": [ 1255 ],
            "I3": [ 35 ],
            "O": [ 1252 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1256 ],
            "I2": [ 1257 ],
            "I3": [ 35 ],
            "O": [ 1253 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1258 ],
            "E": [ 201 ],
            "Q": [ 1255 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1258 ],
            "O": [ 1259 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 214 ],
            "I2": [ 1260 ],
            "I3": [ 1261 ],
            "O": [ 1258 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1260 ],
            "I2": [ 214 ],
            "I3": [ 687 ],
            "O": [ 1262 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 342 ],
            "I2": [ 211 ],
            "I3": [ 212 ],
            "O": [ 1260 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1263 ],
            "I2": [ 1264 ],
            "I3": [ 1265 ],
            "O": [ 1261 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1257 ],
            "I1": [ 1255 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1266 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1266 ],
            "I2": [ 1267 ],
            "I3": [ 219 ],
            "O": [ 1268 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1269 ],
            "I1": [ 1270 ],
            "I2": [ 1268 ],
            "I3": [ 1271 ],
            "O": [ 1265 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1263 ],
            "I1": [ 1264 ],
            "I2": [ 1265 ],
            "I3": [ 342 ],
            "O": [ 659 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1272 ],
            "I1": [ 1273 ],
            "I2": [ 227 ],
            "I3": [ 1274 ],
            "O": [ 1264 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1275 ],
            "I1": [ 1276 ],
            "I2": [ 244 ],
            "I3": [ 1277 ],
            "O": [ 1263 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1278 ],
            "I1": [ 1279 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1276 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1280 ],
            "I1": [ 1281 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1275 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1282 ],
            "I2": [ 1283 ],
            "I3": [ 241 ],
            "O": [ 1277 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1284 ],
            "I1": [ 1285 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1282 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1286 ],
            "I1": [ 1287 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1283 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1288 ],
            "I2": [ 1289 ],
            "I3": [ 257 ],
            "O": [ 1271 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1290 ],
            "I2": [ 1291 ],
            "I3": [ 238 ],
            "O": [ 1270 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1292 ],
            "I1": [ 1293 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1290 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1294 ],
            "I1": [ 1295 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1291 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1296 ],
            "I2": [ 1297 ],
            "I3": [ 235 ],
            "O": [ 1269 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1298 ],
            "I1": [ 1299 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1296 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1300 ],
            "I1": [ 1301 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1297 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1302 ],
            "I1": [ 1303 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1288 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1304 ],
            "I1": [ 1305 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1289 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 1256 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1267 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1258 ],
            "E": [ 251 ],
            "Q": [ 1249 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1258 ],
            "E": [ 252 ],
            "Q": [ 1251 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1249 ],
            "I1": [ 1251 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1306 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1306 ],
            "I2": [ 1307 ],
            "I3": [ 231 ],
            "O": [ 1274 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1308 ],
            "I1": [ 1309 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1273 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1310 ],
            "I1": [ 1311 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1272 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 1250 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1307 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1312 ],
            "I1": [ 1313 ],
            "I2": [ 46 ],
            "I3": [ 1314 ],
            "O": [ 1240 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1315 ],
            "I1": [ 1316 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1313 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1317 ],
            "I1": [ 1318 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1312 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1300 ],
            "I2": [ 1298 ],
            "I3": [ 35 ],
            "O": [ 1317 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 1299 ],
            "I3": [ 35 ],
            "O": [ 1318 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 1319 ],
            "I2": [ 1320 ],
            "I3": [ 58 ],
            "O": [ 1314 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1321 ],
            "I1": [ 1322 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1320 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1323 ],
            "I1": [ 1324 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1319 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1286 ],
            "I2": [ 1284 ],
            "I3": [ 35 ],
            "O": [ 1323 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1287 ],
            "I2": [ 1285 ],
            "I3": [ 35 ],
            "O": [ 1324 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1280 ],
            "I2": [ 1278 ],
            "I3": [ 35 ],
            "O": [ 1321 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1281 ],
            "I2": [ 1279 ],
            "I3": [ 35 ],
            "O": [ 1322 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1311 ],
            "I2": [ 1309 ],
            "I3": [ 35 ],
            "O": [ 1315 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1310 ],
            "I2": [ 1308 ],
            "I3": [ 35 ],
            "O": [ 1316 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1295 ],
            "I1": [ 1293 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 1244 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1294 ],
            "I1": [ 1292 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 1243 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1325 ],
            "I1": [ 1326 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1242 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1304 ],
            "I2": [ 1302 ],
            "I3": [ 35 ],
            "O": [ 1325 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1305 ],
            "I2": [ 1303 ],
            "I3": [ 35 ],
            "O": [ 1326 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1327 ],
            "I1": [ 1328 ],
            "I2": [ 1329 ],
            "I3": [ 11 ],
            "O": [ 18 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1330 ],
            "I1": [ 1331 ],
            "I2": [ 30 ],
            "I3": [ 1332 ],
            "O": [ 17 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 932 ],
            "I1": [ 930 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 1331 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 933 ],
            "I1": [ 931 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 1330 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1333 ],
            "I1": [ 1334 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1332 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 924 ],
            "I2": [ 927 ],
            "I3": [ 35 ],
            "O": [ 1333 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 923 ],
            "I2": [ 926 ],
            "I3": [ 35 ],
            "O": [ 1334 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1335 ],
            "I1": [ 1336 ],
            "I2": [ 46 ],
            "I3": [ 1337 ],
            "O": [ 19 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1339 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1336 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1340 ],
            "I1": [ 1341 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1335 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 936 ],
            "I2": [ 934 ],
            "I3": [ 35 ],
            "O": [ 1340 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 937 ],
            "I2": [ 935 ],
            "I3": [ 35 ],
            "O": [ 1341 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 1342 ],
            "I2": [ 1343 ],
            "I3": [ 58 ],
            "O": [ 1337 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1344 ],
            "I1": [ 1345 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1343 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1346 ],
            "I1": [ 1347 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1342 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 911 ],
            "I2": [ 913 ],
            "I3": [ 35 ],
            "O": [ 1346 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 914 ],
            "I2": [ 912 ],
            "I3": [ 35 ],
            "O": [ 1347 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 901 ],
            "I2": [ 899 ],
            "I3": [ 35 ],
            "O": [ 1344 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 900 ],
            "I2": [ 898 ],
            "I3": [ 35 ],
            "O": [ 1345 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 907 ],
            "I2": [ 905 ],
            "I3": [ 35 ],
            "O": [ 1338 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 906 ],
            "I2": [ 904 ],
            "I3": [ 35 ],
            "O": [ 1339 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 893 ],
            "I1": [ 891 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 1329 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 894 ],
            "I1": [ 892 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 1328 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1348 ],
            "I1": [ 1349 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1327 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 917 ],
            "I2": [ 919 ],
            "I3": [ 35 ],
            "O": [ 1348 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 920 ],
            "I2": [ 918 ],
            "I3": [ 35 ],
            "O": [ 1349 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 1350 ],
            "I2": [ 1351 ],
            "I3": [ 1352 ],
            "O": [ 1353 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 1354 ],
            "I2": [ 1355 ],
            "I3": [ 1356 ],
            "O": [ 1357 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1358 ],
            "I1": [ 1359 ],
            "I2": [ 1360 ],
            "I3": [ 16 ],
            "O": [ 1355 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1361 ],
            "I1": [ 1362 ],
            "I2": [ 30 ],
            "I3": [ 1363 ],
            "O": [ 1354 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1364 ],
            "I1": [ 1365 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 1362 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1366 ],
            "I1": [ 1367 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 1361 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1368 ],
            "I1": [ 1369 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1363 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1370 ],
            "I2": [ 1371 ],
            "I3": [ 35 ],
            "O": [ 1368 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1372 ],
            "I2": [ 1373 ],
            "I3": [ 35 ],
            "O": [ 1369 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1374 ],
            "I1": [ 46 ],
            "I2": [ 1375 ],
            "I3": [ 1376 ],
            "O": [ 1356 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1377 ],
            "I1": [ 1378 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1375 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1379 ],
            "I1": [ 1380 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1374 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1381 ],
            "I2": [ 1382 ],
            "I3": [ 35 ],
            "O": [ 1379 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1383 ],
            "I2": [ 1384 ],
            "I3": [ 35 ],
            "O": [ 1380 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1385 ],
            "I1": [ 46 ],
            "I2": [ 1386 ],
            "I3": [ 58 ],
            "O": [ 1376 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1387 ],
            "I1": [ 1388 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1386 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1389 ],
            "I1": [ 1390 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1385 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1391 ],
            "I2": [ 1392 ],
            "I3": [ 35 ],
            "O": [ 1389 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1393 ],
            "I2": [ 1394 ],
            "I3": [ 35 ],
            "O": [ 1390 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1395 ],
            "I2": [ 1396 ],
            "I3": [ 35 ],
            "O": [ 1387 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1397 ],
            "I2": [ 1398 ],
            "I3": [ 35 ],
            "O": [ 1388 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1399 ],
            "I2": [ 1400 ],
            "I3": [ 35 ],
            "O": [ 1377 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1401 ],
            "I2": [ 1402 ],
            "I3": [ 35 ],
            "O": [ 1378 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1403 ],
            "I1": [ 1404 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 1360 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1405 ],
            "I1": [ 1406 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 1359 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1407 ],
            "I1": [ 1408 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1358 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1409 ],
            "I2": [ 1410 ],
            "I3": [ 35 ],
            "O": [ 1407 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1411 ],
            "I2": [ 1412 ],
            "I3": [ 35 ],
            "O": [ 1408 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1413 ],
            "E": [ 251 ],
            "Q": [ 1409 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1413 ],
            "E": [ 252 ],
            "Q": [ 1412 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1413 ],
            "E": [ 254 ],
            "Q": [ 1410 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1413 ],
            "O": [ 1414 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 214 ],
            "I2": [ 1415 ],
            "I3": [ 1416 ],
            "O": [ 1413 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1417 ],
            "I1": [ 1418 ],
            "I2": [ 1415 ],
            "I3": [ 214 ],
            "O": [ 1419 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1417 ],
            "I3": [ 213 ],
            "O": [ 1420 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1421 ],
            "I1": [ 1422 ],
            "I2": [ 1423 ],
            "I3": [ 1424 ],
            "O": [ 1418 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1425 ],
            "I1": [ 1426 ],
            "I2": [ 1427 ],
            "I3": [ 1428 ],
            "O": [ 1417 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1429 ],
            "I2": [ 1430 ],
            "I3": [ 238 ],
            "O": [ 1428 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1431 ],
            "I2": [ 1432 ],
            "I3": [ 235 ],
            "O": [ 1427 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1433 ],
            "I1": [ 1434 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1431 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1435 ],
            "I1": [ 1436 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1432 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1437 ],
            "I2": [ 1438 ],
            "I3": [ 227 ],
            "O": [ 1426 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1439 ],
            "I1": [ 1440 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1437 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1441 ],
            "I1": [ 1442 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1438 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1443 ],
            "I2": [ 1444 ],
            "I3": [ 241 ],
            "O": [ 1425 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1446 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1443 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1447 ],
            "I1": [ 1448 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1444 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1449 ],
            "I1": [ 1450 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1429 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1451 ],
            "I1": [ 1452 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1430 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1453 ],
            "I2": [ 1454 ],
            "I3": [ 219 ],
            "O": [ 1424 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1455 ],
            "I2": [ 1456 ],
            "I3": [ 257 ],
            "O": [ 1423 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1457 ],
            "I1": [ 1458 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1455 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1459 ],
            "I1": [ 1460 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1456 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1461 ],
            "I2": [ 1462 ],
            "I3": [ 231 ],
            "O": [ 1422 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1463 ],
            "I1": [ 1464 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1461 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1465 ],
            "I1": [ 1466 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1462 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1467 ],
            "I2": [ 1468 ],
            "I3": [ 244 ],
            "O": [ 1421 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1469 ],
            "I1": [ 1470 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1467 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1471 ],
            "I1": [ 1472 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1468 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1473 ],
            "I1": [ 1474 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1453 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1475 ],
            "I1": [ 1476 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1454 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 211 ],
            "I2": [ 213 ],
            "I3": [ 212 ],
            "O": [ 1415 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1411 ],
            "I1": [ 1410 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1477 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1478 ],
            "I1": [ 215 ],
            "I2": [ 1477 ],
            "I3": [ 231 ],
            "O": [ 1479 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 1480 ],
            "I2": [ 1481 ],
            "I3": [ 1479 ],
            "O": [ 1482 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1483 ],
            "I2": [ 1484 ],
            "I3": [ 241 ],
            "O": [ 1481 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1364 ],
            "I1": [ 1366 ],
            "I2": [ 215 ],
            "I3": [ 1485 ],
            "O": [ 1480 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1365 ],
            "I1": [ 1367 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1485 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1381 ],
            "I1": [ 1384 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1483 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1382 ],
            "I1": [ 1383 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1484 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1409 ],
            "I2": [ 1412 ],
            "I3": [ 216 ],
            "O": [ 1478 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1413 ],
            "E": [ 201 ],
            "Q": [ 1404 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1404 ],
            "I1": [ 1403 ],
            "I2": [ 216 ],
            "I3": [ 1486 ],
            "O": [ 1487 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1488 ],
            "I1": [ 1489 ],
            "I2": [ 1490 ],
            "I3": [ 1491 ],
            "O": [ 1492 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1493 ],
            "I2": [ 1494 ],
            "I3": [ 238 ],
            "O": [ 1491 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1495 ],
            "I2": [ 1496 ],
            "I3": [ 227 ],
            "O": [ 1490 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1396 ],
            "I1": [ 1398 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1495 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1395 ],
            "I1": [ 1397 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1496 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1497 ],
            "I2": [ 1498 ],
            "I3": [ 244 ],
            "O": [ 1489 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1402 ],
            "I1": [ 1400 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1497 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1401 ],
            "I1": [ 1399 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1498 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1499 ],
            "I2": [ 1500 ],
            "I3": [ 235 ],
            "O": [ 1488 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1392 ],
            "I1": [ 1394 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1499 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1391 ],
            "I1": [ 1393 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1500 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1370 ],
            "I1": [ 1373 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1493 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1371 ],
            "I1": [ 1372 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1494 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1501 ],
            "I2": [ 1502 ],
            "I3": [ 241 ],
            "O": [ 1503 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 359 ],
            "I2": [ 358 ],
            "I3": [ 357 ],
            "O": [ 238 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 362 ],
            "I1": [ 215 ],
            "I2": [ 356 ],
            "I3": [ 235 ],
            "O": [ 1504 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1505 ],
            "I1": [ 1506 ],
            "I2": [ 215 ],
            "I3": [ 1507 ],
            "O": [ 1508 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1509 ],
            "I1": [ 1510 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1507 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1511 ],
            "I1": [ 1512 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1501 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1513 ],
            "I1": [ 1514 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1502 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1405 ],
            "I1": [ 1406 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1486 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 1515 ],
            "I2": [ 1516 ],
            "I3": [ 1517 ],
            "O": [ 1518 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1519 ],
            "I1": [ 1520 ],
            "I2": [ 1521 ],
            "I3": [ 11 ],
            "O": [ 1516 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1522 ],
            "I1": [ 1523 ],
            "I2": [ 30 ],
            "I3": [ 1524 ],
            "O": [ 1515 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1525 ],
            "I1": [ 1526 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 1523 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1527 ],
            "I1": [ 1528 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 1522 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1529 ],
            "I1": [ 1530 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1524 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1531 ],
            "I2": [ 1532 ],
            "I3": [ 35 ],
            "O": [ 1529 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1533 ],
            "I2": [ 1534 ],
            "I3": [ 35 ],
            "O": [ 1530 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1535 ],
            "E": [ 201 ],
            "Q": [ 1532 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1534 ],
            "I1": [ 1532 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1536 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1531 ],
            "I1": [ 1533 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1537 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1535 ],
            "E": [ 251 ],
            "Q": [ 1525 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1535 ],
            "E": [ 252 ],
            "Q": [ 1528 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1535 ],
            "E": [ 254 ],
            "Q": [ 1526 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1535 ],
            "O": [ 1538 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 214 ],
            "I2": [ 1539 ],
            "I3": [ 1540 ],
            "O": [ 1535 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1539 ],
            "I2": [ 214 ],
            "I3": [ 1541 ],
            "O": [ 1542 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1543 ],
            "I2": [ 1544 ],
            "I3": [ 1545 ],
            "O": [ 1541 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1543 ],
            "I1": [ 1544 ],
            "I2": [ 1545 ],
            "I3": [ 328 ],
            "O": [ 1546 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1547 ],
            "I1": [ 1548 ],
            "I2": [ 244 ],
            "I3": [ 1549 ],
            "O": [ 1545 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1550 ],
            "I1": [ 1551 ],
            "I2": [ 238 ],
            "I3": [ 1552 ],
            "O": [ 1544 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1553 ],
            "I1": [ 1554 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1551 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1555 ],
            "I1": [ 1556 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1550 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1557 ],
            "I2": [ 1558 ],
            "I3": [ 241 ],
            "O": [ 1552 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1559 ],
            "I1": [ 1560 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1557 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1561 ],
            "I1": [ 1562 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1558 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1563 ],
            "I1": [ 1564 ],
            "I2": [ 1565 ],
            "I3": [ 1566 ],
            "O": [ 1543 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1567 ],
            "I2": [ 1568 ],
            "I3": [ 231 ],
            "O": [ 1566 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1569 ],
            "I2": [ 1570 ],
            "I3": [ 227 ],
            "O": [ 1565 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1571 ],
            "I1": [ 1572 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1569 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ 1574 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1570 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1575 ],
            "I2": [ 1576 ],
            "I3": [ 219 ],
            "O": [ 1564 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1577 ],
            "I1": [ 1578 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1575 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1579 ],
            "I1": [ 1580 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1576 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1581 ],
            "I2": [ 1582 ],
            "I3": [ 235 ],
            "O": [ 1563 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1583 ],
            "I1": [ 1584 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1581 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1585 ],
            "I1": [ 1586 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1582 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1587 ],
            "I1": [ 1588 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1567 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1589 ],
            "I1": [ 1590 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1568 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1591 ],
            "I1": [ 1592 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1548 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1594 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1547 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1595 ],
            "I2": [ 1596 ],
            "I3": [ 257 ],
            "O": [ 1549 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1598 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1595 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1600 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1596 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 211 ],
            "I2": [ 328 ],
            "I3": [ 212 ],
            "O": [ 1539 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1527 ],
            "I1": [ 1526 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1601 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1602 ],
            "I1": [ 215 ],
            "I2": [ 1601 ],
            "I3": [ 231 ],
            "O": [ 1603 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 235 ],
            "I1": [ 1604 ],
            "I2": [ 1605 ],
            "I3": [ 1603 ],
            "O": [ 1606 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1607 ],
            "I1": [ 1608 ],
            "I2": [ 1609 ],
            "I3": [ 1610 ],
            "O": [ 1611 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1612 ],
            "I1": [ 1613 ],
            "I2": [ 216 ],
            "I3": [ 1614 ],
            "O": [ 1615 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1616 ],
            "I1": [ 1617 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1614 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1618 ],
            "I2": [ 1619 ],
            "I3": [ 238 ],
            "O": [ 1610 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1620 ],
            "I2": [ 1621 ],
            "I3": [ 244 ],
            "O": [ 1609 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1622 ],
            "I1": [ 1623 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1620 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1624 ],
            "I1": [ 1625 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1621 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1626 ],
            "I2": [ 1627 ],
            "I3": [ 257 ],
            "O": [ 1608 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1628 ],
            "I1": [ 1629 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1626 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1630 ],
            "I1": [ 1631 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1627 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1632 ],
            "I2": [ 1633 ],
            "I3": [ 241 ],
            "O": [ 1607 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1634 ],
            "I1": [ 1635 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1632 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1636 ],
            "I1": [ 1637 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1633 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1638 ],
            "I1": [ 1639 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1618 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1640 ],
            "I1": [ 1641 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1619 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1536 ],
            "I2": [ 1537 ],
            "I3": [ 219 ],
            "O": [ 1605 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1642 ],
            "I1": [ 1643 ],
            "I2": [ 215 ],
            "I3": [ 1644 ],
            "O": [ 1604 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1645 ],
            "I1": [ 1646 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1644 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1525 ],
            "I2": [ 1528 ],
            "I3": [ 216 ],
            "O": [ 1602 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1647 ],
            "I1": [ 1648 ],
            "I2": [ 46 ],
            "I3": [ 1649 ],
            "O": [ 1517 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1650 ],
            "I1": [ 1651 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1648 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1652 ],
            "I1": [ 1653 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1647 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1642 ],
            "I2": [ 1645 ],
            "I3": [ 35 ],
            "O": [ 1652 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1643 ],
            "I2": [ 1646 ],
            "I3": [ 35 ],
            "O": [ 1653 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 1654 ],
            "I2": [ 1655 ],
            "I3": [ 58 ],
            "O": [ 1649 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1656 ],
            "I1": [ 1657 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1655 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1658 ],
            "I1": [ 1659 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1654 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1636 ],
            "I2": [ 1634 ],
            "I3": [ 35 ],
            "O": [ 1658 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1637 ],
            "I2": [ 1635 ],
            "I3": [ 35 ],
            "O": [ 1659 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1624 ],
            "I2": [ 1622 ],
            "I3": [ 35 ],
            "O": [ 1656 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1625 ],
            "I2": [ 1623 ],
            "I3": [ 35 ],
            "O": [ 1657 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1612 ],
            "I2": [ 1613 ],
            "I3": [ 35 ],
            "O": [ 1650 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1616 ],
            "I2": [ 1617 ],
            "I3": [ 35 ],
            "O": [ 1651 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1641 ],
            "I1": [ 1639 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 1521 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1640 ],
            "I1": [ 1638 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 1520 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1660 ],
            "I1": [ 1661 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1519 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1630 ],
            "I2": [ 1628 ],
            "I3": [ 35 ],
            "O": [ 1660 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1631 ],
            "I2": [ 1629 ],
            "I3": [ 35 ],
            "O": [ 1661 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 1662 ],
            "I2": [ 1663 ],
            "I3": [ 1664 ],
            "O": [ 1665 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1666 ],
            "I1": [ 1667 ],
            "I2": [ 1668 ],
            "I3": [ 11 ],
            "O": [ 1663 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1669 ],
            "I1": [ 1670 ],
            "I2": [ 30 ],
            "I3": [ 1671 ],
            "O": [ 1662 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1672 ],
            "I1": [ 1673 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 1670 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1674 ],
            "I1": [ 1675 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 1669 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1676 ],
            "I1": [ 1677 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1671 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1678 ],
            "I2": [ 1679 ],
            "I3": [ 35 ],
            "O": [ 1676 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1680 ],
            "I2": [ 1681 ],
            "I3": [ 35 ],
            "O": [ 1677 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1682 ],
            "E": [ 201 ],
            "Q": [ 1681 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1681 ],
            "I1": [ 1680 ],
            "I2": [ 216 ],
            "I3": [ 1683 ],
            "O": [ 1684 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1685 ],
            "I1": [ 1686 ],
            "I2": [ 1687 ],
            "I3": [ 1688 ],
            "O": [ 1689 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1690 ],
            "I2": [ 1691 ],
            "I3": [ 257 ],
            "O": [ 1688 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1692 ],
            "I2": [ 1693 ],
            "I3": [ 227 ],
            "O": [ 1687 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1694 ],
            "I1": [ 1695 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1692 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1696 ],
            "I1": [ 1697 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1693 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1698 ],
            "I2": [ 1699 ],
            "I3": [ 238 ],
            "O": [ 1686 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1700 ],
            "I1": [ 1701 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1698 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1702 ],
            "I1": [ 1703 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1699 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1704 ],
            "I2": [ 1705 ],
            "I3": [ 235 ],
            "O": [ 1685 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1706 ],
            "I1": [ 1707 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1704 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1708 ],
            "I1": [ 1709 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1705 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1710 ],
            "I1": [ 1711 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1690 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1712 ],
            "I1": [ 1713 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1691 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ 1679 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1683 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1682 ],
            "E": [ 251 ],
            "Q": [ 1672 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1682 ],
            "E": [ 252 ],
            "Q": [ 1675 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1682 ],
            "E": [ 254 ],
            "Q": [ 1673 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1682 ],
            "O": [ 1714 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 214 ],
            "I2": [ 1715 ],
            "I3": [ 1716 ],
            "O": [ 1682 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1717 ],
            "I1": [ 1718 ],
            "I2": [ 1715 ],
            "I3": [ 214 ],
            "O": [ 1719 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1718 ],
            "I2": [ 1717 ],
            "I3": [ 392 ],
            "O": [ 1720 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1721 ],
            "I1": [ 1720 ],
            "I2": [ 1546 ],
            "I3": [ 1420 ],
            "O": [ 698 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1722 ],
            "I1": [ 1723 ],
            "I2": [ 1724 ],
            "I3": [ 1725 ],
            "O": [ 1718 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1726 ],
            "I1": [ 1727 ],
            "I2": [ 1728 ],
            "I3": [ 1729 ],
            "O": [ 1717 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1730 ],
            "I2": [ 1731 ],
            "I3": [ 238 ],
            "O": [ 1729 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1732 ],
            "I2": [ 1733 ],
            "I3": [ 235 ],
            "O": [ 1728 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1734 ],
            "I1": [ 1735 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1732 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1736 ],
            "I1": [ 1737 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1733 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1738 ],
            "I2": [ 1739 ],
            "I3": [ 257 ],
            "O": [ 1727 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1740 ],
            "I1": [ 1741 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1738 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1742 ],
            "I1": [ 1743 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1739 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1744 ],
            "I2": [ 1745 ],
            "I3": [ 219 ],
            "O": [ 1726 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1746 ],
            "I1": [ 1747 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1744 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1748 ],
            "I1": [ 1749 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1745 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1750 ],
            "I1": [ 1751 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1730 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1752 ],
            "I1": [ 1753 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1731 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1754 ],
            "I2": [ 1755 ],
            "I3": [ 241 ],
            "O": [ 1725 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1756 ],
            "I2": [ 1757 ],
            "I3": [ 244 ],
            "O": [ 1724 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1758 ],
            "I1": [ 1759 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1756 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1760 ],
            "I1": [ 1761 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1757 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1762 ],
            "I2": [ 1763 ],
            "I3": [ 231 ],
            "O": [ 1723 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1764 ],
            "I1": [ 1765 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1762 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1766 ],
            "I1": [ 1767 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1763 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1768 ],
            "I2": [ 1769 ],
            "I3": [ 227 ],
            "O": [ 1722 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1770 ],
            "I1": [ 1771 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1768 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1772 ],
            "I1": [ 1773 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1769 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1774 ],
            "I1": [ 1775 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1754 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1776 ],
            "I1": [ 1777 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1755 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 211 ],
            "I2": [ 392 ],
            "I3": [ 212 ],
            "O": [ 1715 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1416 ],
            "I1": [ 1716 ],
            "I2": [ 689 ],
            "I3": [ 688 ],
            "O": [ 1778 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 1487 ],
            "I2": [ 1482 ],
            "I3": [ 1492 ],
            "O": [ 1416 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 1684 ],
            "I2": [ 1779 ],
            "I3": [ 1689 ],
            "O": [ 1716 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1674 ],
            "I1": [ 1673 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1780 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1781 ],
            "I1": [ 215 ],
            "I2": [ 1780 ],
            "I3": [ 231 ],
            "O": [ 1782 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 244 ],
            "I1": [ 1783 ],
            "I2": [ 1784 ],
            "I3": [ 1782 ],
            "O": [ 1779 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1785 ],
            "I2": [ 1786 ],
            "I3": [ 241 ],
            "O": [ 1784 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1787 ],
            "I1": [ 1788 ],
            "I2": [ 215 ],
            "I3": [ 1789 ],
            "O": [ 1783 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1790 ],
            "I1": [ 1791 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1789 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1792 ],
            "I1": [ 1793 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1785 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1794 ],
            "I1": [ 1795 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1786 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1672 ],
            "I2": [ 1675 ],
            "I3": [ 216 ],
            "O": [ 1781 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1796 ],
            "I1": [ 1797 ],
            "I2": [ 46 ],
            "I3": [ 1798 ],
            "O": [ 1664 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1799 ],
            "I1": [ 1800 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1797 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1801 ],
            "I1": [ 1802 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1796 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1708 ],
            "I2": [ 1706 ],
            "I3": [ 35 ],
            "O": [ 1801 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1709 ],
            "I2": [ 1707 ],
            "I3": [ 35 ],
            "O": [ 1802 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 1803 ],
            "I2": [ 1804 ],
            "I3": [ 58 ],
            "O": [ 1798 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1805 ],
            "I1": [ 1806 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1804 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1807 ],
            "I1": [ 1808 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1803 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1792 ],
            "I2": [ 1794 ],
            "I3": [ 35 ],
            "O": [ 1807 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1795 ],
            "I2": [ 1793 ],
            "I3": [ 35 ],
            "O": [ 1808 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1787 ],
            "I2": [ 1790 ],
            "I3": [ 35 ],
            "O": [ 1805 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1788 ],
            "I2": [ 1791 ],
            "I3": [ 35 ],
            "O": [ 1806 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1696 ],
            "I2": [ 1694 ],
            "I3": [ 35 ],
            "O": [ 1799 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1697 ],
            "I2": [ 1695 ],
            "I3": [ 35 ],
            "O": [ 1800 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1703 ],
            "I1": [ 1701 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 1668 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1702 ],
            "I1": [ 1700 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 1667 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1809 ],
            "I1": [ 1810 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1666 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1710 ],
            "I2": [ 1712 ],
            "I3": [ 35 ],
            "O": [ 1809 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1713 ],
            "I2": [ 1711 ],
            "I3": [ 35 ],
            "O": [ 1810 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 1811 ],
            "I2": [ 1812 ],
            "I3": [ 1813 ],
            "O": [ 1814 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1815 ],
            "I1": [ 1816 ],
            "I2": [ 1817 ],
            "I3": [ 16 ],
            "O": [ 1812 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1818 ],
            "I1": [ 1819 ],
            "I2": [ 30 ],
            "I3": [ 1820 ],
            "O": [ 1811 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1821 ],
            "I1": [ 1822 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 1819 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1823 ],
            "I1": [ 1824 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 1818 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1825 ],
            "I1": [ 1826 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1820 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1506 ],
            "I2": [ 1510 ],
            "I3": [ 35 ],
            "O": [ 1825 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 1509 ],
            "I3": [ 35 ],
            "O": [ 1826 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1827 ],
            "I1": [ 46 ],
            "I2": [ 1828 ],
            "I3": [ 1829 ],
            "O": [ 1813 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1830 ],
            "I1": [ 1831 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1828 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1832 ],
            "I1": [ 1833 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1827 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1511 ],
            "I2": [ 1513 ],
            "I3": [ 35 ],
            "O": [ 1832 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1514 ],
            "I2": [ 1512 ],
            "I3": [ 35 ],
            "O": [ 1833 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1834 ],
            "I1": [ 46 ],
            "I2": [ 1835 ],
            "I3": [ 58 ],
            "O": [ 1829 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1836 ],
            "I1": [ 1837 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1835 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1838 ],
            "I1": [ 1839 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1834 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 354 ],
            "I2": [ 360 ],
            "I3": [ 35 ],
            "O": [ 1838 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 355 ],
            "I2": [ 361 ],
            "I3": [ 35 ],
            "O": [ 1839 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1840 ],
            "I2": [ 1841 ],
            "I3": [ 35 ],
            "O": [ 1836 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1842 ],
            "I2": [ 1843 ],
            "I3": [ 35 ],
            "O": [ 1837 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1844 ],
            "I2": [ 1845 ],
            "I3": [ 35 ],
            "O": [ 1830 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1846 ],
            "I2": [ 1847 ],
            "I3": [ 35 ],
            "O": [ 1831 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1848 ],
            "I1": [ 1849 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 1817 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1850 ],
            "I1": [ 1851 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 1816 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1852 ],
            "I1": [ 1853 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1815 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1854 ],
            "I2": [ 1855 ],
            "I3": [ 35 ],
            "O": [ 1852 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1856 ],
            "I2": [ 1857 ],
            "I3": [ 35 ],
            "O": [ 1853 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1858 ],
            "E": [ 251 ],
            "Q": [ 1854 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1858 ],
            "E": [ 252 ],
            "Q": [ 1857 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1858 ],
            "E": [ 254 ],
            "Q": [ 1855 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1856 ],
            "I1": [ 1855 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1859 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 526 ],
            "I3": [ 231 ],
            "O": [ 254 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 527 ],
            "I3": [ 231 ],
            "O": [ 251 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 529 ],
            "I3": [ 231 ],
            "O": [ 253 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 531 ],
            "I3": [ 231 ],
            "O": [ 252 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1854 ],
            "I1": [ 1857 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1860 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 357 ],
            "I2": [ 358 ],
            "I3": [ 359 ],
            "O": [ 231 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1858 ],
            "E": [ 201 ],
            "Q": [ 1849 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1858 ],
            "O": [ 1861 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 214 ],
            "I2": [ 1862 ],
            "I3": [ 1863 ],
            "O": [ 1858 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1862 ],
            "I2": [ 214 ],
            "I3": [ 1864 ],
            "O": [ 1865 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1866 ],
            "I2": [ 1867 ],
            "I3": [ 1868 ],
            "O": [ 1864 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1866 ],
            "I1": [ 1867 ],
            "I2": [ 1868 ],
            "I3": [ 342 ],
            "O": [ 1721 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 244 ],
            "I1": [ 1869 ],
            "I2": [ 1870 ],
            "I3": [ 1871 ],
            "O": [ 1868 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 1872 ],
            "I2": [ 1873 ],
            "I3": [ 1874 ],
            "O": [ 1867 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1875 ],
            "I1": [ 215 ],
            "I2": [ 1876 ],
            "I3": [ 227 ],
            "O": [ 1874 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1877 ],
            "I1": [ 1878 ],
            "I2": [ 215 ],
            "I3": [ 1879 ],
            "O": [ 1872 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1880 ],
            "I1": [ 1881 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1879 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1882 ],
            "I2": [ 1883 ],
            "I3": [ 235 ],
            "O": [ 1873 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1884 ],
            "I1": [ 1885 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1882 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1886 ],
            "I1": [ 1887 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1883 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1888 ],
            "I2": [ 1889 ],
            "I3": [ 216 ],
            "O": [ 1875 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1890 ],
            "I1": [ 1891 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1876 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1892 ],
            "I1": [ 1893 ],
            "I2": [ 241 ],
            "I3": [ 1894 ],
            "O": [ 1866 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1895 ],
            "I1": [ 1896 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1893 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1897 ],
            "I1": [ 1898 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1892 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1899 ],
            "I2": [ 1900 ],
            "I3": [ 238 ],
            "O": [ 1894 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1901 ],
            "I1": [ 1902 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1899 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1903 ],
            "I1": [ 1904 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1900 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1905 ],
            "I1": [ 1906 ],
            "I2": [ 216 ],
            "I3": [ 1907 ],
            "O": [ 1869 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1908 ],
            "I2": [ 1909 ],
            "I3": [ 231 ],
            "O": [ 1871 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1910 ],
            "I1": [ 1911 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1908 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1912 ],
            "I1": [ 1913 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1909 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1914 ],
            "I2": [ 1915 ],
            "I3": [ 257 ],
            "O": [ 1870 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1916 ],
            "I1": [ 1917 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1914 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1918 ],
            "I1": [ 1919 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1915 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1920 ],
            "I1": [ 1921 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1907 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 211 ],
            "I2": [ 342 ],
            "I3": [ 212 ],
            "O": [ 1862 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 688 ],
            "I3": [ 689 ],
            "O": [ 342 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1863 ],
            "I1": [ 1540 ],
            "I2": [ 688 ],
            "I3": [ 689 ],
            "O": [ 1922 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ 1922 ],
            "I2": [ 1778 ],
            "I3": [ 1923 ],
            "O": [ 1924 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1925 ],
            "I1": [ 1924 ],
            "I2": [ 214 ],
            "I3": [ 211 ],
            "O": [ 524 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 529 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 699 ],
            "I1": [ 693 ],
            "I2": [ 214 ],
            "I3": [ 697 ],
            "O": [ 525 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 660 ],
            "I3": [ 1926 ],
            "O": [ 1925 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1927 ],
            "I1": [ 1928 ],
            "I2": [ 1929 ],
            "I3": [ 1930 ],
            "O": [ 1923 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 227 ],
            "I1": [ 1615 ],
            "I2": [ 1606 ],
            "I3": [ 1611 ],
            "O": [ 1540 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 244 ],
            "I1": [ 1931 ],
            "I2": [ 1932 ],
            "I3": [ 1933 ],
            "O": [ 1863 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1850 ],
            "I1": [ 1849 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1934 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1935 ],
            "I2": [ 1934 ],
            "I3": [ 219 ],
            "O": [ 1936 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1937 ],
            "I1": [ 1938 ],
            "I2": [ 1939 ],
            "I3": [ 1936 ],
            "O": [ 1933 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 526 ],
            "I3": [ 244 ],
            "O": [ 1940 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 527 ],
            "I3": [ 244 ],
            "O": [ 1941 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 529 ],
            "I3": [ 244 ],
            "O": [ 1942 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 531 ],
            "I3": [ 244 ],
            "O": [ 1943 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 358 ],
            "I2": [ 357 ],
            "I3": [ 359 ],
            "O": [ 244 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ 1508 ],
            "I2": [ 1503 ],
            "I3": [ 1504 ],
            "O": [ 1932 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1844 ],
            "I1": [ 1845 ],
            "I2": [ 216 ],
            "I3": [ 1944 ],
            "O": [ 1931 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1846 ],
            "I1": [ 1847 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1944 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1860 ],
            "I2": [ 1859 ],
            "I3": [ 231 ],
            "O": [ 1939 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1945 ],
            "I2": [ 1946 ],
            "I3": [ 227 ],
            "O": [ 1938 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1843 ],
            "I1": [ 1841 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1945 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1842 ],
            "I1": [ 1840 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1946 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1947 ],
            "I2": [ 1948 ],
            "I3": [ 257 ],
            "O": [ 1937 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1822 ],
            "I1": [ 1824 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1947 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1821 ],
            "I1": [ 1823 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1948 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 357 ],
            "I2": [ 359 ],
            "I3": [ 358 ],
            "O": [ 257 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1848 ],
            "I1": [ 1851 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1935 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 1949 ],
            "I2": [ 1950 ],
            "I3": [ 1951 ],
            "O": [ 1952 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1953 ],
            "I1": [ 1954 ],
            "I2": [ 1955 ],
            "I3": [ 11 ],
            "O": [ 1950 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1956 ],
            "I1": [ 1957 ],
            "I2": [ 30 ],
            "I3": [ 1958 ],
            "O": [ 1949 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1959 ],
            "I1": [ 1960 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 1957 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1961 ],
            "I1": [ 1962 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 1956 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1963 ],
            "I1": [ 1964 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 1958 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1965 ],
            "I2": [ 1966 ],
            "I3": [ 35 ],
            "O": [ 1963 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1967 ],
            "I2": [ 1968 ],
            "I3": [ 35 ],
            "O": [ 1964 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1969 ],
            "E": [ 201 ],
            "Q": [ 1966 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1969 ],
            "O": [ 1970 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1971 ],
            "I1": [ 1972 ],
            "I2": [ 1973 ],
            "I3": [ 1974 ],
            "O": [ 1969 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1971 ],
            "I1": [ 1972 ],
            "I2": [ 1973 ],
            "I3": [ 213 ],
            "O": [ 1975 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1976 ],
            "I1": [ 1977 ],
            "I2": [ 227 ],
            "I3": [ 1978 ],
            "O": [ 1972 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 1979 ],
            "I2": [ 1980 ],
            "I3": [ 1981 ],
            "O": [ 1973 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1982 ],
            "I1": [ 1983 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1977 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1984 ],
            "I1": [ 1985 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1976 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1986 ],
            "I2": [ 1987 ],
            "I3": [ 244 ],
            "O": [ 1978 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1988 ],
            "I1": [ 1989 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1986 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1990 ],
            "I1": [ 1991 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1987 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ 212 ],
            "I2": [ 211 ],
            "I3": [ 213 ],
            "O": [ 1974 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1968 ],
            "I1": [ 1966 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1992 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1992 ],
            "I2": [ 1993 ],
            "I3": [ 219 ],
            "O": [ 1994 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 241 ],
            "I1": [ 1995 ],
            "I2": [ 1994 ],
            "I3": [ 1996 ],
            "O": [ 1971 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1997 ],
            "I1": [ 215 ],
            "I2": [ 1998 ],
            "I3": [ 235 ],
            "O": [ 1996 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1999 ],
            "I1": [ 2000 ],
            "I2": [ 215 ],
            "I3": [ 2001 ],
            "O": [ 1995 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2002 ],
            "I1": [ 2003 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2001 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2004 ],
            "I1": [ 2005 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 1998 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2006 ],
            "I2": [ 2007 ],
            "I3": [ 216 ],
            "O": [ 1997 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1965 ],
            "I1": [ 1967 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 1993 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1969 ],
            "E": [ 251 ],
            "Q": [ 1960 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1969 ],
            "E": [ 252 ],
            "Q": [ 1962 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1960 ],
            "I2": [ 1962 ],
            "I3": [ 216 ],
            "O": [ 2008 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2008 ],
            "I1": [ 215 ],
            "I2": [ 2009 ],
            "I3": [ 231 ],
            "O": [ 1981 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2010 ],
            "I2": [ 2011 ],
            "I3": [ 238 ],
            "O": [ 1980 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2012 ],
            "I1": [ 2013 ],
            "I2": [ 215 ],
            "I3": [ 2014 ],
            "O": [ 1979 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2015 ],
            "I1": [ 2016 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2014 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2017 ],
            "I1": [ 2018 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2010 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2019 ],
            "I1": [ 2020 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2011 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1959 ],
            "I1": [ 1961 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2009 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2021 ],
            "I1": [ 2022 ],
            "I2": [ 46 ],
            "I3": [ 2023 ],
            "O": [ 1951 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2024 ],
            "I1": [ 2025 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2022 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2026 ],
            "I1": [ 2027 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2021 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2004 ],
            "I2": [ 2006 ],
            "I3": [ 35 ],
            "O": [ 2026 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2005 ],
            "I2": [ 2007 ],
            "I3": [ 35 ],
            "O": [ 2027 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2028 ],
            "I2": [ 2029 ],
            "I3": [ 58 ],
            "O": [ 2023 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2030 ],
            "I1": [ 2031 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2029 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2032 ],
            "I1": [ 2033 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2028 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1999 ],
            "I2": [ 2002 ],
            "I3": [ 35 ],
            "O": [ 2032 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2000 ],
            "I2": [ 2003 ],
            "I3": [ 35 ],
            "O": [ 2033 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1991 ],
            "I2": [ 1989 ],
            "I3": [ 35 ],
            "O": [ 2030 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1990 ],
            "I2": [ 1988 ],
            "I3": [ 35 ],
            "O": [ 2031 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1984 ],
            "I2": [ 1982 ],
            "I3": [ 35 ],
            "O": [ 2024 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1985 ],
            "I2": [ 1983 ],
            "I3": [ 35 ],
            "O": [ 2025 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2020 ],
            "I1": [ 2018 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 1955 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2019 ],
            "I1": [ 2017 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 1954 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2034 ],
            "I1": [ 2035 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 1953 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2012 ],
            "I2": [ 2015 ],
            "I3": [ 35 ],
            "O": [ 2034 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2013 ],
            "I2": [ 2016 ],
            "I3": [ 35 ],
            "O": [ 2035 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 2036 ],
            "I2": [ 2037 ],
            "I3": [ 2038 ],
            "O": [ 2039 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2040 ],
            "I1": [ 2041 ],
            "I2": [ 2042 ],
            "I3": [ 11 ],
            "O": [ 2037 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2043 ],
            "I1": [ 2044 ],
            "I2": [ 30 ],
            "I3": [ 2045 ],
            "O": [ 2036 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2046 ],
            "I1": [ 2047 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2044 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2048 ],
            "I1": [ 2049 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2043 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2050 ],
            "I1": [ 2051 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2045 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2052 ],
            "I2": [ 2053 ],
            "I3": [ 35 ],
            "O": [ 2050 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2054 ],
            "I2": [ 2055 ],
            "I3": [ 35 ],
            "O": [ 2051 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2056 ],
            "E": [ 201 ],
            "Q": [ 2055 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2056 ],
            "O": [ 2057 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2058 ],
            "I2": [ 2059 ],
            "I3": [ 2060 ],
            "O": [ 2056 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2059 ],
            "I2": [ 2058 ],
            "I3": [ 328 ],
            "O": [ 2061 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2062 ],
            "I1": [ 2063 ],
            "I2": [ 2064 ],
            "I3": [ 2065 ],
            "O": [ 2059 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ 212 ],
            "I2": [ 211 ],
            "I3": [ 328 ],
            "O": [ 2060 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2053 ],
            "I1": [ 2055 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2066 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2066 ],
            "I2": [ 2067 ],
            "I3": [ 219 ],
            "O": [ 2068 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2068 ],
            "I1": [ 2069 ],
            "I2": [ 2070 ],
            "I3": [ 2071 ],
            "O": [ 2058 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2072 ],
            "I2": [ 2073 ],
            "I3": [ 257 ],
            "O": [ 2071 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2074 ],
            "I2": [ 2075 ],
            "I3": [ 241 ],
            "O": [ 2070 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2076 ],
            "I1": [ 2077 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2074 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2078 ],
            "I1": [ 2079 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2075 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2080 ],
            "I2": [ 2081 ],
            "I3": [ 227 ],
            "O": [ 2069 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2082 ],
            "I1": [ 2083 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2080 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2084 ],
            "I1": [ 2085 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2081 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2086 ],
            "I1": [ 2087 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2072 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2088 ],
            "I1": [ 2089 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2073 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2054 ],
            "I1": [ 2052 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2067 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2056 ],
            "E": [ 251 ],
            "Q": [ 2047 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2056 ],
            "E": [ 253 ],
            "Q": [ 2049 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2047 ],
            "I1": [ 2049 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2090 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2090 ],
            "I2": [ 2091 ],
            "I3": [ 231 ],
            "O": [ 2063 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2092 ],
            "I2": [ 2093 ],
            "I3": [ 238 ],
            "O": [ 2065 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2094 ],
            "I2": [ 2095 ],
            "I3": [ 244 ],
            "O": [ 2064 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2096 ],
            "I1": [ 2097 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2094 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2098 ],
            "I1": [ 2099 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2095 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2100 ],
            "I2": [ 2101 ],
            "I3": [ 235 ],
            "O": [ 2062 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2102 ],
            "I1": [ 2103 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2100 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2104 ],
            "I1": [ 2105 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2101 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2106 ],
            "I1": [ 2107 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2092 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2108 ],
            "I1": [ 2109 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2093 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2046 ],
            "I1": [ 2048 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2091 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2110 ],
            "I1": [ 2111 ],
            "I2": [ 46 ],
            "I3": [ 2112 ],
            "O": [ 2038 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2113 ],
            "I1": [ 2114 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2111 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2115 ],
            "I1": [ 2116 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2110 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2104 ],
            "I2": [ 2102 ],
            "I3": [ 35 ],
            "O": [ 2115 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2105 ],
            "I2": [ 2103 ],
            "I3": [ 35 ],
            "O": [ 2116 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2117 ],
            "I2": [ 2118 ],
            "I3": [ 58 ],
            "O": [ 2112 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2119 ],
            "I1": [ 2120 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2118 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2121 ],
            "I1": [ 2122 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2117 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2078 ],
            "I2": [ 2076 ],
            "I3": [ 35 ],
            "O": [ 2121 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2079 ],
            "I2": [ 2077 ],
            "I3": [ 35 ],
            "O": [ 2122 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2098 ],
            "I2": [ 2096 ],
            "I3": [ 35 ],
            "O": [ 2119 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2099 ],
            "I2": [ 2097 ],
            "I3": [ 35 ],
            "O": [ 2120 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2084 ],
            "I2": [ 2082 ],
            "I3": [ 35 ],
            "O": [ 2113 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2085 ],
            "I2": [ 2083 ],
            "I3": [ 35 ],
            "O": [ 2114 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2108 ],
            "I1": [ 2106 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2042 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2109 ],
            "I1": [ 2107 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2041 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2123 ],
            "I1": [ 2124 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2040 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2088 ],
            "I2": [ 2086 ],
            "I3": [ 35 ],
            "O": [ 2123 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2089 ],
            "I2": [ 2087 ],
            "I3": [ 35 ],
            "O": [ 2124 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 2125 ],
            "I2": [ 2126 ],
            "I3": [ 2127 ],
            "O": [ 2128 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2129 ],
            "I1": [ 2130 ],
            "I2": [ 2131 ],
            "I3": [ 11 ],
            "O": [ 2126 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2132 ],
            "I1": [ 2133 ],
            "I2": [ 30 ],
            "I3": [ 2134 ],
            "O": [ 2125 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2135 ],
            "I1": [ 2136 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2133 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2137 ],
            "I1": [ 2138 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2132 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2139 ],
            "I1": [ 2140 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2134 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2141 ],
            "I2": [ 2142 ],
            "I3": [ 35 ],
            "O": [ 2139 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2143 ],
            "I2": [ 2144 ],
            "I3": [ 35 ],
            "O": [ 2140 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2145 ],
            "E": [ 251 ],
            "Q": [ 2135 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2145 ],
            "E": [ 253 ],
            "Q": [ 2138 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2145 ],
            "E": [ 254 ],
            "Q": [ 2136 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2145 ],
            "O": [ 2146 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2147 ],
            "I2": [ 2148 ],
            "I3": [ 2149 ],
            "O": [ 2145 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2148 ],
            "I1": [ 2147 ],
            "I2": [ 392 ],
            "I3": [ 212 ],
            "O": [ 2150 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2151 ],
            "I1": [ 2061 ],
            "I2": [ 1975 ],
            "I3": [ 2150 ],
            "O": [ 1926 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2152 ],
            "I1": [ 2153 ],
            "I2": [ 2154 ],
            "I3": [ 342 ],
            "O": [ 2151 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2155 ],
            "I1": [ 2156 ],
            "I2": [ 2157 ],
            "I3": [ 2158 ],
            "O": [ 2148 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2159 ],
            "I2": [ 2160 ],
            "I3": [ 227 ],
            "O": [ 2158 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2161 ],
            "I2": [ 2162 ],
            "I3": [ 257 ],
            "O": [ 2157 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2163 ],
            "I1": [ 2164 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2161 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2165 ],
            "I1": [ 2166 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2162 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2167 ],
            "I2": [ 2168 ],
            "I3": [ 219 ],
            "O": [ 2156 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2142 ],
            "I1": [ 2144 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2167 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2141 ],
            "I1": [ 2143 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2168 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2169 ],
            "I2": [ 2170 ],
            "I3": [ 235 ],
            "O": [ 2155 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2171 ],
            "I1": [ 2172 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2169 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2173 ],
            "I1": [ 2174 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2170 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2175 ],
            "I1": [ 2176 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2159 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2177 ],
            "I1": [ 2178 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2160 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ 212 ],
            "I2": [ 211 ],
            "I3": [ 392 ],
            "O": [ 2149 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2137 ],
            "I1": [ 2136 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2179 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2180 ],
            "I2": [ 2179 ],
            "I3": [ 231 ],
            "O": [ 2181 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2182 ],
            "I1": [ 2183 ],
            "I2": [ 2184 ],
            "I3": [ 2181 ],
            "O": [ 2147 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2185 ],
            "I2": [ 2186 ],
            "I3": [ 238 ],
            "O": [ 2184 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2187 ],
            "I2": [ 2188 ],
            "I3": [ 241 ],
            "O": [ 2183 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2189 ],
            "I1": [ 2190 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2187 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2191 ],
            "I1": [ 2192 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2188 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2193 ],
            "I2": [ 2194 ],
            "I3": [ 244 ],
            "O": [ 2182 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2195 ],
            "I1": [ 2196 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2193 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2197 ],
            "I1": [ 2198 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2194 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2199 ],
            "I1": [ 2200 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2185 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2201 ],
            "I1": [ 2202 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2186 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2135 ],
            "I1": [ 2138 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2180 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2203 ],
            "I1": [ 2204 ],
            "I2": [ 46 ],
            "I3": [ 2205 ],
            "O": [ 2127 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2206 ],
            "I1": [ 2207 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2204 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2208 ],
            "I1": [ 2209 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2203 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2173 ],
            "I2": [ 2171 ],
            "I3": [ 35 ],
            "O": [ 2208 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2174 ],
            "I2": [ 2172 ],
            "I3": [ 35 ],
            "O": [ 2209 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2210 ],
            "I2": [ 2211 ],
            "I3": [ 58 ],
            "O": [ 2205 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2212 ],
            "I1": [ 2213 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2211 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2214 ],
            "I1": [ 2215 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2210 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2191 ],
            "I2": [ 2189 ],
            "I3": [ 35 ],
            "O": [ 2214 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2192 ],
            "I2": [ 2190 ],
            "I3": [ 35 ],
            "O": [ 2215 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2197 ],
            "I2": [ 2195 ],
            "I3": [ 35 ],
            "O": [ 2212 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2198 ],
            "I2": [ 2196 ],
            "I3": [ 35 ],
            "O": [ 2213 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2177 ],
            "I2": [ 2175 ],
            "I3": [ 35 ],
            "O": [ 2206 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2178 ],
            "I2": [ 2176 ],
            "I3": [ 35 ],
            "O": [ 2207 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2202 ],
            "I1": [ 2200 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2131 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2201 ],
            "I1": [ 2199 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2130 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2216 ],
            "I1": [ 2217 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2129 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2165 ],
            "I2": [ 2163 ],
            "I3": [ 35 ],
            "O": [ 2216 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2166 ],
            "I2": [ 2164 ],
            "I3": [ 35 ],
            "O": [ 2217 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 2218 ],
            "I2": [ 2219 ],
            "I3": [ 2220 ],
            "O": [ 2221 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2222 ],
            "I1": [ 2223 ],
            "I2": [ 2224 ],
            "I3": [ 11 ],
            "O": [ 2219 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2225 ],
            "I1": [ 2226 ],
            "I2": [ 30 ],
            "I3": [ 2227 ],
            "O": [ 2218 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2228 ],
            "I1": [ 2229 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2226 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2230 ],
            "I1": [ 2231 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2225 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2232 ],
            "I1": [ 2233 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2227 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2234 ],
            "I2": [ 2235 ],
            "I3": [ 35 ],
            "O": [ 2232 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2236 ],
            "I2": [ 2237 ],
            "I3": [ 35 ],
            "O": [ 2233 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2238 ],
            "E": [ 251 ],
            "Q": [ 2228 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2238 ],
            "E": [ 252 ],
            "Q": [ 2231 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2228 ],
            "I1": [ 2231 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2239 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2238 ],
            "E": [ 253 ],
            "Q": [ 2230 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2238 ],
            "E": [ 254 ],
            "Q": [ 2229 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2238 ],
            "O": [ 2240 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2152 ],
            "I1": [ 2153 ],
            "I2": [ 2154 ],
            "I3": [ 2241 ],
            "O": [ 2238 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2242 ],
            "I1": [ 2243 ],
            "I2": [ 227 ],
            "I3": [ 2244 ],
            "O": [ 2153 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2245 ],
            "I1": [ 2246 ],
            "I2": [ 241 ],
            "I3": [ 2247 ],
            "O": [ 2152 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2248 ],
            "I1": [ 2249 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2246 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2250 ],
            "I1": [ 2251 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2245 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2252 ],
            "I2": [ 2253 ],
            "I3": [ 257 ],
            "O": [ 2247 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2254 ],
            "I1": [ 2255 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2252 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2256 ],
            "I1": [ 2257 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2253 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2258 ],
            "I1": [ 2259 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2243 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2260 ],
            "I1": [ 2261 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2242 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2262 ],
            "I2": [ 2263 ],
            "I3": [ 219 ],
            "O": [ 2244 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2237 ],
            "I1": [ 2235 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2262 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2236 ],
            "I1": [ 2234 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2263 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ 212 ],
            "I2": [ 211 ],
            "I3": [ 342 ],
            "O": [ 2241 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2230 ],
            "I1": [ 2229 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2264 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2239 ],
            "I2": [ 2264 ],
            "I3": [ 231 ],
            "O": [ 2265 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2266 ],
            "I1": [ 2267 ],
            "I2": [ 2268 ],
            "I3": [ 2265 ],
            "O": [ 2154 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2269 ],
            "I2": [ 2270 ],
            "I3": [ 235 ],
            "O": [ 2268 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2271 ],
            "I2": [ 2272 ],
            "I3": [ 244 ],
            "O": [ 2267 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2273 ],
            "I1": [ 2274 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2271 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2275 ],
            "I1": [ 2276 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2272 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2277 ],
            "I2": [ 2278 ],
            "I3": [ 238 ],
            "O": [ 2266 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2279 ],
            "I1": [ 2280 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2277 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2281 ],
            "I1": [ 2282 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2278 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2283 ],
            "I1": [ 2284 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2269 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2285 ],
            "I1": [ 2286 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2270 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2287 ],
            "I1": [ 2288 ],
            "I2": [ 46 ],
            "I3": [ 2289 ],
            "O": [ 2220 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2290 ],
            "I1": [ 2291 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2288 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2292 ],
            "I1": [ 2293 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2287 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2285 ],
            "I2": [ 2283 ],
            "I3": [ 35 ],
            "O": [ 2292 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2286 ],
            "I2": [ 2284 ],
            "I3": [ 35 ],
            "O": [ 2293 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2294 ],
            "I2": [ 2295 ],
            "I3": [ 58 ],
            "O": [ 2289 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2296 ],
            "I1": [ 2297 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2295 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2298 ],
            "I1": [ 2299 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2294 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2248 ],
            "I2": [ 2250 ],
            "I3": [ 35 ],
            "O": [ 2298 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2251 ],
            "I2": [ 2249 ],
            "I3": [ 35 ],
            "O": [ 2299 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2275 ],
            "I2": [ 2273 ],
            "I3": [ 35 ],
            "O": [ 2296 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2276 ],
            "I2": [ 2274 ],
            "I3": [ 35 ],
            "O": [ 2297 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2260 ],
            "I2": [ 2258 ],
            "I3": [ 35 ],
            "O": [ 2290 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2261 ],
            "I2": [ 2259 ],
            "I3": [ 35 ],
            "O": [ 2291 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2282 ],
            "I1": [ 2280 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2224 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2281 ],
            "I1": [ 2279 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2223 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2300 ],
            "I1": [ 2301 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2222 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2254 ],
            "I2": [ 2256 ],
            "I3": [ 35 ],
            "O": [ 2300 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2257 ],
            "I2": [ 2255 ],
            "I3": [ 35 ],
            "O": [ 2301 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 2302 ],
            "I2": [ 2303 ],
            "I3": [ 2304 ],
            "O": [ 2305 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2306 ],
            "I1": [ 2307 ],
            "I2": [ 2308 ],
            "I3": [ 16 ],
            "O": [ 2303 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2309 ],
            "I1": [ 2310 ],
            "I2": [ 30 ],
            "I3": [ 2311 ],
            "O": [ 2302 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2312 ],
            "I1": [ 2313 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2310 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2314 ],
            "I1": [ 2315 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2309 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2316 ],
            "I1": [ 2317 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2311 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2318 ],
            "I2": [ 2319 ],
            "I3": [ 35 ],
            "O": [ 2316 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2320 ],
            "I2": [ 2321 ],
            "I3": [ 35 ],
            "O": [ 2317 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2322 ],
            "I1": [ 46 ],
            "I2": [ 2323 ],
            "I3": [ 2324 ],
            "O": [ 2304 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2325 ],
            "I1": [ 2326 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2323 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2327 ],
            "I1": [ 2328 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2322 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2329 ],
            "I2": [ 2330 ],
            "I3": [ 35 ],
            "O": [ 2327 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2331 ],
            "I2": [ 2332 ],
            "I3": [ 35 ],
            "O": [ 2328 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2333 ],
            "I1": [ 46 ],
            "I2": [ 2334 ],
            "I3": [ 58 ],
            "O": [ 2324 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2335 ],
            "I1": [ 2336 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2334 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2337 ],
            "I1": [ 2338 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2333 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2339 ],
            "I2": [ 2340 ],
            "I3": [ 35 ],
            "O": [ 2337 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2341 ],
            "I2": [ 2342 ],
            "I3": [ 35 ],
            "O": [ 2338 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2343 ],
            "I2": [ 2344 ],
            "I3": [ 35 ],
            "O": [ 2335 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2345 ],
            "I2": [ 2346 ],
            "I3": [ 35 ],
            "O": [ 2336 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2347 ],
            "I2": [ 2348 ],
            "I3": [ 35 ],
            "O": [ 2325 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2349 ],
            "I2": [ 2350 ],
            "I3": [ 35 ],
            "O": [ 2326 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2351 ],
            "I1": [ 2352 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2308 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2353 ],
            "I1": [ 2354 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2307 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2355 ],
            "E": [ 201 ],
            "Q": [ 2354 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2355 ],
            "O": [ 2356 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2357 ],
            "I1": [ 2358 ],
            "I2": [ 2359 ],
            "I3": [ 2360 ],
            "O": [ 2355 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ 211 ],
            "I2": [ 212 ],
            "I3": [ 213 ],
            "O": [ 2360 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2352 ],
            "I1": [ 2354 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2361 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2362 ],
            "I1": [ 2361 ],
            "I2": [ 219 ],
            "I3": [ 2363 ],
            "O": [ 2358 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 688 ],
            "I3": [ 689 ],
            "O": [ 213 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2364 ],
            "I1": [ 2365 ],
            "I2": [ 235 ],
            "I3": [ 2366 ],
            "O": [ 2359 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2340 ],
            "I1": [ 2342 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2365 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2339 ],
            "I1": [ 2341 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2364 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2368 ],
            "I3": [ 241 ],
            "O": [ 2366 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2330 ],
            "I1": [ 2332 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2367 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2329 ],
            "I1": [ 2331 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2368 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2369 ],
            "I1": [ 2370 ],
            "I2": [ 2371 ],
            "I3": [ 2372 ],
            "O": [ 2357 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2373 ],
            "I2": [ 2374 ],
            "I3": [ 238 ],
            "O": [ 2372 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2375 ],
            "I2": [ 2376 ],
            "I3": [ 231 ],
            "O": [ 2371 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2377 ],
            "I2": [ 2378 ],
            "I3": [ 257 ],
            "O": [ 2370 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2312 ],
            "I1": [ 2315 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2377 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2313 ],
            "I1": [ 2314 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2378 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2379 ],
            "I2": [ 2380 ],
            "I3": [ 244 ],
            "O": [ 2369 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2350 ],
            "I1": [ 2348 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2379 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2349 ],
            "I1": [ 2347 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2380 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2320 ],
            "I1": [ 2319 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2373 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2321 ],
            "I1": [ 2318 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2374 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2353 ],
            "I1": [ 2351 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2362 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2381 ],
            "I2": [ 2382 ],
            "I3": [ 227 ],
            "O": [ 2363 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2344 ],
            "I1": [ 2346 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2381 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2343 ],
            "I1": [ 2345 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2382 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 495 ],
            "I1": [ 493 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 520 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 357 ],
            "I2": [ 358 ],
            "I3": [ 359 ],
            "O": [ 227 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 496 ],
            "I2": [ 494 ],
            "I3": [ 216 ],
            "O": [ 519 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2383 ],
            "I1": [ 2384 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2306 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2385 ],
            "I2": [ 2386 ],
            "I3": [ 35 ],
            "O": [ 2383 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2387 ],
            "I2": [ 2388 ],
            "I3": [ 35 ],
            "O": [ 2384 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2355 ],
            "E": [ 251 ],
            "Q": [ 2385 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2355 ],
            "E": [ 252 ],
            "Q": [ 2388 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2385 ],
            "I1": [ 2388 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2375 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2355 ],
            "E": [ 253 ],
            "Q": [ 2387 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2355 ],
            "E": [ 254 ],
            "Q": [ 2386 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2387 ],
            "I1": [ 2386 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2376 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 2389 ],
            "I2": [ 2390 ],
            "I3": [ 2391 ],
            "O": [ 2392 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2393 ],
            "I1": [ 2394 ],
            "I2": [ 2395 ],
            "I3": [ 11 ],
            "O": [ 2390 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2396 ],
            "I1": [ 2397 ],
            "I2": [ 30 ],
            "I3": [ 2398 ],
            "O": [ 2389 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2399 ],
            "I1": [ 2400 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2397 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2401 ],
            "I1": [ 2402 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2396 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2403 ],
            "I1": [ 2404 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2398 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2405 ],
            "I2": [ 2406 ],
            "I3": [ 35 ],
            "O": [ 2403 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2407 ],
            "I2": [ 2408 ],
            "I3": [ 35 ],
            "O": [ 2404 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2409 ],
            "E": [ 201 ],
            "Q": [ 2406 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2408 ],
            "I1": [ 2406 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2410 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2411 ],
            "I1": [ 2410 ],
            "I2": [ 219 ],
            "I3": [ 2412 ],
            "O": [ 2413 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 688 ],
            "I3": [ 689 ],
            "O": [ 328 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2414 ],
            "I1": [ 2415 ],
            "I2": [ 2416 ],
            "I3": [ 2417 ],
            "O": [ 2418 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2419 ],
            "I2": [ 2420 ],
            "I3": [ 244 ],
            "O": [ 2417 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2421 ],
            "I2": [ 2422 ],
            "I3": [ 257 ],
            "O": [ 2416 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2423 ],
            "I1": [ 2424 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2421 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2425 ],
            "I1": [ 2426 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2422 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2427 ],
            "I2": [ 2428 ],
            "I3": [ 235 ],
            "O": [ 2415 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2429 ],
            "I1": [ 2430 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2427 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2431 ],
            "I1": [ 2432 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2428 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2433 ],
            "I2": [ 2434 ],
            "I3": [ 227 ],
            "O": [ 2414 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2435 ],
            "I1": [ 2436 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2433 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2437 ],
            "I1": [ 2438 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2434 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2439 ],
            "I1": [ 2440 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2419 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2441 ],
            "I1": [ 2442 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2420 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2443 ],
            "I1": [ 2444 ],
            "I2": [ 238 ],
            "I3": [ 2445 ],
            "O": [ 2446 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2405 ],
            "I1": [ 2407 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2411 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2447 ],
            "I2": [ 2448 ],
            "I3": [ 241 ],
            "O": [ 2412 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2449 ],
            "I1": [ 2450 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2447 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2451 ],
            "I1": [ 2452 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2448 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2409 ],
            "E": [ 251 ],
            "Q": [ 2399 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2409 ],
            "E": [ 252 ],
            "Q": [ 2402 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2399 ],
            "I1": [ 2402 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2453 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2409 ],
            "E": [ 253 ],
            "Q": [ 2401 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2409 ],
            "E": [ 254 ],
            "Q": [ 2400 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2409 ],
            "O": [ 2454 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2446 ],
            "I1": [ 2413 ],
            "I2": [ 2418 ],
            "I3": [ 2455 ],
            "O": [ 2409 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ 211 ],
            "I2": [ 212 ],
            "I3": [ 328 ],
            "O": [ 2455 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2401 ],
            "I1": [ 2400 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2456 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2453 ],
            "I2": [ 2456 ],
            "I3": [ 231 ],
            "O": [ 2445 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2457 ],
            "I1": [ 2458 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2444 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2459 ],
            "I1": [ 2460 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2443 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2461 ],
            "I1": [ 2462 ],
            "I2": [ 46 ],
            "I3": [ 2463 ],
            "O": [ 2391 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2464 ],
            "I1": [ 2465 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2462 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2466 ],
            "I1": [ 2467 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2461 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2431 ],
            "I2": [ 2429 ],
            "I3": [ 35 ],
            "O": [ 2466 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2432 ],
            "I2": [ 2430 ],
            "I3": [ 35 ],
            "O": [ 2467 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2468 ],
            "I2": [ 2469 ],
            "I3": [ 58 ],
            "O": [ 2463 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2470 ],
            "I1": [ 2471 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2469 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2472 ],
            "I1": [ 2473 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2468 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2451 ],
            "I2": [ 2449 ],
            "I3": [ 35 ],
            "O": [ 2472 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2452 ],
            "I2": [ 2450 ],
            "I3": [ 35 ],
            "O": [ 2473 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2441 ],
            "I2": [ 2439 ],
            "I3": [ 35 ],
            "O": [ 2470 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2442 ],
            "I2": [ 2440 ],
            "I3": [ 35 ],
            "O": [ 2471 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2437 ],
            "I2": [ 2435 ],
            "I3": [ 35 ],
            "O": [ 2464 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2438 ],
            "I2": [ 2436 ],
            "I3": [ 35 ],
            "O": [ 2465 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2460 ],
            "I1": [ 2458 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2395 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2459 ],
            "I1": [ 2457 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2394 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2474 ],
            "I1": [ 2475 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2393 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2425 ],
            "I2": [ 2423 ],
            "I3": [ 35 ],
            "O": [ 2474 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2426 ],
            "I2": [ 2424 ],
            "I3": [ 35 ],
            "O": [ 2475 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2476 ],
            "I1": [ 2477 ],
            "I2": [ 2478 ],
            "I3": [ 16 ],
            "O": [ 1351 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2479 ],
            "I1": [ 2480 ],
            "I2": [ 30 ],
            "I3": [ 2481 ],
            "O": [ 1350 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1117 ],
            "I1": [ 1119 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2480 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1120 ],
            "I1": [ 1118 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2479 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2482 ],
            "I1": [ 2483 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2481 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1140 ],
            "I2": [ 1138 ],
            "I3": [ 35 ],
            "O": [ 2482 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1139 ],
            "I2": [ 1137 ],
            "I3": [ 35 ],
            "O": [ 2483 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2484 ],
            "I1": [ 46 ],
            "I2": [ 2485 ],
            "I3": [ 2486 ],
            "O": [ 1352 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2487 ],
            "I1": [ 2488 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2485 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2489 ],
            "I1": [ 2490 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2484 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1111 ],
            "I2": [ 1113 ],
            "I3": [ 35 ],
            "O": [ 2489 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1114 ],
            "I2": [ 1112 ],
            "I3": [ 35 ],
            "O": [ 2490 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2491 ],
            "I1": [ 46 ],
            "I2": [ 2492 ],
            "I3": [ 58 ],
            "O": [ 2486 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2493 ],
            "I1": [ 2494 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2492 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2495 ],
            "I1": [ 2496 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2491 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1127 ],
            "I2": [ 1125 ],
            "I3": [ 35 ],
            "O": [ 2495 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1128 ],
            "I2": [ 1126 ],
            "I3": [ 35 ],
            "O": [ 2496 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1100 ],
            "I2": [ 1098 ],
            "I3": [ 35 ],
            "O": [ 2493 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1101 ],
            "I2": [ 1099 ],
            "I3": [ 35 ],
            "O": [ 2494 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1144 ],
            "I2": [ 1142 ],
            "I3": [ 35 ],
            "O": [ 2487 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1143 ],
            "I2": [ 1141 ],
            "I3": [ 35 ],
            "O": [ 2488 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1134 ],
            "I1": [ 1132 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2478 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1133 ],
            "I1": [ 1131 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2477 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2497 ],
            "I1": [ 2498 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2476 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1106 ],
            "I2": [ 1104 ],
            "I3": [ 35 ],
            "O": [ 2497 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1107 ],
            "I2": [ 1105 ],
            "I3": [ 35 ],
            "O": [ 2498 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 2499 ],
            "I2": [ 2500 ],
            "I3": [ 2501 ],
            "O": [ 2502 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 2503 ],
            "I2": [ 2504 ],
            "I3": [ 2505 ],
            "O": [ 2506 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2507 ],
            "I1": [ 2508 ],
            "I2": [ 2509 ],
            "I3": [ 11 ],
            "O": [ 2504 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2510 ],
            "I1": [ 2511 ],
            "I2": [ 30 ],
            "I3": [ 2512 ],
            "O": [ 2503 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2513 ],
            "I1": [ 2514 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2511 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2515 ],
            "I1": [ 2516 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2510 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2517 ],
            "I1": [ 2518 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2512 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2519 ],
            "I2": [ 2520 ],
            "I3": [ 35 ],
            "O": [ 2517 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2521 ],
            "I2": [ 2522 ],
            "I3": [ 35 ],
            "O": [ 2518 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2523 ],
            "E": [ 201 ],
            "Q": [ 2520 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2522 ],
            "I1": [ 2520 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2524 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2524 ],
            "I2": [ 2525 ],
            "I3": [ 219 ],
            "O": [ 2526 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2527 ],
            "I1": [ 2528 ],
            "I2": [ 2529 ],
            "I3": [ 2526 ],
            "O": [ 2530 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 689 ],
            "I3": [ 688 ],
            "O": [ 392 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2531 ],
            "I1": [ 2532 ],
            "I2": [ 244 ],
            "I3": [ 2533 ],
            "O": [ 2534 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2535 ],
            "I1": [ 2536 ],
            "I2": [ 257 ],
            "I3": [ 2537 ],
            "O": [ 2538 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2539 ],
            "I1": [ 2540 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2536 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2541 ],
            "I1": [ 2542 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2535 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2543 ],
            "I2": [ 2544 ],
            "I3": [ 241 ],
            "O": [ 2537 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2545 ],
            "I1": [ 2546 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2543 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2547 ],
            "I1": [ 2548 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2544 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2549 ],
            "I2": [ 2550 ],
            "I3": [ 235 ],
            "O": [ 2529 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2551 ],
            "I2": [ 2552 ],
            "I3": [ 238 ],
            "O": [ 2528 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2553 ],
            "I1": [ 2554 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2551 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2555 ],
            "I1": [ 2556 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2552 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2557 ],
            "I2": [ 2558 ],
            "I3": [ 227 ],
            "O": [ 2527 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2559 ],
            "I1": [ 2560 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2557 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2561 ],
            "I1": [ 2562 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2558 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2563 ],
            "I1": [ 2564 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2549 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2565 ],
            "I1": [ 2566 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2550 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2519 ],
            "I1": [ 2521 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2525 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2523 ],
            "E": [ 251 ],
            "Q": [ 2513 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2523 ],
            "E": [ 252 ],
            "Q": [ 2516 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2513 ],
            "I1": [ 2516 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2567 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2523 ],
            "E": [ 253 ],
            "Q": [ 2515 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2523 ],
            "E": [ 254 ],
            "Q": [ 2514 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2523 ],
            "O": [ 2568 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2538 ],
            "I1": [ 2534 ],
            "I2": [ 2530 ],
            "I3": [ 2569 ],
            "O": [ 2523 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ 211 ],
            "I2": [ 212 ],
            "I3": [ 392 ],
            "O": [ 2569 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2515 ],
            "I1": [ 2514 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2570 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2567 ],
            "I2": [ 2570 ],
            "I3": [ 231 ],
            "O": [ 2533 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2571 ],
            "I1": [ 2572 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2532 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2573 ],
            "I1": [ 2574 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2531 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2575 ],
            "I1": [ 2576 ],
            "I2": [ 46 ],
            "I3": [ 2577 ],
            "O": [ 2505 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2578 ],
            "I1": [ 2579 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2576 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2580 ],
            "I1": [ 2581 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2575 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2565 ],
            "I2": [ 2563 ],
            "I3": [ 35 ],
            "O": [ 2580 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2566 ],
            "I2": [ 2564 ],
            "I3": [ 35 ],
            "O": [ 2581 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2582 ],
            "I2": [ 2583 ],
            "I3": [ 58 ],
            "O": [ 2577 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2584 ],
            "I1": [ 2585 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2583 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2586 ],
            "I1": [ 2587 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2582 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2545 ],
            "I2": [ 2547 ],
            "I3": [ 35 ],
            "O": [ 2586 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2548 ],
            "I2": [ 2546 ],
            "I3": [ 35 ],
            "O": [ 2587 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2573 ],
            "I2": [ 2571 ],
            "I3": [ 35 ],
            "O": [ 2584 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2574 ],
            "I2": [ 2572 ],
            "I3": [ 35 ],
            "O": [ 2585 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2562 ],
            "I2": [ 2560 ],
            "I3": [ 35 ],
            "O": [ 2578 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2561 ],
            "I2": [ 2559 ],
            "I3": [ 35 ],
            "O": [ 2579 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2556 ],
            "I1": [ 2554 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2509 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2555 ],
            "I1": [ 2553 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2508 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2588 ],
            "I1": [ 2589 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2507 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2539 ],
            "I2": [ 2541 ],
            "I3": [ 35 ],
            "O": [ 2588 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2542 ],
            "I2": [ 2540 ],
            "I3": [ 35 ],
            "O": [ 2589 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 2590 ],
            "I2": [ 2591 ],
            "I3": [ 2592 ],
            "O": [ 2593 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2594 ],
            "I1": [ 2595 ],
            "I2": [ 2596 ],
            "I3": [ 11 ],
            "O": [ 2591 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2597 ],
            "I1": [ 2598 ],
            "I2": [ 30 ],
            "I3": [ 2599 ],
            "O": [ 2590 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2600 ],
            "I1": [ 2601 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2598 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2603 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2597 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2604 ],
            "I1": [ 2605 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2599 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2606 ],
            "I2": [ 2607 ],
            "I3": [ 35 ],
            "O": [ 2604 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2608 ],
            "I2": [ 2609 ],
            "I3": [ 35 ],
            "O": [ 2605 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2610 ],
            "E": [ 201 ],
            "Q": [ 2609 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2607 ],
            "I1": [ 2609 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2611 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2611 ],
            "I2": [ 2612 ],
            "I3": [ 219 ],
            "O": [ 2613 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2613 ],
            "I1": [ 2614 ],
            "I2": [ 2615 ],
            "I3": [ 2616 ],
            "O": [ 2617 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2617 ],
            "I1": [ 2618 ],
            "I2": [ 342 ],
            "I3": [ 212 ],
            "O": [ 1930 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2446 ],
            "I1": [ 2413 ],
            "I2": [ 2418 ],
            "I3": [ 328 ],
            "O": [ 1929 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2357 ],
            "I1": [ 2358 ],
            "I2": [ 2359 ],
            "I3": [ 213 ],
            "O": [ 1928 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2538 ],
            "I1": [ 2534 ],
            "I2": [ 2530 ],
            "I3": [ 392 ],
            "O": [ 1927 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2619 ],
            "I1": [ 2620 ],
            "I2": [ 2621 ],
            "I3": [ 2622 ],
            "O": [ 2618 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2623 ],
            "I2": [ 2624 ],
            "I3": [ 244 ],
            "O": [ 2622 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2625 ],
            "I2": [ 2626 ],
            "I3": [ 238 ],
            "O": [ 2621 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2627 ],
            "I1": [ 2628 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2625 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2629 ],
            "I1": [ 2630 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2626 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2631 ],
            "I2": [ 2632 ],
            "I3": [ 235 ],
            "O": [ 2620 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2633 ],
            "I1": [ 2634 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2631 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2635 ],
            "I1": [ 2636 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2632 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2637 ],
            "I2": [ 2638 ],
            "I3": [ 241 ],
            "O": [ 2619 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2639 ],
            "I1": [ 2640 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2637 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2641 ],
            "I1": [ 2642 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2638 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2643 ],
            "I1": [ 2644 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2623 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2645 ],
            "I1": [ 2646 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2624 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2647 ],
            "I2": [ 2648 ],
            "I3": [ 257 ],
            "O": [ 2616 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2649 ],
            "I2": [ 2650 ],
            "I3": [ 231 ],
            "O": [ 2615 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2600 ],
            "I1": [ 2603 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2649 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2602 ],
            "I1": [ 2601 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2650 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2651 ],
            "I2": [ 2652 ],
            "I3": [ 227 ],
            "O": [ 2614 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2653 ],
            "I1": [ 2654 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2651 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2655 ],
            "I1": [ 2656 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2652 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2657 ],
            "I1": [ 2658 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2647 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2659 ],
            "I1": [ 2660 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2648 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2608 ],
            "I1": [ 2606 ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 2612 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2610 ],
            "E": [ 251 ],
            "Q": [ 2600 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2610 ],
            "E": [ 252 ],
            "Q": [ 2603 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2610 ],
            "E": [ 253 ],
            "Q": [ 2602 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2610 ],
            "E": [ 254 ],
            "Q": [ 2601 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2610 ],
            "O": [ 2661 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2618 ],
            "I2": [ 2617 ],
            "I3": [ 2662 ],
            "O": [ 2610 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 2662 ],
            "I3": [ 2663 ],
            "O": [ 209 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2664 ],
            "I2": [ 2665 ],
            "I3": [ 2666 ],
            "O": [ 207 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ 211 ],
            "I2": [ 212 ],
            "I3": [ 342 ],
            "O": [ 2662 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2667 ],
            "I2": [ 2668 ],
            "I3": [ 2669 ],
            "O": [ 2666 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2670 ],
            "I1": [ 2671 ],
            "I2": [ 46 ],
            "I3": [ 2672 ],
            "O": [ 2592 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2673 ],
            "I1": [ 2674 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2671 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2675 ],
            "I1": [ 2676 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2670 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2635 ],
            "I2": [ 2633 ],
            "I3": [ 35 ],
            "O": [ 2675 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2636 ],
            "I2": [ 2634 ],
            "I3": [ 35 ],
            "O": [ 2676 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2677 ],
            "I2": [ 2678 ],
            "I3": [ 58 ],
            "O": [ 2672 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2679 ],
            "I1": [ 2680 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2678 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2681 ],
            "I1": [ 2682 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2677 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2641 ],
            "I2": [ 2639 ],
            "I3": [ 35 ],
            "O": [ 2681 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2642 ],
            "I2": [ 2640 ],
            "I3": [ 35 ],
            "O": [ 2682 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2646 ],
            "I2": [ 2644 ],
            "I3": [ 35 ],
            "O": [ 2679 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2645 ],
            "I2": [ 2643 ],
            "I3": [ 35 ],
            "O": [ 2680 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2655 ],
            "I2": [ 2653 ],
            "I3": [ 35 ],
            "O": [ 2673 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2656 ],
            "I2": [ 2654 ],
            "I3": [ 35 ],
            "O": [ 2674 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2630 ],
            "I1": [ 2628 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2596 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2629 ],
            "I1": [ 2627 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2595 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2683 ],
            "I1": [ 2684 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2594 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2659 ],
            "I2": [ 2657 ],
            "I3": [ 35 ],
            "O": [ 2683 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2660 ],
            "I2": [ 2658 ],
            "I3": [ 35 ],
            "O": [ 2684 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2685 ],
            "I1": [ 2686 ],
            "I2": [ 2687 ],
            "I3": [ 11 ],
            "O": [ 2500 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2688 ],
            "I1": [ 2689 ],
            "I2": [ 30 ],
            "I3": [ 2690 ],
            "O": [ 2499 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 974 ],
            "I1": [ 975 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2689 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 989 ],
            "I1": [ 990 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2688 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2691 ],
            "I1": [ 2692 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2690 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 944 ],
            "I2": [ 945 ],
            "I3": [ 35 ],
            "O": [ 2691 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 941 ],
            "I2": [ 942 ],
            "I3": [ 35 ],
            "O": [ 2692 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2693 ],
            "I1": [ 2694 ],
            "I2": [ 46 ],
            "I3": [ 2695 ],
            "O": [ 2501 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2696 ],
            "I1": [ 2697 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2694 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2698 ],
            "I1": [ 2699 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2693 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 956 ],
            "I2": [ 954 ],
            "I3": [ 35 ],
            "O": [ 2698 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 957 ],
            "I2": [ 955 ],
            "I3": [ 35 ],
            "O": [ 2699 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2700 ],
            "I2": [ 2701 ],
            "I3": [ 58 ],
            "O": [ 2695 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2702 ],
            "I1": [ 2703 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2701 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2704 ],
            "I1": [ 2705 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2700 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 962 ],
            "I2": [ 960 ],
            "I3": [ 35 ],
            "O": [ 2704 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 963 ],
            "I2": [ 961 ],
            "I3": [ 35 ],
            "O": [ 2705 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 979 ],
            "I2": [ 981 ],
            "I3": [ 35 ],
            "O": [ 2702 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 982 ],
            "I2": [ 980 ],
            "I3": [ 35 ],
            "O": [ 2703 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 968 ],
            "I2": [ 966 ],
            "I3": [ 35 ],
            "O": [ 2696 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 969 ],
            "I2": [ 967 ],
            "I3": [ 35 ],
            "O": [ 2697 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 988 ],
            "I1": [ 986 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2687 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 987 ],
            "I1": [ 985 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2686 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2706 ],
            "I1": [ 2707 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2685 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 970 ],
            "I2": [ 972 ],
            "I3": [ 35 ],
            "O": [ 2706 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 973 ],
            "I2": [ 971 ],
            "I3": [ 35 ],
            "O": [ 2707 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 2708 ],
            "I2": [ 2709 ],
            "I3": [ 2710 ],
            "O": [ 2711 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2712 ],
            "I1": [ 2713 ],
            "I2": [ 2714 ],
            "I3": [ 11 ],
            "O": [ 2709 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2715 ],
            "I1": [ 2716 ],
            "I2": [ 30 ],
            "I3": [ 2717 ],
            "O": [ 2708 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1465 ],
            "I1": [ 1463 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2716 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1466 ],
            "I1": [ 1464 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2715 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2718 ],
            "I1": [ 2719 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2717 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1473 ],
            "I2": [ 1475 ],
            "I3": [ 35 ],
            "O": [ 2718 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1476 ],
            "I2": [ 1474 ],
            "I3": [ 35 ],
            "O": [ 2719 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2720 ],
            "I1": [ 2721 ],
            "I2": [ 46 ],
            "I3": [ 2722 ],
            "O": [ 2710 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2723 ],
            "I1": [ 2724 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2721 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2725 ],
            "I1": [ 2726 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2720 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1435 ],
            "I2": [ 1433 ],
            "I3": [ 35 ],
            "O": [ 2725 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1436 ],
            "I2": [ 1434 ],
            "I3": [ 35 ],
            "O": [ 2726 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2727 ],
            "I2": [ 2728 ],
            "I3": [ 58 ],
            "O": [ 2722 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2729 ],
            "I1": [ 2730 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2728 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2731 ],
            "I1": [ 2732 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2727 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1447 ],
            "I2": [ 1445 ],
            "I3": [ 35 ],
            "O": [ 2731 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1448 ],
            "I2": [ 1446 ],
            "I3": [ 35 ],
            "O": [ 2732 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1472 ],
            "I2": [ 1470 ],
            "I3": [ 35 ],
            "O": [ 2729 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1471 ],
            "I2": [ 1469 ],
            "I3": [ 35 ],
            "O": [ 2730 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1441 ],
            "I2": [ 1439 ],
            "I3": [ 35 ],
            "O": [ 2723 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1442 ],
            "I2": [ 1440 ],
            "I3": [ 35 ],
            "O": [ 2724 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1452 ],
            "I1": [ 1450 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2714 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1449 ],
            "I1": [ 1451 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2713 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2733 ],
            "I1": [ 2734 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2712 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1459 ],
            "I2": [ 1457 ],
            "I3": [ 35 ],
            "O": [ 2733 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1460 ],
            "I2": [ 1458 ],
            "I3": [ 35 ],
            "O": [ 2734 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 2735 ],
            "I2": [ 2736 ],
            "I3": [ 2737 ],
            "O": [ 2738 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2739 ],
            "I1": [ 2740 ],
            "I2": [ 2741 ],
            "I3": [ 11 ],
            "O": [ 2736 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2742 ],
            "I1": [ 2743 ],
            "I2": [ 30 ],
            "I3": [ 2744 ],
            "O": [ 2735 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1587 ],
            "I1": [ 1589 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2743 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1590 ],
            "I1": [ 1588 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2742 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2745 ],
            "I1": [ 2746 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2744 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1580 ],
            "I2": [ 1578 ],
            "I3": [ 35 ],
            "O": [ 2745 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1579 ],
            "I2": [ 1577 ],
            "I3": [ 35 ],
            "O": [ 2746 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2747 ],
            "I1": [ 2748 ],
            "I2": [ 46 ],
            "I3": [ 2749 ],
            "O": [ 2737 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2750 ],
            "I1": [ 2751 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2748 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2752 ],
            "I1": [ 2753 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2747 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1583 ],
            "I2": [ 1585 ],
            "I3": [ 35 ],
            "O": [ 2752 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1586 ],
            "I2": [ 1584 ],
            "I3": [ 35 ],
            "O": [ 2753 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2754 ],
            "I2": [ 2755 ],
            "I3": [ 58 ],
            "O": [ 2749 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2756 ],
            "I1": [ 2757 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2755 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2758 ],
            "I1": [ 2759 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2754 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1561 ],
            "I2": [ 1559 ],
            "I3": [ 35 ],
            "O": [ 2758 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1562 ],
            "I2": [ 1560 ],
            "I3": [ 35 ],
            "O": [ 2759 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1593 ],
            "I2": [ 1591 ],
            "I3": [ 35 ],
            "O": [ 2756 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1594 ],
            "I2": [ 1592 ],
            "I3": [ 35 ],
            "O": [ 2757 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1573 ],
            "I2": [ 1571 ],
            "I3": [ 35 ],
            "O": [ 2750 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1574 ],
            "I2": [ 1572 ],
            "I3": [ 35 ],
            "O": [ 2751 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1556 ],
            "I1": [ 1554 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2741 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1555 ],
            "I1": [ 1553 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2740 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2760 ],
            "I1": [ 2761 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2739 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1599 ],
            "I2": [ 1597 ],
            "I3": [ 35 ],
            "O": [ 2760 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1600 ],
            "I2": [ 1598 ],
            "I3": [ 35 ],
            "O": [ 2761 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 2762 ],
            "I2": [ 2763 ],
            "I3": [ 2764 ],
            "O": [ 2765 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2766 ],
            "I1": [ 2767 ],
            "I2": [ 2768 ],
            "I3": [ 16 ],
            "O": [ 2763 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2769 ],
            "I1": [ 2770 ],
            "I2": [ 30 ],
            "I3": [ 2771 ],
            "O": [ 2762 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1742 ],
            "I1": [ 1740 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2770 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1743 ],
            "I1": [ 1741 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2769 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2772 ],
            "I1": [ 2773 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2771 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1753 ],
            "I2": [ 1751 ],
            "I3": [ 35 ],
            "O": [ 2772 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1752 ],
            "I2": [ 1750 ],
            "I3": [ 35 ],
            "O": [ 2773 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2774 ],
            "I1": [ 46 ],
            "I2": [ 2775 ],
            "I3": [ 2776 ],
            "O": [ 2764 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2777 ],
            "I1": [ 2778 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2775 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2779 ],
            "I1": [ 2780 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2774 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1776 ],
            "I2": [ 1774 ],
            "I3": [ 35 ],
            "O": [ 2779 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1777 ],
            "I2": [ 1775 ],
            "I3": [ 35 ],
            "O": [ 2780 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2781 ],
            "I1": [ 46 ],
            "I2": [ 2782 ],
            "I3": [ 58 ],
            "O": [ 2776 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2783 ],
            "I1": [ 2784 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2782 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2785 ],
            "I1": [ 2786 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2781 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1736 ],
            "I2": [ 1734 ],
            "I3": [ 35 ],
            "O": [ 2785 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1737 ],
            "I2": [ 1735 ],
            "I3": [ 35 ],
            "O": [ 2786 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1772 ],
            "I2": [ 1770 ],
            "I3": [ 35 ],
            "O": [ 2783 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1773 ],
            "I2": [ 1771 ],
            "I3": [ 35 ],
            "O": [ 2784 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1760 ],
            "I2": [ 1758 ],
            "I3": [ 35 ],
            "O": [ 2777 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1761 ],
            "I2": [ 1759 ],
            "I3": [ 35 ],
            "O": [ 2778 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1749 ],
            "I1": [ 1747 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2768 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1748 ],
            "I1": [ 1746 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2767 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2787 ],
            "I1": [ 2788 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2766 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1766 ],
            "I2": [ 1764 ],
            "I3": [ 35 ],
            "O": [ 2787 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1767 ],
            "I2": [ 1765 ],
            "I3": [ 35 ],
            "O": [ 2788 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 2789 ],
            "I2": [ 2790 ],
            "I3": [ 2791 ],
            "O": [ 2792 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2793 ],
            "I1": [ 2794 ],
            "I2": [ 2795 ],
            "I3": [ 16 ],
            "O": [ 2790 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2796 ],
            "I1": [ 2797 ],
            "I2": [ 30 ],
            "I3": [ 2798 ],
            "O": [ 2789 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1916 ],
            "I1": [ 1918 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2797 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1919 ],
            "I1": [ 1917 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2796 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2799 ],
            "I1": [ 2800 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2798 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1904 ],
            "I2": [ 1902 ],
            "I3": [ 35 ],
            "O": [ 2799 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1903 ],
            "I2": [ 1901 ],
            "I3": [ 35 ],
            "O": [ 2800 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2801 ],
            "I1": [ 46 ],
            "I2": [ 2802 ],
            "I3": [ 2803 ],
            "O": [ 2791 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2804 ],
            "I1": [ 2805 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2802 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2806 ],
            "I1": [ 2807 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2801 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1895 ],
            "I2": [ 1897 ],
            "I3": [ 35 ],
            "O": [ 2806 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1898 ],
            "I2": [ 1896 ],
            "I3": [ 35 ],
            "O": [ 2807 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2808 ],
            "I1": [ 46 ],
            "I2": [ 2809 ],
            "I3": [ 58 ],
            "O": [ 2803 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2810 ],
            "I1": [ 2811 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2809 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2812 ],
            "I1": [ 2813 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2808 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1886 ],
            "I2": [ 1884 ],
            "I3": [ 35 ],
            "O": [ 2812 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1887 ],
            "I2": [ 1885 ],
            "I3": [ 35 ],
            "O": [ 2813 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1890 ],
            "I2": [ 1888 ],
            "I3": [ 35 ],
            "O": [ 2810 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1891 ],
            "I2": [ 1889 ],
            "I3": [ 35 ],
            "O": [ 2811 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1905 ],
            "I2": [ 1906 ],
            "I3": [ 35 ],
            "O": [ 2804 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1920 ],
            "I2": [ 1921 ],
            "I3": [ 35 ],
            "O": [ 2805 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1878 ],
            "I1": [ 1881 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2795 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1877 ],
            "I1": [ 1880 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2794 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2814 ],
            "I1": [ 2815 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2793 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1912 ],
            "I2": [ 1910 ],
            "I3": [ 35 ],
            "O": [ 2814 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1913 ],
            "I2": [ 1911 ],
            "I3": [ 35 ],
            "O": [ 2815 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 2816 ],
            "I2": [ 2817 ],
            "I3": [ 2818 ],
            "O": [ 2819 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2820 ],
            "I1": [ 2821 ],
            "I2": [ 2822 ],
            "I3": [ 11 ],
            "O": [ 2817 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2823 ],
            "I1": [ 2824 ],
            "I2": [ 30 ],
            "I3": [ 2825 ],
            "O": [ 2816 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 765 ],
            "I1": [ 767 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2824 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 768 ],
            "I1": [ 766 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2823 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2826 ],
            "I1": [ 2827 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2825 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 724 ],
            "I2": [ 722 ],
            "I3": [ 35 ],
            "O": [ 2826 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 721 ],
            "I2": [ 723 ],
            "I3": [ 35 ],
            "O": [ 2827 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2828 ],
            "I1": [ 2829 ],
            "I2": [ 46 ],
            "I3": [ 2830 ],
            "O": [ 2818 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2831 ],
            "I1": [ 2832 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2829 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2833 ],
            "I1": [ 2834 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2828 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 755 ],
            "I2": [ 757 ],
            "I3": [ 35 ],
            "O": [ 2833 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 758 ],
            "I2": [ 756 ],
            "I3": [ 35 ],
            "O": [ 2834 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2835 ],
            "I2": [ 2836 ],
            "I3": [ 58 ],
            "O": [ 2830 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2837 ],
            "I1": [ 2838 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2836 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2839 ],
            "I1": [ 2840 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2835 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 751 ],
            "I2": [ 753 ],
            "I3": [ 35 ],
            "O": [ 2839 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 754 ],
            "I2": [ 752 ],
            "I3": [ 35 ],
            "O": [ 2840 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 745 ],
            "I2": [ 747 ],
            "I3": [ 35 ],
            "O": [ 2837 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 748 ],
            "I2": [ 746 ],
            "I3": [ 35 ],
            "O": [ 2838 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 727 ],
            "I2": [ 729 ],
            "I3": [ 35 ],
            "O": [ 2831 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 730 ],
            "I2": [ 728 ],
            "I3": [ 35 ],
            "O": [ 2832 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 762 ],
            "I1": [ 760 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2822 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 759 ],
            "I1": [ 761 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2821 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2841 ],
            "I1": [ 2842 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2820 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 739 ],
            "I2": [ 741 ],
            "I3": [ 35 ],
            "O": [ 2841 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 740 ],
            "I3": [ 35 ],
            "O": [ 2842 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 2843 ],
            "I2": [ 2844 ],
            "I3": [ 2845 ],
            "O": [ 2846 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1174 ],
            "I1": [ 1172 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2847 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1173 ],
            "I1": [ 1171 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2848 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2849 ],
            "I1": [ 2850 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2851 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 58 ],
            "O": [ 16 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2852 ],
            "I1": [ 2853 ],
            "I2": [ 2854 ],
            "I3": [ 11 ],
            "O": [ 2844 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2855 ],
            "I1": [ 2856 ],
            "I2": [ 30 ],
            "I3": [ 2857 ],
            "O": [ 2843 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 821 ],
            "I1": [ 819 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2856 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 822 ],
            "I1": [ 820 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2855 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2858 ],
            "I1": [ 2859 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2857 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 813 ],
            "I2": [ 816 ],
            "I3": [ 35 ],
            "O": [ 2858 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 812 ],
            "I2": [ 815 ],
            "I3": [ 35 ],
            "O": [ 2859 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2860 ],
            "I1": [ 2861 ],
            "I2": [ 46 ],
            "I3": [ 2862 ],
            "O": [ 2845 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2863 ],
            "I1": [ 2864 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2861 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2865 ],
            "I1": [ 2866 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2860 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 800 ],
            "I2": [ 802 ],
            "I3": [ 35 ],
            "O": [ 2865 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 803 ],
            "I2": [ 801 ],
            "I3": [ 35 ],
            "O": [ 2866 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 2867 ],
            "I2": [ 2868 ],
            "I3": [ 58 ],
            "O": [ 2862 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2869 ],
            "I1": [ 2870 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2868 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2871 ],
            "I1": [ 2872 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2867 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 782 ],
            "I2": [ 785 ],
            "I3": [ 35 ],
            "O": [ 2871 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 783 ],
            "I2": [ 786 ],
            "I3": [ 35 ],
            "O": [ 2872 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 825 ],
            "I2": [ 823 ],
            "I3": [ 35 ],
            "O": [ 2869 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 826 ],
            "I2": [ 824 ],
            "I3": [ 35 ],
            "O": [ 2870 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 792 ],
            "I2": [ 790 ],
            "I3": [ 35 ],
            "O": [ 2863 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 791 ],
            "I2": [ 789 ],
            "I3": [ 35 ],
            "O": [ 2864 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 809 ],
            "I1": [ 807 ],
            "I2": [ 35 ],
            "I3": [ 77 ],
            "O": [ 2854 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 808 ],
            "I1": [ 806 ],
            "I2": [ 35 ],
            "I3": [ 80 ],
            "O": [ 2853 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2873 ],
            "I1": [ 2874 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2852 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 795 ],
            "I2": [ 793 ],
            "I3": [ 35 ],
            "O": [ 2873 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 796 ],
            "I2": [ 794 ],
            "I3": [ 35 ],
            "O": [ 2874 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 77 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 77 ],
            "I2": [ 2875 ],
            "I3": [ 2876 ],
            "O": [ 2877 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 58 ],
            "I3": [ 46 ],
            "O": [ 11 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2878 ],
            "I2": [ 2879 ],
            "I3": [ 2880 ],
            "O": [ 2881 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2851 ],
            "I1": [ 2848 ],
            "I2": [ 2847 ],
            "I3": [ 16 ],
            "O": [ 13 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2882 ],
            "I1": [ 2883 ],
            "I2": [ 30 ],
            "I3": [ 2884 ],
            "O": [ 12 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1161 ],
            "I1": [ 1159 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 2883 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1162 ],
            "I1": [ 1160 ],
            "I2": [ 35 ],
            "I3": [ 34 ],
            "O": [ 2882 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2885 ],
            "I1": [ 2886 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2884 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1202 ],
            "I2": [ 1200 ],
            "I3": [ 35 ],
            "O": [ 2885 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1201 ],
            "I2": [ 1199 ],
            "I3": [ 35 ],
            "O": [ 2886 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2887 ],
            "I1": [ 46 ],
            "I2": [ 2888 ],
            "I3": [ 2889 ],
            "O": [ 14 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2890 ],
            "I1": [ 2891 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2888 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2892 ],
            "I1": [ 2893 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2887 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1185 ],
            "I2": [ 1183 ],
            "I3": [ 35 ],
            "O": [ 2892 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1186 ],
            "I2": [ 1184 ],
            "I3": [ 35 ],
            "O": [ 2893 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2894 ],
            "I1": [ 46 ],
            "I2": [ 2895 ],
            "I3": [ 58 ],
            "O": [ 2889 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2896 ],
            "I1": [ 2897 ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 2895 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2898 ],
            "I1": [ 2899 ],
            "I2": [ 30 ],
            "I3": [ 34 ],
            "O": [ 2894 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1167 ],
            "I2": [ 1165 ],
            "I3": [ 35 ],
            "O": [ 2898 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1168 ],
            "I2": [ 1166 ],
            "I3": [ 35 ],
            "O": [ 2899 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1197 ],
            "I2": [ 1195 ],
            "I3": [ 35 ],
            "O": [ 2896 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1198 ],
            "I2": [ 1196 ],
            "I3": [ 35 ],
            "O": [ 2897 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1191 ],
            "I2": [ 1189 ],
            "I3": [ 35 ],
            "O": [ 2890 ]
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1192 ],
            "I2": [ 1190 ],
            "I3": [ 35 ],
            "O": [ 2891 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2900 ],
            "Q": [ 1196 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2900 ],
            "Q": [ 905 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2900 ],
            "Q": [ 72 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2900 ],
            "Q": [ 131 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2900 ],
            "Q": [ 190 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2900 ],
            "Q": [ 302 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2900 ],
            "Q": [ 418 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2900 ],
            "Q": [ 494 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2900 ],
            "Q": [ 613 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2900 ],
            "Q": [ 676 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2900 ],
            "Q": [ 1070 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2900 ],
            "Q": [ 1309 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2900 ],
            "Q": [ 1099 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2900 ],
            "Q": [ 1398 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2900 ],
            "Q": [ 1617 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2900 ],
            "Q": [ 1695 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2900 ],
            "Q": [ 1841 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2900 ],
            "Q": [ 1983 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2900 ],
            "Q": [ 2083 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2900 ],
            "Q": [ 2176 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2900 ],
            "Q": [ 2259 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2900 ],
            "Q": [ 2346 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2900 ],
            "Q": [ 2436 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2900 ],
            "Q": [ 967 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2900 ],
            "Q": [ 2560 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2900 ],
            "Q": [ 2654 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2900 ],
            "Q": [ 1440 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2900 ],
            "Q": [ 1572 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2900 ],
            "Q": [ 1771 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2900 ],
            "Q": [ 1889 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2900 ],
            "Q": [ 728 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2900 ],
            "Q": [ 790 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 531 ],
            "I3": [ 227 ],
            "O": [ 2900 ]
          }
        },
        "\\127[0]_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 531 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 1941 ],
            "Q": [ 1189 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 1941 ],
            "Q": [ 898 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 1941 ],
            "Q": [ 70 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 1941 ],
            "Q": [ 133 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 1941 ],
            "Q": [ 192 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 1941 ],
            "Q": [ 304 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 1941 ],
            "Q": [ 431 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 1941 ],
            "Q": [ 498 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 1941 ],
            "Q": [ 577 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 1941 ],
            "Q": [ 1007 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 1941 ],
            "Q": [ 1215 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 1941 ],
            "Q": [ 1278 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 1941 ],
            "Q": [ 1141 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 1941 ],
            "Q": [ 1402 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 1941 ],
            "Q": [ 1622 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 1941 ],
            "Q": [ 1790 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 1941 ],
            "Q": [ 1845 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 1941 ],
            "Q": [ 1988 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 1941 ],
            "Q": [ 2096 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 1941 ],
            "Q": [ 2195 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 1941 ],
            "Q": [ 2273 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 1941 ],
            "Q": [ 2350 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 1941 ],
            "Q": [ 2439 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 1941 ],
            "Q": [ 981 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 1941 ],
            "Q": [ 2571 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 1941 ],
            "Q": [ 2643 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 1941 ],
            "Q": [ 1469 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 1941 ],
            "Q": [ 1591 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 1941 ],
            "Q": [ 1758 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 1941 ],
            "Q": [ 1906 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 1941 ],
            "Q": [ 747 ]
          }
        },
        "\\127[10]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 1941 ],
            "Q": [ 823 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 1940 ],
            "Q": [ 1191 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 1940 ],
            "Q": [ 900 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 1940 ],
            "Q": [ 69 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 1940 ],
            "Q": [ 132 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 1940 ],
            "Q": [ 191 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 1940 ],
            "Q": [ 303 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 1940 ],
            "Q": [ 433 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 1940 ],
            "Q": [ 497 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 1940 ],
            "Q": [ 579 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 1940 ],
            "Q": [ 1009 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 1940 ],
            "Q": [ 1217 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 1940 ],
            "Q": [ 1280 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 1940 ],
            "Q": [ 1143 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 1940 ],
            "Q": [ 1401 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 1940 ],
            "Q": [ 1624 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 1940 ],
            "Q": [ 1787 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 1940 ],
            "Q": [ 1844 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 1940 ],
            "Q": [ 1990 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 1940 ],
            "Q": [ 2098 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 1940 ],
            "Q": [ 2197 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 1940 ],
            "Q": [ 2275 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 1940 ],
            "Q": [ 2349 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 1940 ],
            "Q": [ 2441 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 1940 ],
            "Q": [ 979 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 1940 ],
            "Q": [ 2573 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 1940 ],
            "Q": [ 2645 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 1940 ],
            "Q": [ 1471 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 1940 ],
            "Q": [ 1593 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 1940 ],
            "Q": [ 1760 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 1940 ],
            "Q": [ 1905 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 1940 ],
            "Q": [ 745 ]
          }
        },
        "\\127[11]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 1940 ],
            "Q": [ 825 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2901 ],
            "Q": [ 1184 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2901 ],
            "Q": [ 912 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2901 ],
            "Q": [ 66 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2901 ],
            "Q": [ 117 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2901 ],
            "Q": [ 176 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2901 ],
            "Q": [ 288 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2901 ],
            "Q": [ 408 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2901 ],
            "Q": [ 482 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2901 ],
            "Q": [ 588 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2901 ],
            "Q": [ 670 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2901 ],
            "Q": [ 1076 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2901 ],
            "Q": [ 1285 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2901 ],
            "Q": [ 1112 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2901 ],
            "Q": [ 1384 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2901 ],
            "Q": [ 1635 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2901 ],
            "Q": [ 1793 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2901 ],
            "Q": [ 1512 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2901 ],
            "Q": [ 2003 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2901 ],
            "Q": [ 2077 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2901 ],
            "Q": [ 2190 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2901 ],
            "Q": [ 2249 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2901 ],
            "Q": [ 2332 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2901 ],
            "Q": [ 2450 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2901 ],
            "Q": [ 961 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2901 ],
            "Q": [ 2546 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2901 ],
            "Q": [ 2640 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2901 ],
            "Q": [ 1446 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2901 ],
            "Q": [ 1560 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2901 ],
            "Q": [ 1775 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2901 ],
            "Q": [ 1896 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2901 ],
            "Q": [ 752 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2901 ],
            "Q": [ 786 ]
          }
        },
        "\\127[12]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 241 ],
            "I3": [ 531 ],
            "O": [ 2901 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2902 ],
            "Q": [ 1186 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2902 ],
            "Q": [ 914 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2902 ],
            "Q": [ 65 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2902 ],
            "Q": [ 116 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2902 ],
            "Q": [ 175 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2902 ],
            "Q": [ 287 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2902 ],
            "Q": [ 410 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2902 ],
            "Q": [ 481 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2902 ],
            "Q": [ 590 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2902 ],
            "Q": [ 672 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2902 ],
            "Q": [ 1078 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2902 ],
            "Q": [ 1287 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2902 ],
            "Q": [ 1114 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2902 ],
            "Q": [ 1383 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2902 ],
            "Q": [ 1637 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2902 ],
            "Q": [ 1795 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2902 ],
            "Q": [ 1514 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2902 ],
            "Q": [ 2000 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2902 ],
            "Q": [ 2079 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2902 ],
            "Q": [ 2192 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2902 ],
            "Q": [ 2251 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2902 ],
            "Q": [ 2331 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2902 ],
            "Q": [ 2452 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2902 ],
            "Q": [ 963 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2902 ],
            "Q": [ 2548 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2902 ],
            "Q": [ 2642 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2902 ],
            "Q": [ 1448 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2902 ],
            "Q": [ 1562 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2902 ],
            "Q": [ 1777 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2902 ],
            "Q": [ 1898 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2902 ],
            "Q": [ 754 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2902 ],
            "Q": [ 783 ]
          }
        },
        "\\127[13]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 241 ],
            "I3": [ 529 ],
            "O": [ 2902 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2903 ],
            "Q": [ 1183 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2903 ],
            "Q": [ 913 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2903 ],
            "Q": [ 64 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2903 ],
            "Q": [ 115 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2903 ],
            "Q": [ 174 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2903 ],
            "Q": [ 286 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2903 ],
            "Q": [ 407 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2903 ],
            "Q": [ 480 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2903 ],
            "Q": [ 587 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2903 ],
            "Q": [ 669 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2903 ],
            "Q": [ 1075 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2903 ],
            "Q": [ 1284 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2903 ],
            "Q": [ 1113 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2903 ],
            "Q": [ 1382 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2903 ],
            "Q": [ 1634 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2903 ],
            "Q": [ 1794 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2903 ],
            "Q": [ 1513 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2903 ],
            "Q": [ 2002 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2903 ],
            "Q": [ 2076 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2903 ],
            "Q": [ 2189 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2903 ],
            "Q": [ 2250 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2903 ],
            "Q": [ 2330 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2903 ],
            "Q": [ 2449 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2903 ],
            "Q": [ 960 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2903 ],
            "Q": [ 2547 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2903 ],
            "Q": [ 2639 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2903 ],
            "Q": [ 1445 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2903 ],
            "Q": [ 1559 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2903 ],
            "Q": [ 1774 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2903 ],
            "Q": [ 1897 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2903 ],
            "Q": [ 753 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2903 ],
            "Q": [ 785 ]
          }
        },
        "\\127[14]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 241 ],
            "I3": [ 527 ],
            "O": [ 2903 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2904 ],
            "Q": [ 1185 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2904 ],
            "Q": [ 911 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2904 ],
            "Q": [ 63 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2904 ],
            "Q": [ 114 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2904 ],
            "Q": [ 173 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2904 ],
            "Q": [ 285 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2904 ],
            "Q": [ 409 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2904 ],
            "Q": [ 479 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2904 ],
            "Q": [ 589 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2904 ],
            "Q": [ 671 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2904 ],
            "Q": [ 1077 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2904 ],
            "Q": [ 1286 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2904 ],
            "Q": [ 1111 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2904 ],
            "Q": [ 1381 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2904 ],
            "Q": [ 1636 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2904 ],
            "Q": [ 1792 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2904 ],
            "Q": [ 1511 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2904 ],
            "Q": [ 1999 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2904 ],
            "Q": [ 2078 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2904 ],
            "Q": [ 2191 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2904 ],
            "Q": [ 2248 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2904 ],
            "Q": [ 2329 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2904 ],
            "Q": [ 2451 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2904 ],
            "Q": [ 962 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2904 ],
            "Q": [ 2545 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2904 ],
            "Q": [ 2641 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2904 ],
            "Q": [ 1447 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2904 ],
            "Q": [ 1561 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2904 ],
            "Q": [ 1776 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2904 ],
            "Q": [ 1895 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2904 ],
            "Q": [ 751 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2904 ],
            "Q": [ 782 ]
          }
        },
        "\\127[15]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 241 ],
            "I3": [ 526 ],
            "O": [ 2904 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2905 ],
            "Q": [ 1200 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2905 ],
            "Q": [ 892 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2905 ],
            "Q": [ 76 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2905 ],
            "Q": [ 104 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2905 ],
            "Q": [ 163 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2905 ],
            "Q": [ 275 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2905 ],
            "Q": [ 414 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2905 ],
            "Q": [ 469 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2905 ],
            "Q": [ 594 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2905 ],
            "Q": [ 1012 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2905 ],
            "Q": [ 1064 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2905 ],
            "Q": [ 1293 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2905 ],
            "Q": [ 1138 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2905 ],
            "Q": [ 1373 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2905 ],
            "Q": [ 1639 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2905 ],
            "Q": [ 1701 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2905 ],
            "Q": [ 1510 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2905 ],
            "Q": [ 2018 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2905 ],
            "Q": [ 2107 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2905 ],
            "Q": [ 2200 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2905 ],
            "Q": [ 2280 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2905 ],
            "Q": [ 2319 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2905 ],
            "Q": [ 2458 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2905 ],
            "Q": [ 986 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2905 ],
            "Q": [ 2554 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2905 ],
            "Q": [ 2628 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2905 ],
            "Q": [ 1450 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2905 ],
            "Q": [ 1554 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2905 ],
            "Q": [ 1751 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2905 ],
            "Q": [ 1902 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2905 ],
            "Q": [ 760 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2905 ],
            "Q": [ 807 ]
          }
        },
        "\\127[16]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 531 ],
            "I3": [ 238 ],
            "O": [ 2905 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2906 ],
            "Q": [ 1202 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2906 ],
            "Q": [ 894 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2906 ],
            "Q": [ 75 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2906 ],
            "Q": [ 103 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2906 ],
            "Q": [ 162 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2906 ],
            "Q": [ 274 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2906 ],
            "Q": [ 416 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2906 ],
            "Q": [ 468 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2906 ],
            "Q": [ 596 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2906 ],
            "Q": [ 1014 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2906 ],
            "Q": [ 1066 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2906 ],
            "Q": [ 1295 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2906 ],
            "Q": [ 1140 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2906 ],
            "Q": [ 1372 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2906 ],
            "Q": [ 1641 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2906 ],
            "Q": [ 1703 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2906 ],
            "Q": [ 1506 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2906 ],
            "Q": [ 2020 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2906 ],
            "Q": [ 2109 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2906 ],
            "Q": [ 2202 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2906 ],
            "Q": [ 2282 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2906 ],
            "Q": [ 2318 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2906 ],
            "Q": [ 2460 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2906 ],
            "Q": [ 988 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2906 ],
            "Q": [ 2556 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2906 ],
            "Q": [ 2630 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2906 ],
            "Q": [ 1452 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2906 ],
            "Q": [ 1556 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2906 ],
            "Q": [ 1753 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2906 ],
            "Q": [ 1904 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2906 ],
            "Q": [ 762 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2906 ],
            "Q": [ 809 ]
          }
        },
        "\\127[17]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 529 ],
            "I3": [ 238 ],
            "O": [ 2906 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2907 ],
            "Q": [ 1199 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2907 ],
            "Q": [ 891 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2907 ],
            "Q": [ 79 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2907 ],
            "Q": [ 106 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2907 ],
            "Q": [ 165 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2907 ],
            "Q": [ 277 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2907 ],
            "Q": [ 413 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2907 ],
            "Q": [ 471 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2907 ],
            "Q": [ 593 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2907 ],
            "Q": [ 1011 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2907 ],
            "Q": [ 1063 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2907 ],
            "Q": [ 1292 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2907 ],
            "Q": [ 1137 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2907 ],
            "Q": [ 1371 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2907 ],
            "Q": [ 1638 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2907 ],
            "Q": [ 1700 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2907 ],
            "Q": [ 1509 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2907 ],
            "Q": [ 2017 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2907 ],
            "Q": [ 2106 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2907 ],
            "Q": [ 2199 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2907 ],
            "Q": [ 2279 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2907 ],
            "Q": [ 2321 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2907 ],
            "Q": [ 2457 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2907 ],
            "Q": [ 985 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2907 ],
            "Q": [ 2553 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2907 ],
            "Q": [ 2627 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2907 ],
            "Q": [ 1451 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2907 ],
            "Q": [ 1553 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2907 ],
            "Q": [ 1750 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2907 ],
            "Q": [ 1901 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2907 ],
            "Q": [ 761 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2907 ],
            "Q": [ 806 ]
          }
        },
        "\\127[18]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 527 ],
            "I3": [ 238 ],
            "O": [ 2907 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2908 ],
            "Q": [ 1201 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2908 ],
            "Q": [ 893 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2908 ],
            "Q": [ 78 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2908 ],
            "Q": [ 105 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2908 ],
            "Q": [ 164 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2908 ],
            "Q": [ 276 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2908 ],
            "Q": [ 415 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2908 ],
            "Q": [ 470 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2908 ],
            "Q": [ 595 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2908 ],
            "Q": [ 1013 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2908 ],
            "Q": [ 1065 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2908 ],
            "Q": [ 1294 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2908 ],
            "Q": [ 1139 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2908 ],
            "Q": [ 1370 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2908 ],
            "Q": [ 1640 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2908 ],
            "Q": [ 1702 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2908 ],
            "Q": [ 1505 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2908 ],
            "Q": [ 2019 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2908 ],
            "Q": [ 2108 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2908 ],
            "Q": [ 2201 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2908 ],
            "Q": [ 2281 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2908 ],
            "Q": [ 2320 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2908 ],
            "Q": [ 2459 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2908 ],
            "Q": [ 987 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2908 ],
            "Q": [ 2555 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2908 ],
            "Q": [ 2629 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2908 ],
            "Q": [ 1449 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2908 ],
            "Q": [ 1555 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2908 ],
            "Q": [ 1752 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2908 ],
            "Q": [ 1903 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2908 ],
            "Q": [ 759 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2908 ],
            "Q": [ 808 ]
          }
        },
        "\\127[19]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 526 ],
            "I3": [ 238 ],
            "O": [ 2908 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2909 ],
            "Q": [ 1198 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2909 ],
            "Q": [ 907 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2909 ],
            "Q": [ 71 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2909 ],
            "Q": [ 130 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2909 ],
            "Q": [ 189 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2909 ],
            "Q": [ 301 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2909 ],
            "Q": [ 420 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2909 ],
            "Q": [ 493 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2909 ],
            "Q": [ 615 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2909 ],
            "Q": [ 678 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2909 ],
            "Q": [ 1072 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2909 ],
            "Q": [ 1311 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2909 ],
            "Q": [ 1101 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2909 ],
            "Q": [ 1397 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2909 ],
            "Q": [ 1616 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2909 ],
            "Q": [ 1697 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2909 ],
            "Q": [ 1840 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2909 ],
            "Q": [ 1985 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2909 ],
            "Q": [ 2085 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2909 ],
            "Q": [ 2178 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2909 ],
            "Q": [ 2261 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2909 ],
            "Q": [ 2345 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2909 ],
            "Q": [ 2438 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2909 ],
            "Q": [ 969 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2909 ],
            "Q": [ 2562 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2909 ],
            "Q": [ 2656 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2909 ],
            "Q": [ 1442 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2909 ],
            "Q": [ 1574 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2909 ],
            "Q": [ 1773 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2909 ],
            "Q": [ 1891 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2909 ],
            "Q": [ 730 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2909 ],
            "Q": [ 792 ]
          }
        },
        "\\127[1]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 529 ],
            "I3": [ 227 ],
            "O": [ 2909 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2910 ],
            "Q": [ 1160 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2910 ],
            "Q": [ 918 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2910 ],
            "Q": [ 86 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2910 ],
            "Q": [ 100 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2910 ],
            "Q": [ 159 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2910 ],
            "Q": [ 271 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2910 ],
            "Q": [ 426 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2910 ],
            "Q": [ 465 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2910 ],
            "Q": [ 584 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2910 ],
            "Q": [ 682 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2910 ],
            "Q": [ 1220 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2910 ],
            "Q": [ 1303 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2910 ],
            "Q": [ 1118 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2910 ],
            "Q": [ 1367 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2910 ],
            "Q": [ 1629 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2910 ],
            "Q": [ 1711 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2910 ],
            "Q": [ 1824 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2910 ],
            "Q": [ 2016 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2910 ],
            "Q": [ 2087 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2910 ],
            "Q": [ 2164 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2910 ],
            "Q": [ 2255 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2910 ],
            "Q": [ 2315 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2910 ],
            "Q": [ 2424 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2910 ],
            "Q": [ 971 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2910 ],
            "Q": [ 2540 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2910 ],
            "Q": [ 2658 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2910 ],
            "Q": [ 1458 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2910 ],
            "Q": [ 1598 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2910 ],
            "Q": [ 1741 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2910 ],
            "Q": [ 1917 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2910 ],
            "Q": [ 740 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2910 ],
            "Q": [ 794 ]
          }
        },
        "\\127[20]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 531 ],
            "I3": [ 257 ],
            "O": [ 2910 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2911 ],
            "Q": [ 1162 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2911 ],
            "Q": [ 920 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2911 ],
            "Q": [ 85 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2911 ],
            "Q": [ 99 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2911 ],
            "Q": [ 158 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2911 ],
            "Q": [ 270 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2911 ],
            "Q": [ 428 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2911 ],
            "Q": [ 464 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2911 ],
            "Q": [ 586 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2911 ],
            "Q": [ 684 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2911 ],
            "Q": [ 1222 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2911 ],
            "Q": [ 1305 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2911 ],
            "Q": [ 1120 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2911 ],
            "Q": [ 1366 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2911 ],
            "Q": [ 1631 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2911 ],
            "Q": [ 1713 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2911 ],
            "Q": [ 1823 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2911 ],
            "Q": [ 2013 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2911 ],
            "Q": [ 2089 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2911 ],
            "Q": [ 2166 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2911 ],
            "Q": [ 2257 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2911 ],
            "Q": [ 2314 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2911 ],
            "Q": [ 2426 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2911 ],
            "Q": [ 973 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2911 ],
            "Q": [ 2542 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2911 ],
            "Q": [ 2660 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2911 ],
            "Q": [ 1460 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2911 ],
            "Q": [ 1600 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2911 ],
            "Q": [ 1743 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2911 ],
            "Q": [ 1919 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2911 ],
            "Q": [ 742 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2911 ],
            "Q": [ 796 ]
          }
        },
        "\\127[21]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 529 ],
            "I3": [ 257 ],
            "O": [ 2911 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2912 ],
            "Q": [ 1159 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2912 ],
            "Q": [ 919 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2912 ],
            "Q": [ 84 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2912 ],
            "Q": [ 98 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2912 ],
            "Q": [ 157 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2912 ],
            "Q": [ 269 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2912 ],
            "Q": [ 425 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2912 ],
            "Q": [ 463 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2912 ],
            "Q": [ 583 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2912 ],
            "Q": [ 681 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2912 ],
            "Q": [ 1219 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2912 ],
            "Q": [ 1302 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2912 ],
            "Q": [ 1119 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2912 ],
            "Q": [ 1365 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2912 ],
            "Q": [ 1628 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2912 ],
            "Q": [ 1712 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2912 ],
            "Q": [ 1822 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2912 ],
            "Q": [ 2015 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2912 ],
            "Q": [ 2086 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2912 ],
            "Q": [ 2163 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2912 ],
            "Q": [ 2256 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2912 ],
            "Q": [ 2313 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2912 ],
            "Q": [ 2423 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2912 ],
            "Q": [ 972 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2912 ],
            "Q": [ 2541 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2912 ],
            "Q": [ 2657 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2912 ],
            "Q": [ 1457 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2912 ],
            "Q": [ 1597 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2912 ],
            "Q": [ 1740 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2912 ],
            "Q": [ 1918 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2912 ],
            "Q": [ 741 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2912 ],
            "Q": [ 793 ]
          }
        },
        "\\127[22]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 527 ],
            "I3": [ 257 ],
            "O": [ 2912 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2913 ],
            "Q": [ 1161 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2913 ],
            "Q": [ 917 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2913 ],
            "Q": [ 83 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2913 ],
            "Q": [ 97 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2913 ],
            "Q": [ 156 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2913 ],
            "Q": [ 268 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2913 ],
            "Q": [ 427 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2913 ],
            "Q": [ 462 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2913 ],
            "Q": [ 585 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2913 ],
            "Q": [ 683 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2913 ],
            "Q": [ 1221 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2913 ],
            "Q": [ 1304 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2913 ],
            "Q": [ 1117 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2913 ],
            "Q": [ 1364 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2913 ],
            "Q": [ 1630 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2913 ],
            "Q": [ 1710 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2913 ],
            "Q": [ 1821 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2913 ],
            "Q": [ 2012 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2913 ],
            "Q": [ 2088 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2913 ],
            "Q": [ 2165 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2913 ],
            "Q": [ 2254 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2913 ],
            "Q": [ 2312 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2913 ],
            "Q": [ 2425 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2913 ],
            "Q": [ 970 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2913 ],
            "Q": [ 2539 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2913 ],
            "Q": [ 2659 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2913 ],
            "Q": [ 1459 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2913 ],
            "Q": [ 1599 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2913 ],
            "Q": [ 1742 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2913 ],
            "Q": [ 1916 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2913 ],
            "Q": [ 739 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2913 ],
            "Q": [ 795 ]
          }
        },
        "\\127[23]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 526 ],
            "I3": [ 257 ],
            "O": [ 2913 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 532 ],
            "Q": [ 1172 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 532 ],
            "Q": [ 927 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 532 ],
            "Q": [ 41 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 532 ],
            "Q": [ 137 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 532 ],
            "Q": [ 196 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 532 ],
            "Q": [ 310 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 532 ],
            "Q": [ 382 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 532 ],
            "Q": [ 502 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 532 ],
            "Q": [ 561 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 532 ],
            "Q": [ 648 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 532 ],
            "Q": [ 1047 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 532 ],
            "Q": [ 1257 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 532 ],
            "Q": [ 1132 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 532 ],
            "Q": [ 1406 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 532 ],
            "Q": [ 1534 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 532 ],
            "Q": [ 1679 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 532 ],
            "Q": [ 1851 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 532 ],
            "Q": [ 1968 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 532 ],
            "Q": [ 2053 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 532 ],
            "Q": [ 2144 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 532 ],
            "Q": [ 2235 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 532 ],
            "Q": [ 2352 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 532 ],
            "Q": [ 2408 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 532 ],
            "Q": [ 945 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 532 ],
            "Q": [ 2522 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 532 ],
            "Q": [ 2607 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 532 ],
            "Q": [ 1474 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 532 ],
            "Q": [ 1578 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 532 ],
            "Q": [ 1747 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 532 ],
            "Q": [ 1881 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 532 ],
            "Q": [ 722 ]
          }
        },
        "\\127[24]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 532 ],
            "Q": [ 816 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 530 ],
            "Q": [ 1174 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 530 ],
            "Q": [ 924 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 530 ],
            "Q": [ 40 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 530 ],
            "Q": [ 136 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 530 ],
            "Q": [ 195 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 530 ],
            "Q": [ 309 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 530 ],
            "Q": [ 381 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 530 ],
            "Q": [ 501 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 530 ],
            "Q": [ 560 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 530 ],
            "Q": [ 647 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 530 ],
            "Q": [ 1046 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 530 ],
            "Q": [ 1256 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 530 ],
            "Q": [ 1134 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 530 ],
            "Q": [ 1405 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 530 ],
            "Q": [ 1533 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 530 ],
            "Q": [ 1678 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 530 ],
            "Q": [ 1850 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 530 ],
            "Q": [ 1967 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 530 ],
            "Q": [ 2052 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 530 ],
            "Q": [ 2143 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 530 ],
            "Q": [ 2234 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 530 ],
            "Q": [ 2351 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 530 ],
            "Q": [ 2407 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 530 ],
            "Q": [ 944 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 530 ],
            "Q": [ 2521 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 530 ],
            "Q": [ 2606 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 530 ],
            "Q": [ 1476 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 530 ],
            "Q": [ 1580 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 530 ],
            "Q": [ 1749 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 530 ],
            "Q": [ 1878 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 530 ],
            "Q": [ 724 ]
          }
        },
        "\\127[25]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 530 ],
            "Q": [ 813 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 528 ],
            "Q": [ 1171 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 528 ],
            "Q": [ 926 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 528 ],
            "Q": [ 43 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 528 ],
            "Q": [ 139 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 528 ],
            "Q": [ 197 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 528 ],
            "Q": [ 307 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 528 ],
            "Q": [ 379 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 528 ],
            "Q": [ 503 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 528 ],
            "Q": [ 563 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 528 ],
            "Q": [ 650 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 528 ],
            "Q": [ 1048 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 528 ],
            "Q": [ 1254 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 528 ],
            "Q": [ 1131 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 528 ],
            "Q": [ 1403 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 528 ],
            "Q": [ 1531 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 528 ],
            "Q": [ 1680 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 528 ],
            "Q": [ 1848 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 528 ],
            "Q": [ 1965 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 528 ],
            "Q": [ 2054 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 528 ],
            "Q": [ 2142 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 528 ],
            "Q": [ 2237 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 528 ],
            "Q": [ 2353 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 528 ],
            "Q": [ 2405 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 528 ],
            "Q": [ 942 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 528 ],
            "Q": [ 2519 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 528 ],
            "Q": [ 2608 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 528 ],
            "Q": [ 1475 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 528 ],
            "Q": [ 1577 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 528 ],
            "Q": [ 1746 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 528 ],
            "Q": [ 1880 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 528 ],
            "Q": [ 723 ]
          }
        },
        "\\127[26]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 528 ],
            "Q": [ 815 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 201 ],
            "Q": [ 1173 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 201 ],
            "Q": [ 923 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 201 ],
            "Q": [ 42 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 201 ],
            "Q": [ 138 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 201 ],
            "Q": [ 562 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 201 ],
            "Q": [ 649 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 201 ],
            "Q": [ 2141 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 201 ],
            "Q": [ 2236 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 201 ],
            "Q": [ 1133 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 201 ],
            "Q": [ 941 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 201 ],
            "Q": [ 1473 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 201 ],
            "Q": [ 1579 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 201 ],
            "Q": [ 1748 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 201 ],
            "Q": [ 1877 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 201 ],
            "Q": [ 721 ]
          }
        },
        "\\127[27]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 201 ],
            "Q": [ 812 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 252 ],
            "Q": [ 1176 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 252 ],
            "Q": [ 931 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 252 ],
            "Q": [ 37 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 252 ],
            "Q": [ 145 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 252 ],
            "Q": [ 643 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 252 ],
            "Q": [ 1042 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 252 ],
            "Q": [ 2048 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 252 ],
            "Q": [ 2137 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 252 ],
            "Q": [ 1105 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 252 ],
            "Q": [ 990 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 252 ],
            "Q": [ 1464 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 252 ],
            "Q": [ 1588 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 252 ],
            "Q": [ 1765 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 252 ],
            "Q": [ 1911 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 252 ],
            "Q": [ 766 ]
          }
        },
        "\\127[28]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 252 ],
            "Q": [ 820 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 253 ],
            "Q": [ 1178 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 253 ],
            "Q": [ 933 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 253 ],
            "Q": [ 36 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 253 ],
            "Q": [ 144 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 253 ],
            "Q": [ 1250 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 253 ],
            "Q": [ 1411 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 253 ],
            "Q": [ 1527 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 253 ],
            "Q": [ 1674 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 253 ],
            "Q": [ 1856 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 253 ],
            "Q": [ 1961 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 253 ],
            "Q": [ 1107 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 253 ],
            "Q": [ 989 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 253 ],
            "Q": [ 1466 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 253 ],
            "Q": [ 1590 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 253 ],
            "Q": [ 1767 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 253 ],
            "Q": [ 1913 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 253 ],
            "Q": [ 768 ]
          }
        },
        "\\127[29]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 253 ],
            "Q": [ 822 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2914 ],
            "Q": [ 1195 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2914 ],
            "Q": [ 904 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2914 ],
            "Q": [ 74 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2914 ],
            "Q": [ 129 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2914 ],
            "Q": [ 188 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2914 ],
            "Q": [ 300 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2914 ],
            "Q": [ 419 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2914 ],
            "Q": [ 496 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2914 ],
            "Q": [ 612 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2914 ],
            "Q": [ 675 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2914 ],
            "Q": [ 1069 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2914 ],
            "Q": [ 1308 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2914 ],
            "Q": [ 1098 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2914 ],
            "Q": [ 1396 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2914 ],
            "Q": [ 1613 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2914 ],
            "Q": [ 1694 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2914 ],
            "Q": [ 1843 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2914 ],
            "Q": [ 1982 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2914 ],
            "Q": [ 2082 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2914 ],
            "Q": [ 2175 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2914 ],
            "Q": [ 2258 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2914 ],
            "Q": [ 2344 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2914 ],
            "Q": [ 2435 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2914 ],
            "Q": [ 966 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2914 ],
            "Q": [ 2559 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2914 ],
            "Q": [ 2653 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2914 ],
            "Q": [ 1439 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2914 ],
            "Q": [ 1571 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2914 ],
            "Q": [ 1770 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2914 ],
            "Q": [ 1888 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2914 ],
            "Q": [ 729 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2914 ],
            "Q": [ 789 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 527 ],
            "I3": [ 227 ],
            "O": [ 2914 ]
          }
        },
        "\\127[2]_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 527 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 251 ],
            "Q": [ 1175 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 251 ],
            "Q": [ 930 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 251 ],
            "Q": [ 33 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 251 ],
            "Q": [ 143 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 251 ],
            "Q": [ 1104 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 251 ],
            "Q": [ 975 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 251 ],
            "Q": [ 1463 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 251 ],
            "Q": [ 1589 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 251 ],
            "Q": [ 1764 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 251 ],
            "Q": [ 1910 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 251 ],
            "Q": [ 767 ]
          }
        },
        "\\127[30]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 251 ],
            "Q": [ 819 ]
          }
        },
        "\\127[30]_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1177 ],
            "I2": [ 1175 ],
            "I3": [ 35 ],
            "O": [ 2849 ]
          }
        },
        "\\127[30]_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1178 ],
            "I2": [ 1176 ],
            "I3": [ 35 ],
            "O": [ 2850 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 254 ],
            "Q": [ 1177 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 254 ],
            "Q": [ 932 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 254 ],
            "Q": [ 32 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 254 ],
            "Q": [ 142 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 254 ],
            "Q": [ 1040 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 254 ],
            "Q": [ 1248 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 254 ],
            "Q": [ 1959 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 254 ],
            "Q": [ 2046 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 254 ],
            "Q": [ 1106 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 254 ],
            "Q": [ 974 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 254 ],
            "Q": [ 1465 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 254 ],
            "Q": [ 1587 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 254 ],
            "Q": [ 1766 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 254 ],
            "Q": [ 1912 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 254 ],
            "Q": [ 765 ]
          }
        },
        "\\127[31]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 254 ],
            "Q": [ 821 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2915 ],
            "Q": [ 1197 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2915 ],
            "Q": [ 906 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2915 ],
            "Q": [ 73 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2915 ],
            "Q": [ 128 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2915 ],
            "Q": [ 187 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2915 ],
            "Q": [ 299 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2915 ],
            "Q": [ 417 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2915 ],
            "Q": [ 495 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2915 ],
            "Q": [ 614 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2915 ],
            "Q": [ 677 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2915 ],
            "Q": [ 1071 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2915 ],
            "Q": [ 1310 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2915 ],
            "Q": [ 1100 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2915 ],
            "Q": [ 1395 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2915 ],
            "Q": [ 1612 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2915 ],
            "Q": [ 1696 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2915 ],
            "Q": [ 1842 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2915 ],
            "Q": [ 1984 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2915 ],
            "Q": [ 2084 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2915 ],
            "Q": [ 2177 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2915 ],
            "Q": [ 2260 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2915 ],
            "Q": [ 2343 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2915 ],
            "Q": [ 2437 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2915 ],
            "Q": [ 968 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2915 ],
            "Q": [ 2561 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2915 ],
            "Q": [ 2655 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2915 ],
            "Q": [ 1441 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2915 ],
            "Q": [ 1573 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2915 ],
            "Q": [ 1772 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2915 ],
            "Q": [ 1890 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2915 ],
            "Q": [ 727 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2915 ],
            "Q": [ 791 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 526 ],
            "I3": [ 227 ],
            "O": [ 2915 ]
          }
        },
        "\\127[3]_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 216 ],
            "I3": [ 215 ],
            "O": [ 526 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2916 ],
            "Q": [ 1166 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2916 ],
            "Q": [ 935 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2916 ],
            "Q": [ 55 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2916 ],
            "Q": [ 127 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2916 ],
            "Q": [ 186 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2916 ],
            "Q": [ 298 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2916 ],
            "Q": [ 402 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2916 ],
            "Q": [ 492 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2916 ],
            "Q": [ 609 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2916 ],
            "Q": [ 1002 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2916 ],
            "Q": [ 1080 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2916 ],
            "Q": [ 1299 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2916 ],
            "Q": [ 1126 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2916 ],
            "Q": [ 1394 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2916 ],
            "Q": [ 1646 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2916 ],
            "Q": [ 1707 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2916 ],
            "Q": [ 361 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2916 ],
            "Q": [ 2007 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2916 ],
            "Q": [ 2103 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2916 ],
            "Q": [ 2172 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2916 ],
            "Q": [ 2284 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2916 ],
            "Q": [ 2342 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2916 ],
            "Q": [ 2430 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2916 ],
            "Q": [ 955 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2916 ],
            "Q": [ 2564 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2916 ],
            "Q": [ 2634 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2916 ],
            "Q": [ 1434 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2916 ],
            "Q": [ 1584 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2916 ],
            "Q": [ 1735 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2916 ],
            "Q": [ 1885 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2916 ],
            "Q": [ 756 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2916 ],
            "Q": [ 801 ]
          }
        },
        "\\127[4]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 531 ],
            "I3": [ 235 ],
            "O": [ 2916 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2917 ],
            "Q": [ 1168 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2917 ],
            "Q": [ 937 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2917 ],
            "Q": [ 54 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2917 ],
            "Q": [ 126 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2917 ],
            "Q": [ 185 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2917 ],
            "Q": [ 297 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2917 ],
            "Q": [ 404 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2917 ],
            "Q": [ 491 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2917 ],
            "Q": [ 611 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2917 ],
            "Q": [ 1004 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2917 ],
            "Q": [ 1082 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2917 ],
            "Q": [ 1301 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2917 ],
            "Q": [ 1128 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2917 ],
            "Q": [ 1393 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2917 ],
            "Q": [ 1643 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2917 ],
            "Q": [ 1709 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2917 ],
            "Q": [ 355 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2917 ],
            "Q": [ 2005 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2917 ],
            "Q": [ 2105 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2917 ],
            "Q": [ 2174 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2917 ],
            "Q": [ 2286 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2917 ],
            "Q": [ 2341 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2917 ],
            "Q": [ 2432 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2917 ],
            "Q": [ 957 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2917 ],
            "Q": [ 2566 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2917 ],
            "Q": [ 2636 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2917 ],
            "Q": [ 1436 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2917 ],
            "Q": [ 1586 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2917 ],
            "Q": [ 1737 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2917 ],
            "Q": [ 1887 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2917 ],
            "Q": [ 758 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2917 ],
            "Q": [ 803 ]
          }
        },
        "\\127[5]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 529 ],
            "I3": [ 235 ],
            "O": [ 2917 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2918 ],
            "Q": [ 1165 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2918 ],
            "Q": [ 934 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2918 ],
            "Q": [ 53 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2918 ],
            "Q": [ 125 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2918 ],
            "Q": [ 184 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2918 ],
            "Q": [ 296 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2918 ],
            "Q": [ 401 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2918 ],
            "Q": [ 490 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2918 ],
            "Q": [ 608 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2918 ],
            "Q": [ 1001 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2918 ],
            "Q": [ 1081 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2918 ],
            "Q": [ 1298 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2918 ],
            "Q": [ 1125 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2918 ],
            "Q": [ 1392 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2918 ],
            "Q": [ 1645 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2918 ],
            "Q": [ 1706 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2918 ],
            "Q": [ 360 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2918 ],
            "Q": [ 2006 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2918 ],
            "Q": [ 2102 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2918 ],
            "Q": [ 2171 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2918 ],
            "Q": [ 2283 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2918 ],
            "Q": [ 2340 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2918 ],
            "Q": [ 2429 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2918 ],
            "Q": [ 954 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2918 ],
            "Q": [ 2563 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2918 ],
            "Q": [ 2633 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2918 ],
            "Q": [ 1433 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2918 ],
            "Q": [ 1585 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2918 ],
            "Q": [ 1734 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2918 ],
            "Q": [ 1884 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2918 ],
            "Q": [ 757 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2918 ],
            "Q": [ 802 ]
          }
        },
        "\\127[6]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 527 ],
            "I3": [ 235 ],
            "O": [ 2918 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 2919 ],
            "Q": [ 1167 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 2919 ],
            "Q": [ 936 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 2919 ],
            "Q": [ 52 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 2919 ],
            "Q": [ 124 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 2919 ],
            "Q": [ 183 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 2919 ],
            "Q": [ 295 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 2919 ],
            "Q": [ 403 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 2919 ],
            "Q": [ 489 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 2919 ],
            "Q": [ 610 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 2919 ],
            "Q": [ 1003 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 2919 ],
            "Q": [ 1079 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 2919 ],
            "Q": [ 1300 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 2919 ],
            "Q": [ 1127 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 2919 ],
            "Q": [ 1391 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 2919 ],
            "Q": [ 1642 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 2919 ],
            "Q": [ 1708 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 2919 ],
            "Q": [ 354 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 2919 ],
            "Q": [ 2004 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 2919 ],
            "Q": [ 2104 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 2919 ],
            "Q": [ 2173 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 2919 ],
            "Q": [ 2285 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 2919 ],
            "Q": [ 2339 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 2919 ],
            "Q": [ 2431 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 2919 ],
            "Q": [ 956 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 2919 ],
            "Q": [ 2565 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 2919 ],
            "Q": [ 2635 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 2919 ],
            "Q": [ 1435 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 2919 ],
            "Q": [ 1583 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 2919 ],
            "Q": [ 1736 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 2919 ],
            "Q": [ 1886 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 2919 ],
            "Q": [ 755 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 2919 ],
            "Q": [ 800 ]
          }
        },
        "\\127[7]_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 526 ],
            "I3": [ 235 ],
            "O": [ 2919 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 1943 ],
            "Q": [ 1190 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 1943 ],
            "Q": [ 899 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 1943 ],
            "Q": [ 68 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 1943 ],
            "Q": [ 135 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 1943 ],
            "Q": [ 194 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 1943 ],
            "Q": [ 306 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 1943 ],
            "Q": [ 432 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 1943 ],
            "Q": [ 500 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 1943 ],
            "Q": [ 578 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 1943 ],
            "Q": [ 1008 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 1943 ],
            "Q": [ 1216 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 1943 ],
            "Q": [ 1279 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 1943 ],
            "Q": [ 1142 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 1943 ],
            "Q": [ 1400 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 1943 ],
            "Q": [ 1623 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 1943 ],
            "Q": [ 1791 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 1943 ],
            "Q": [ 1847 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 1943 ],
            "Q": [ 1989 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 1943 ],
            "Q": [ 2097 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 1943 ],
            "Q": [ 2196 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 1943 ],
            "Q": [ 2274 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 1943 ],
            "Q": [ 2348 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 1943 ],
            "Q": [ 2440 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 1943 ],
            "Q": [ 980 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 1943 ],
            "Q": [ 2572 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 1943 ],
            "Q": [ 2644 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 1943 ],
            "Q": [ 1470 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 1943 ],
            "Q": [ 1592 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 1943 ],
            "Q": [ 1759 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 1943 ],
            "Q": [ 1921 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 1943 ],
            "Q": [ 746 ]
          }
        },
        "\\127[8]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 1943 ],
            "Q": [ 824 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1146 ],
            "E": [ 1942 ],
            "Q": [ 1192 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 686 ],
            "E": [ 1942 ],
            "Q": [ 901 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 854 ],
            "E": [ 1942 ],
            "Q": [ 67 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 831 ],
            "E": [ 1942 ],
            "Q": [ 134 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 202 ],
            "E": [ 1942 ],
            "Q": [ 193 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 323 ],
            "E": [ 1942 ],
            "Q": [ 305 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 435 ],
            "E": [ 1942 ],
            "Q": [ 434 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 506 ],
            "E": [ 1942 ],
            "Q": [ 499 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 566 ],
            "E": [ 1942 ],
            "Q": [ 580 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 652 ],
            "E": [ 1942 ],
            "Q": [ 1010 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1051 ],
            "E": [ 1942 ],
            "Q": [ 1218 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1259 ],
            "E": [ 1942 ],
            "Q": [ 1281 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1084 ],
            "E": [ 1942 ],
            "Q": [ 1144 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1414 ],
            "E": [ 1942 ],
            "Q": [ 1399 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1538 ],
            "E": [ 1942 ],
            "Q": [ 1625 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1714 ],
            "E": [ 1942 ],
            "Q": [ 1788 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1861 ],
            "E": [ 1942 ],
            "Q": [ 1846 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1970 ],
            "E": [ 1942 ],
            "Q": [ 1991 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2057 ],
            "E": [ 1942 ],
            "Q": [ 2099 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2146 ],
            "E": [ 1942 ],
            "Q": [ 2198 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2240 ],
            "E": [ 1942 ],
            "Q": [ 2276 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2356 ],
            "E": [ 1942 ],
            "Q": [ 2347 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2454 ],
            "E": [ 1942 ],
            "Q": [ 2442 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1262 ],
            "E": [ 1942 ],
            "Q": [ 982 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2568 ],
            "E": [ 1942 ],
            "Q": [ 2574 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2661 ],
            "E": [ 1942 ],
            "Q": [ 2646 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1419 ],
            "E": [ 1942 ],
            "Q": [ 1472 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1542 ],
            "E": [ 1942 ],
            "Q": [ 1594 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1719 ],
            "E": [ 1942 ],
            "Q": [ 1761 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 1865 ],
            "E": [ 1942 ],
            "Q": [ 1920 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 714 ],
            "E": [ 1942 ],
            "Q": [ 748 ]
          }
        },
        "\\127[9]_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 773 ],
            "E": [ 1942 ],
            "Q": [ 826 ]
          }
        },
        "Hsync_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2920 ],
            "Q": [ 6 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2921 ],
            "I3": [ 2922 ],
            "O": [ 2920 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2923 ],
            "CO": [ 2921 ],
            "I0": [ 2924 ],
            "I1": [ "0" ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2925 ],
            "CO": [ 2923 ],
            "I0": [ 2926 ],
            "I1": [ "1" ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2927 ],
            "CO": [ 2925 ],
            "I0": [ 2928 ],
            "I1": [ "0" ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2929 ],
            "CO": [ 2927 ],
            "I0": [ 2930 ],
            "I1": [ "0" ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2931 ],
            "CO": [ 2929 ],
            "I0": [ 2932 ],
            "I1": [ "0" ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2933 ],
            "CO": [ 2922 ],
            "I0": [ "1" ],
            "I1": [ 2934 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2935 ],
            "CO": [ 2933 ],
            "I0": [ "0" ],
            "I1": [ 2936 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2937 ],
            "CO": [ 2935 ],
            "I0": [ "1" ],
            "I1": [ 2938 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2939 ],
            "CO": [ 2937 ],
            "I0": [ "0" ],
            "I1": [ 2940 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2941 ],
            "CO": [ 2939 ],
            "I0": [ "0" ],
            "I1": [ 2942 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2931 ],
            "O": [ 2941 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2930 ],
            "O": [ 2940 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2932 ],
            "O": [ 2942 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2924 ],
            "O": [ 2934 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2926 ],
            "O": [ 2936 ]
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2928 ],
            "O": [ 2938 ]
          }
        },
        "Vsync_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2943 ],
            "Q": [ 7 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2944 ],
            "I2": [ 2945 ],
            "I3": [ 2946 ],
            "O": [ 2943 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2878 ],
            "I1": [ 2879 ],
            "I2": [ 2947 ],
            "I3": [ 2877 ],
            "O": [ 2944 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 34 ],
            "I3": [ 30 ],
            "O": [ 80 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2880 ],
            "I2": [ 11 ],
            "I3": [ 35 ],
            "O": [ 2947 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2948 ],
            "CO": [ 2945 ],
            "I0": [ "0" ],
            "I1": [ 2949 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2950 ],
            "CO": [ 2948 ],
            "I0": [ "1" ],
            "I1": [ 2951 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2952 ],
            "CO": [ 2950 ],
            "I0": [ "1" ],
            "I1": [ 2953 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2954 ],
            "CO": [ 2952 ],
            "I0": [ "1" ],
            "I1": [ 2955 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2956 ],
            "CO": [ 2954 ],
            "I0": [ "1" ],
            "I1": [ 2957 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2958 ],
            "CO": [ 2956 ],
            "I0": [ "0" ],
            "I1": [ 2959 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2960 ],
            "CO": [ 2958 ],
            "I0": [ "1" ],
            "I1": [ 2961 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2962 ],
            "CO": [ 2960 ],
            "I0": [ "0" ],
            "I1": [ 2963 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2964 ],
            "CO": [ 2946 ],
            "I0": [ "0" ],
            "I1": [ 2949 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2965 ],
            "CO": [ 2964 ],
            "I0": [ "1" ],
            "I1": [ 2951 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2966 ],
            "CO": [ 2965 ],
            "I0": [ "1" ],
            "I1": [ 2953 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2967 ],
            "CO": [ 2966 ],
            "I0": [ "1" ],
            "I1": [ 2955 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2968 ],
            "CO": [ 2967 ],
            "I0": [ "1" ],
            "I1": [ 2957 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2969 ],
            "CO": [ 2968 ],
            "I0": [ "0" ],
            "I1": [ 2959 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2970 ],
            "CO": [ 2969 ],
            "I0": [ "1" ],
            "I1": [ 2961 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2971 ],
            "CO": [ 2970 ],
            "I0": [ "1" ],
            "I1": [ 2963 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2972 ],
            "CO": [ 2971 ],
            "I0": [ "0" ],
            "I1": [ 2962 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2973 ],
            "CO": [ 199 ],
            "I0": [ "0" ],
            "I1": [ 2949 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2974 ],
            "CO": [ 2973 ],
            "I0": [ "1" ],
            "I1": [ 2951 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2975 ],
            "CO": [ 2974 ],
            "I0": [ "1" ],
            "I1": [ 2953 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2976 ],
            "CO": [ 2975 ],
            "I0": [ "1" ],
            "I1": [ 2955 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2977 ],
            "CO": [ 2976 ],
            "I0": [ "1" ],
            "I1": [ 2957 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 46 ],
            "O": [ 2951 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 30 ],
            "O": [ 2953 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 58 ],
            "O": [ 2949 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 35 ],
            "O": [ 2957 ]
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 34 ],
            "O": [ 2955 ]
          }
        },
        "brick_out_SB_DFFN_Q": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 15 ],
            "Q": [ 2979 ]
          }
        },
        "brick_out_SB_DFFN_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 20 ],
            "Q": [ 2980 ]
          }
        },
        "brick_out_SB_DFFN_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 24 ],
            "Q": [ 2981 ]
          }
        },
        "brick_out_SB_DFFN_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 90 ],
            "Q": [ 2982 ]
          }
        },
        "brick_out_SB_DFFN_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 149 ],
            "Q": [ 2983 ]
          }
        },
        "brick_out_SB_DFFN_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 261 ],
            "Q": [ 2984 ]
          }
        },
        "brick_out_SB_DFFN_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 366 ],
            "Q": [ 2985 ]
          }
        },
        "brick_out_SB_DFFN_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 455 ],
            "Q": [ 2986 ]
          }
        },
        "brick_out_SB_DFFN_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 547 ],
            "Q": [ 2987 ]
          }
        },
        "brick_out_SB_DFFN_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 634 ],
            "Q": [ 2988 ]
          }
        },
        "brick_out_SB_DFFN_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 1033 ],
            "Q": [ 2989 ]
          }
        },
        "brick_out_SB_DFFN_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 1241 ],
            "Q": [ 2990 ]
          }
        },
        "brick_out_SB_DFFN_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 1353 ],
            "Q": [ 2991 ]
          }
        },
        "brick_out_SB_DFFN_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 1357 ],
            "Q": [ 2992 ]
          }
        },
        "brick_out_SB_DFFN_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 1518 ],
            "Q": [ 2993 ]
          }
        },
        "brick_out_SB_DFFN_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 1665 ],
            "Q": [ 2994 ]
          }
        },
        "brick_out_SB_DFFN_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 1814 ],
            "Q": [ 2995 ]
          }
        },
        "brick_out_SB_DFFN_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 1952 ],
            "Q": [ 2996 ]
          }
        },
        "brick_out_SB_DFFN_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2039 ],
            "Q": [ 2997 ]
          }
        },
        "brick_out_SB_DFFN_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2128 ],
            "Q": [ 2998 ]
          }
        },
        "brick_out_SB_DFFN_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2221 ],
            "Q": [ 2999 ]
          }
        },
        "brick_out_SB_DFFN_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2305 ],
            "Q": [ 3000 ]
          }
        },
        "brick_out_SB_DFFN_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2392 ],
            "Q": [ 3001 ]
          }
        },
        "brick_out_SB_DFFN_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2502 ],
            "Q": [ 3002 ]
          }
        },
        "brick_out_SB_DFFN_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2506 ],
            "Q": [ 3003 ]
          }
        },
        "brick_out_SB_DFFN_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2593 ],
            "Q": [ 3004 ]
          }
        },
        "brick_out_SB_DFFN_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2711 ],
            "Q": [ 3005 ]
          }
        },
        "brick_out_SB_DFFN_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2738 ],
            "Q": [ 3006 ]
          }
        },
        "brick_out_SB_DFFN_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2765 ],
            "Q": [ 3007 ]
          }
        },
        "brick_out_SB_DFFN_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2792 ],
            "Q": [ 3008 ]
          }
        },
        "brick_out_SB_DFFN_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2819 ],
            "Q": [ 3009 ]
          }
        },
        "brick_out_SB_DFFN_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2978 ],
            "D": [ 2846 ],
            "Q": [ 3010 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3012 ],
            "Q": [ 3013 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3014 ],
            "Q": [ 3015 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3016 ],
            "Q": [ 3017 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3018 ],
            "Q": [ 3019 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3020 ],
            "Q": [ 3021 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3022 ],
            "Q": [ 3023 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3024 ],
            "Q": [ 3025 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3026 ],
            "Q": [ 3027 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3028 ],
            "Q": [ 3029 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3030 ],
            "Q": [ 3031 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3032 ],
            "Q": [ 3033 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3034 ],
            "Q": [ 3035 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3036 ],
            "Q": [ 3037 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3038 ],
            "Q": [ 3039 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3040 ],
            "Q": [ 3041 ]
          }
        },
        "cannon1.cannon_controller.counter_c.i_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3042 ],
            "Q": [ 3043 ]
          }
        },
        "cannon1.cannon_controller.hsosc_c": {
          "hide_name": 0,
          "type": "SB_HFOSC",
          "parameters": {
            "CLKHF_DIV": "0b00"
          },
          "attributes": {
            "hdlname": "cannon1 cannon_controller hsosc_c"
          },
          "port_directions": {
            "CLKHF": "output",
            "CLKHFEN": "input",
            "CLKHFPU": "input"
          },
          "connections": {
            "CLKHF": [ 3011 ],
            "CLKHFEN": [ "1" ],
            "CLKHFPU": [ "1" ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 3044 ],
            "E": [ 3045 ],
            "Q": [ 3046 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 3047 ],
            "E": [ 3045 ],
            "Q": [ 3044 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 3048 ],
            "E": [ 3045 ],
            "Q": [ 3047 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 3049 ],
            "E": [ 3045 ],
            "Q": [ 3048 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 3050 ],
            "E": [ 3045 ],
            "Q": [ 3049 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 208 ],
            "E": [ 3045 ],
            "Q": [ 3050 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 2663 ],
            "E": [ 3045 ],
            "Q": [ 208 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 3 ],
            "E": [ 3045 ],
            "Q": [ 2663 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3051 ],
            "I1": [ 3033 ],
            "I2": [ 3052 ],
            "I3": [ 3053 ],
            "O": [ 3045 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3054 ],
            "CO": [ 3051 ],
            "I0": [ "0" ],
            "I1": [ 3055 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3056 ],
            "CO": [ 3054 ],
            "I0": [ "0" ],
            "I1": [ 3057 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3058 ],
            "CO": [ 3056 ],
            "I0": [ "0" ],
            "I1": [ 3059 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3060 ],
            "CO": [ 3058 ],
            "I0": [ "0" ],
            "I1": [ 3061 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3062 ],
            "CO": [ 3060 ],
            "I0": [ "0" ],
            "I1": [ 3063 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3064 ],
            "CO": [ 3062 ],
            "I0": [ "0" ],
            "I1": [ 3065 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3066 ],
            "CO": [ 3064 ],
            "I0": [ "0" ],
            "I1": [ 3067 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3039 ],
            "I2": [ 3037 ],
            "I3": [ 3068 ],
            "O": [ 3052 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3029 ],
            "I2": [ 3035 ],
            "I3": [ 3069 ],
            "O": [ 3068 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3031 ],
            "I2": [ 3015 ],
            "I3": [ 3013 ],
            "O": [ 3069 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3070 ],
            "CO": [ 3053 ],
            "I0": [ "0" ],
            "I1": [ 3055 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3071 ],
            "CO": [ 3070 ],
            "I0": [ "0" ],
            "I1": [ 3057 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3072 ],
            "CO": [ 3071 ],
            "I0": [ "0" ],
            "I1": [ 3059 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3073 ],
            "CO": [ 3072 ],
            "I0": [ "0" ],
            "I1": [ 3061 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3074 ],
            "CO": [ 3073 ],
            "I0": [ "1" ],
            "I1": [ 3063 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3075 ],
            "CO": [ 3074 ],
            "I0": [ "0" ],
            "I1": [ 3065 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3066 ],
            "CO": [ 3075 ],
            "I0": [ "0" ],
            "I1": [ 3067 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3013 ],
            "O": [ 3055 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3015 ],
            "O": [ 3057 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3031 ],
            "O": [ 3061 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3037 ],
            "O": [ 3067 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3039 ],
            "O": [ 3066 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3033 ],
            "O": [ 3063 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3035 ],
            "O": [ 3065 ]
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3029 ],
            "O": [ 3059 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3076 ],
            "E": [ 210 ],
            "Q": [ 214 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3077 ],
            "E": [ 210 ],
            "Q": [ 212 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 3078 ],
            "I2": [ 212 ],
            "I3": [ 3079 ],
            "O": [ 3077 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3080 ],
            "E": [ 210 ],
            "Q": [ 211 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 3081 ],
            "I2": [ 211 ],
            "I3": [ 3082 ],
            "O": [ 3080 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3083 ],
            "E": [ 210 ],
            "Q": [ 689 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 3084 ],
            "I2": [ 689 ],
            "I3": [ 3085 ],
            "O": [ 3083 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3086 ],
            "E": [ 210 ],
            "Q": [ 688 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 3087 ],
            "I2": [ 688 ],
            "I3": [ 3088 ],
            "O": [ 3086 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3089 ],
            "E": [ 210 ],
            "Q": [ 2664 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 3090 ],
            "I2": [ 2664 ],
            "I3": [ 3091 ],
            "O": [ 3089 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3092 ],
            "E": [ 210 ],
            "Q": [ 2669 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 3093 ],
            "I2": [ 2669 ],
            "I3": [ 3094 ],
            "O": [ 3092 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3095 ],
            "E": [ 210 ],
            "Q": [ 2668 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 3096 ],
            "I2": [ 2668 ],
            "I3": [ 3097 ],
            "O": [ 3095 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3098 ],
            "E": [ 210 ],
            "Q": [ 2667 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010101011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ "0" ],
            "I2": [ 2667 ],
            "I3": [ 2665 ],
            "O": [ 3098 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3099 ],
            "E": [ 210 ],
            "Q": [ 2665 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2665 ],
            "O": [ 3099 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 3100 ],
            "I2": [ 214 ],
            "I3": [ 3101 ],
            "O": [ 3076 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3078 ],
            "CO": [ 3100 ],
            "I0": [ 212 ],
            "I1": [ "1" ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3081 ],
            "CO": [ 3078 ],
            "I0": [ 211 ],
            "I1": [ "1" ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3084 ],
            "CO": [ 3081 ],
            "I0": [ 689 ],
            "I1": [ "1" ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3087 ],
            "CO": [ 3084 ],
            "I0": [ 688 ],
            "I1": [ "1" ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3090 ],
            "CO": [ 3087 ],
            "I0": [ 2664 ],
            "I1": [ "1" ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3093 ],
            "CO": [ 3090 ],
            "I0": [ 2669 ],
            "I1": [ "1" ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3096 ],
            "CO": [ 3093 ],
            "I0": [ 2668 ],
            "I1": [ "1" ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2665 ],
            "CO": [ 3096 ],
            "I0": [ 2667 ],
            "I1": [ "1" ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3079 ],
            "CO": [ 3101 ],
            "I0": [ "0" ],
            "I1": [ 212 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3082 ],
            "CO": [ 3079 ],
            "I0": [ "0" ],
            "I1": [ 211 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3085 ],
            "CO": [ 3082 ],
            "I0": [ "0" ],
            "I1": [ 689 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3088 ],
            "CO": [ 3085 ],
            "I0": [ "0" ],
            "I1": [ 688 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3091 ],
            "CO": [ 3088 ],
            "I0": [ "0" ],
            "I1": [ 2664 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3094 ],
            "CO": [ 3091 ],
            "I0": [ "0" ],
            "I1": [ 2669 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3097 ],
            "CO": [ 3094 ],
            "I0": [ "0" ],
            "I1": [ 2668 ]
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2665 ],
            "CO": [ 3097 ],
            "I0": [ "0" ],
            "I1": [ 2667 ]
          }
        },
        "cannon1:41_SB_DFFNESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFNESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:22.66-22.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3102 ],
            "E": [ "1" ],
            "Q": [ 359 ],
            "R": [ 3046 ]
          }
        },
        "cannon1:41_SB_DFFNESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:22.66-22.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3103 ],
            "E": [ "1" ],
            "Q": [ 3104 ],
            "R": [ 3046 ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFNESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:23.66-23.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3105 ],
            "E": [ "1" ],
            "Q": [ 358 ],
            "S": [ 3046 ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:23.66-23.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3106 ],
            "E": [ "1" ],
            "Q": [ 357 ],
            "S": [ 3046 ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:23.66-23.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3107 ],
            "E": [ "1" ],
            "Q": [ 216 ],
            "S": [ 3046 ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:23.66-23.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3108 ],
            "E": [ "1" ],
            "Q": [ 215 ],
            "S": [ 3046 ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 359 ],
            "I2": [ "1" ],
            "I3": [ 3109 ],
            "O": [ 3102 ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 358 ],
            "I2": [ "1" ],
            "I3": [ 3110 ],
            "O": [ 3105 ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 357 ],
            "I2": [ "1" ],
            "I3": [ 3111 ],
            "O": [ 3106 ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 216 ],
            "I2": [ "1" ],
            "I3": [ 3112 ],
            "O": [ 3107 ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 215 ],
            "I2": [ "1" ],
            "I3": [ 3104 ],
            "O": [ 3108 ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3104 ],
            "O": [ 3103 ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3110 ],
            "CO": [ 3109 ],
            "I0": [ 358 ],
            "I1": [ "1" ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3111 ],
            "CO": [ 3110 ],
            "I0": [ 357 ],
            "I1": [ "1" ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3112 ],
            "CO": [ 3111 ],
            "I0": [ 216 ],
            "I1": [ "1" ]
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3104 ],
            "CO": [ 3112 ],
            "I0": [ 215 ],
            "I1": [ "1" ]
          }
        },
        "cannon_row_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 359 ],
            "E": [ 697 ],
            "Q": [ 3113 ]
          }
        },
        "cannon_row_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 358 ],
            "E": [ 697 ],
            "Q": [ 3114 ]
          }
        },
        "cannon_row_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 357 ],
            "E": [ 697 ],
            "Q": [ 3115 ]
          }
        },
        "cannon_row_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 216 ],
            "E": [ 697 ],
            "Q": [ 3116 ]
          }
        },
        "cannon_row_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 215 ],
            "E": [ 697 ],
            "Q": [ 3117 ]
          }
        },
        "cannon_row_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3104 ],
            "E": [ 697 ],
            "Q": [ 3118 ]
          }
        },
        "cannonpos_d_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 214 ],
            "E": [ 697 ],
            "Q": [ 3119 ]
          }
        },
        "cannonpos_d_SB_DFFNE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 212 ],
            "E": [ 697 ],
            "Q": [ 3120 ]
          }
        },
        "cannonpos_d_SB_DFFNE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 211 ],
            "E": [ 697 ],
            "Q": [ 3121 ]
          }
        },
        "cannonpos_d_SB_DFFNE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 689 ],
            "E": [ 697 ],
            "Q": [ 3122 ]
          }
        },
        "cannonpos_d_SB_DFFNE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 688 ],
            "E": [ 697 ],
            "Q": [ 3123 ]
          }
        },
        "cannonpos_d_SB_DFFNE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2664 ],
            "E": [ 697 ],
            "Q": [ 3124 ]
          }
        },
        "cannonpos_d_SB_DFFNE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2669 ],
            "E": [ 697 ],
            "Q": [ 3125 ]
          }
        },
        "cannonpos_d_SB_DFFNE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2668 ],
            "E": [ 697 ],
            "Q": [ 3126 ]
          }
        },
        "cannonpos_d_SB_DFFNE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2667 ],
            "E": [ 697 ],
            "Q": [ 3127 ]
          }
        },
        "cannonpos_d_SB_DFFNE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2665 ],
            "E": [ 697 ],
            "Q": [ 3128 ]
          }
        },
        "display1.cannon_col_SB_DFFN_Q": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 214 ],
            "Q": [ 3129 ]
          }
        },
        "display1.cannon_col_SB_DFFN_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 212 ],
            "Q": [ 3130 ]
          }
        },
        "display1.cannon_col_SB_DFFN_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 211 ],
            "Q": [ 3131 ]
          }
        },
        "display1.cannon_col_SB_DFFN_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 689 ],
            "Q": [ 3132 ]
          }
        },
        "display1.cannon_col_SB_DFFN_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 688 ],
            "Q": [ 3133 ]
          }
        },
        "display1.cannon_col_SB_DFFN_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2664 ],
            "Q": [ 3134 ]
          }
        },
        "display1.cannon_col_SB_DFFN_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2669 ],
            "Q": [ 3135 ]
          }
        },
        "display1.cannon_col_SB_DFFN_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2668 ],
            "Q": [ 3136 ]
          }
        },
        "display1.cannon_col_SB_DFFN_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2667 ],
            "Q": [ 3137 ]
          }
        },
        "display1.cannon_col_SB_DFFN_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 2665 ],
            "Q": [ 3138 ]
          }
        },
        "display1.column_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3139 ],
            "Q": [ 2924 ],
            "R": [ 3140 ]
          }
        },
        "display1.column_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3141 ],
            "Q": [ 2926 ],
            "R": [ 3140 ]
          }
        },
        "display1.column_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3142 ],
            "Q": [ 2928 ],
            "R": [ 3140 ]
          }
        },
        "display1.column_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3143 ],
            "Q": [ 2930 ],
            "R": [ 3140 ]
          }
        },
        "display1.column_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3144 ],
            "Q": [ 2932 ],
            "R": [ 3140 ]
          }
        },
        "display1.column_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3145 ],
            "Q": [ 2931 ],
            "R": [ 3140 ]
          }
        },
        "display1.column_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3146 ],
            "Q": [ 3147 ],
            "R": [ 3140 ]
          }
        },
        "display1.column_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3148 ],
            "Q": [ 3149 ],
            "R": [ 3140 ]
          }
        },
        "display1.column_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3150 ],
            "Q": [ 3151 ],
            "R": [ 3140 ]
          }
        },
        "display1.column_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3152 ],
            "Q": [ 3153 ],
            "R": [ 3140 ]
          }
        },
        "display1.column_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3153 ],
            "O": [ 3152 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2924 ],
            "I3": [ 3154 ],
            "O": [ 3139 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2926 ],
            "I3": [ 3155 ],
            "O": [ 3141 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2928 ],
            "I3": [ 3156 ],
            "O": [ 3142 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2930 ],
            "I3": [ 3157 ],
            "O": [ 3143 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2932 ],
            "I3": [ 3158 ],
            "O": [ 3144 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2931 ],
            "I3": [ 3159 ],
            "O": [ 3145 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3147 ],
            "I3": [ 3160 ],
            "O": [ 3146 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3149 ],
            "I3": [ 3161 ],
            "O": [ 3148 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3151 ],
            "I3": [ 3153 ],
            "O": [ 3150 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3155 ],
            "CO": [ 3154 ],
            "I0": [ "0" ],
            "I1": [ 2926 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3156 ],
            "CO": [ 3155 ],
            "I0": [ "0" ],
            "I1": [ 2928 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3157 ],
            "CO": [ 3156 ],
            "I0": [ "0" ],
            "I1": [ 2930 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3158 ],
            "CO": [ 3157 ],
            "I0": [ "0" ],
            "I1": [ 2932 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3159 ],
            "CO": [ 3158 ],
            "I0": [ "0" ],
            "I1": [ 2931 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3160 ],
            "CO": [ 3159 ],
            "I0": [ "0" ],
            "I1": [ 3147 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3161 ],
            "CO": [ 3160 ],
            "I0": [ "0" ],
            "I1": [ 3149 ]
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3153 ],
            "CO": [ 3161 ],
            "I0": [ "0" ],
            "I1": [ 3151 ]
          }
        },
        "display1.row_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3162 ],
            "E": [ 3140 ],
            "Q": [ 58 ],
            "R": [ 3163 ]
          }
        },
        "display1.row_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3164 ],
            "E": [ 3140 ],
            "Q": [ 46 ],
            "R": [ 3163 ]
          }
        },
        "display1.row_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3165 ],
            "E": [ 3140 ],
            "Q": [ 30 ],
            "R": [ 3163 ]
          }
        },
        "display1.row_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3166 ],
            "E": [ 3140 ],
            "Q": [ 34 ],
            "R": [ 3163 ]
          }
        },
        "display1.row_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3167 ],
            "E": [ 3140 ],
            "Q": [ 35 ],
            "R": [ 3163 ]
          }
        },
        "display1.row_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3168 ],
            "E": [ 3140 ],
            "Q": [ 2880 ],
            "R": [ 3163 ]
          }
        },
        "display1.row_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3169 ],
            "E": [ 3140 ],
            "Q": [ 2875 ],
            "R": [ 3163 ]
          }
        },
        "display1.row_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3170 ],
            "E": [ 3140 ],
            "Q": [ 2876 ],
            "R": [ 3163 ]
          }
        },
        "display1.row_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3171 ],
            "E": [ 3140 ],
            "Q": [ 2879 ],
            "R": [ 3163 ]
          }
        },
        "display1.row_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 2972 ],
            "E": [ 3140 ],
            "Q": [ 2878 ],
            "R": [ 3163 ]
          }
        },
        "display1.row_SB_DFFESR_Q_9_D_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2972 ],
            "CO": [ 3172 ],
            "I0": [ "0" ],
            "I1": [ 2962 ]
          }
        },
        "display1.row_SB_DFFESR_Q_9_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3173 ],
            "CO": [ 2977 ],
            "I0": [ "0" ],
            "I1": [ 2959 ]
          }
        },
        "display1.row_SB_DFFESR_Q_9_D_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3174 ],
            "CO": [ 3173 ],
            "I0": [ "0" ],
            "I1": [ 2961 ]
          }
        },
        "display1.row_SB_DFFESR_Q_9_D_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3172 ],
            "CO": [ 3174 ],
            "I0": [ "0" ],
            "I1": [ 2963 ]
          }
        },
        "display1.row_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2875 ],
            "O": [ 2961 ]
          }
        },
        "display1.row_SB_DFFESR_Q_9_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2880 ],
            "O": [ 2959 ]
          }
        },
        "display1.row_SB_DFFESR_Q_9_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2879 ],
            "O": [ 2962 ]
          }
        },
        "display1.row_SB_DFFESR_Q_9_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2878 ],
            "O": [ 2972 ]
          }
        },
        "display1.row_SB_DFFESR_Q_9_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2876 ],
            "O": [ 2963 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 58 ],
            "I3": [ 3175 ],
            "O": [ 3162 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 3176 ],
            "O": [ 3164 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 30 ],
            "I3": [ 3177 ],
            "O": [ 3165 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 34 ],
            "I3": [ 3178 ],
            "O": [ 3166 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 35 ],
            "I3": [ 3179 ],
            "O": [ 3167 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2880 ],
            "I3": [ 3180 ],
            "O": [ 3168 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2875 ],
            "I3": [ 3181 ],
            "O": [ 3169 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2876 ],
            "I3": [ 3182 ],
            "O": [ 3170 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2879 ],
            "I3": [ 2878 ],
            "O": [ 3171 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3176 ],
            "CO": [ 3175 ],
            "I0": [ "0" ],
            "I1": [ 46 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3177 ],
            "CO": [ 3176 ],
            "I0": [ "0" ],
            "I1": [ 30 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3178 ],
            "CO": [ 3177 ],
            "I0": [ "0" ],
            "I1": [ 34 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3179 ],
            "CO": [ 3178 ],
            "I0": [ "0" ],
            "I1": [ 35 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3180 ],
            "CO": [ 3179 ],
            "I0": [ "0" ],
            "I1": [ 2880 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3181 ],
            "CO": [ 3180 ],
            "I0": [ "0" ],
            "I1": [ 2875 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3182 ],
            "CO": [ 3181 ],
            "I0": [ "0" ],
            "I1": [ 2876 ]
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2878 ],
            "CO": [ 3182 ],
            "I0": [ "0" ],
            "I1": [ 2879 ]
          }
        },
        "display1.row_SB_DFFESR_Q_R_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3183 ],
            "CO": [ 3163 ],
            "I0": [ 58 ],
            "I1": [ "0" ]
          }
        },
        "display1.row_SB_DFFESR_Q_R_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3184 ],
            "CO": [ 3183 ],
            "I0": [ 46 ],
            "I1": [ "1" ]
          }
        },
        "display1.row_SB_DFFESR_Q_R_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3185 ],
            "CO": [ 3184 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "display1.row_SB_DFFESR_Q_R_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3186 ],
            "CO": [ 3185 ],
            "I0": [ 34 ],
            "I1": [ "1" ]
          }
        },
        "display1.row_SB_DFFESR_Q_R_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3187 ],
            "CO": [ 3186 ],
            "I0": [ 35 ],
            "I1": [ "1" ]
          }
        },
        "display1.row_SB_DFFESR_Q_R_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3188 ],
            "CO": [ 3187 ],
            "I0": [ 2880 ],
            "I1": [ "1" ]
          }
        },
        "display1.row_SB_DFFESR_Q_R_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2876 ],
            "CO": [ 3188 ],
            "I0": [ 2875 ],
            "I1": [ "0" ]
          }
        },
        "frame_count_SB_DFFNSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFNSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:17.59-17.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3189 ],
            "Q": [ 702 ],
            "R": [ 697 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:17.59-17.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3190 ],
            "Q": [ 701 ],
            "R": [ 697 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:17.59-17.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3191 ],
            "Q": [ 700 ],
            "R": [ 697 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:17.59-17.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3192 ],
            "Q": [ 703 ],
            "R": [ 697 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFNSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:17.59-17.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3193 ],
            "Q": [ 695 ],
            "R": [ 697 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFNSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:17.59-17.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 199 ],
            "D": [ 3194 ],
            "Q": [ 694 ],
            "R": [ 697 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 702 ],
            "I3": [ 3195 ],
            "O": [ 3189 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 701 ],
            "I3": [ 3196 ],
            "O": [ 3190 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 700 ],
            "I3": [ 3197 ],
            "O": [ 3191 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 703 ],
            "I3": [ 3198 ],
            "O": [ 3192 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 695 ],
            "I3": [ 694 ],
            "O": [ 3193 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 694 ],
            "O": [ 3194 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3196 ],
            "CO": [ 3195 ],
            "I0": [ "0" ],
            "I1": [ 701 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3197 ],
            "CO": [ 3196 ],
            "I0": [ "0" ],
            "I1": [ 700 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3198 ],
            "CO": [ 3197 ],
            "I0": [ "0" ],
            "I1": [ 703 ]
          }
        },
        "frame_count_SB_DFFNSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 694 ],
            "CO": [ 3198 ],
            "I0": [ "0" ],
            "I1": [ 695 ]
          }
        },
        "nes_clk_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3199 ],
            "CO": [ 3200 ],
            "I0": [ "0" ],
            "I1": [ 4 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3200 ],
            "CO": [ 3201 ],
            "I0": [ "0" ],
            "I1": [ 3039 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3202 ],
            "CO": [ 3199 ],
            "I0": [ "0" ],
            "I1": [ 3041 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3203 ],
            "CO": [ 3204 ],
            "I0": [ "0" ],
            "I1": [ 3031 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3205 ],
            "CO": [ 3203 ],
            "I0": [ "0" ],
            "I1": [ 3033 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3206 ],
            "CO": [ 3205 ],
            "I0": [ "0" ],
            "I1": [ 3035 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3201 ],
            "CO": [ 3206 ],
            "I0": [ "0" ],
            "I1": [ 3037 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3207 ],
            "CO": [ 3202 ],
            "I0": [ "0" ],
            "I1": [ 3043 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3208 ],
            "CO": [ 3207 ],
            "I0": [ "0" ],
            "I1": [ 3017 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3209 ],
            "CO": [ 3208 ],
            "I0": [ "0" ],
            "I1": [ 3019 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3210 ],
            "CO": [ 3209 ],
            "I0": [ "0" ],
            "I1": [ 3021 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3211 ],
            "CO": [ 3210 ],
            "I0": [ "0" ],
            "I1": [ 3023 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3027 ],
            "CO": [ 3211 ],
            "I0": [ "0" ],
            "I1": [ 3025 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3212 ],
            "CO": [ 3213 ],
            "I0": [ "0" ],
            "I1": [ 3015 ]
          }
        },
        "nes_clk_SB_CARRY_I1_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3204 ],
            "CO": [ 3212 ],
            "I0": [ "0" ],
            "I1": [ 3029 ]
          }
        },
        "nes_clk_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 3011 ],
            "D": [ 3214 ],
            "Q": [ 4 ]
          }
        },
        "nes_clk_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4 ],
            "I3": [ 3199 ],
            "O": [ 3214 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3037 ],
            "I3": [ 3201 ],
            "O": [ 3036 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3039 ],
            "I3": [ 3200 ],
            "O": [ 3038 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3015 ],
            "I3": [ 3212 ],
            "O": [ 3014 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3029 ],
            "I3": [ 3204 ],
            "O": [ 3028 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3031 ],
            "I3": [ 3203 ],
            "O": [ 3030 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3033 ],
            "I3": [ 3205 ],
            "O": [ 3032 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3035 ],
            "I3": [ 3206 ],
            "O": [ 3034 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3027 ],
            "O": [ 3026 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3041 ],
            "I3": [ 3202 ],
            "O": [ 3040 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3043 ],
            "I3": [ 3207 ],
            "O": [ 3042 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3017 ],
            "I3": [ 3208 ],
            "O": [ 3016 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3019 ],
            "I3": [ 3209 ],
            "O": [ 3018 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3021 ],
            "I3": [ 3210 ],
            "O": [ 3020 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3023 ],
            "I3": [ 3211 ],
            "O": [ 3022 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3025 ],
            "I3": [ 3027 ],
            "O": [ 3024 ]
          }
        },
        "nes_clk_SB_LUT4_I2_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3013 ],
            "I3": [ 3213 ],
            "O": [ 3012 ]
          }
        },
        "nes_latch_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3215 ],
            "I3": [ 3216 ],
            "O": [ 5 ]
          }
        },
        "nes_latch_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3029 ],
            "I1": [ 3033 ],
            "I2": [ 3035 ],
            "I3": [ 3031 ],
            "O": [ 3216 ]
          }
        },
        "nes_latch_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3039 ],
            "I1": [ 3037 ],
            "I2": [ 3015 ],
            "I3": [ 3013 ],
            "O": [ 3215 ]
          }
        },
        "pll1.dut1": {
          "hide_name": 0,
          "type": "SB_PLL40_CORE",
          "parameters": {
            "DIVF": "1000010",
            "DIVQ": "101",
            "DIVR": "0000",
            "FEEDBACK_PATH": "SIMPLE",
            "FILTER_RANGE": "001"
          },
          "attributes": {
            "hdlname": "pll1 dut1"
          },
          "port_directions": {
            "BYPASS": "input",
            "LOCK": "output",
            "PLLOUTGLOBAL": "output",
            "REFERENCECLK": "input",
            "RESETB": "input"
          },
          "connections": {
            "BYPASS": [ "0" ],
            "LOCK": [ 10 ],
            "PLLOUTGLOBAL": [ 8 ],
            "REFERENCECLK": [ 2 ],
            "RESETB": [ "1" ]
          }
        },
        "rgb_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 8 ],
            "D": [ 3217 ],
            "Q": [ 9 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3218 ],
            "I3": [ 3219 ],
            "O": [ 3217 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3220 ],
            "I1": [ 3221 ],
            "I2": [ 3222 ],
            "I3": [ 3223 ],
            "O": [ 3219 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3224 ],
            "I1": [ 3225 ],
            "I2": [ 3226 ],
            "I3": [ 3227 ],
            "O": [ 3218 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3228 ],
            "I1": [ 3229 ],
            "I2": [ 3230 ],
            "I3": [ 2924 ],
            "O": [ 3226 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3231 ],
            "I1": [ 3232 ],
            "I2": [ 3233 ],
            "I3": [ 2924 ],
            "O": [ 3225 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3234 ],
            "I2": [ 3235 ],
            "I3": [ 3236 ],
            "O": [ 3233 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3237 ],
            "I1": [ 3238 ],
            "I2": [ 2926 ],
            "I3": [ 2928 ],
            "O": [ 3232 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3004 ],
            "I1": [ 3003 ],
            "I2": [ 2930 ],
            "I3": [ 2932 ],
            "O": [ 3237 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3001 ],
            "I1": [ 3000 ],
            "I2": [ 2932 ],
            "I3": [ 2930 ],
            "O": [ 3238 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3239 ],
            "I1": [ 3240 ],
            "I2": [ 3241 ],
            "I3": [ 2926 ],
            "O": [ 3231 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2995 ],
            "I1": [ 2990 ],
            "I2": [ 2928 ],
            "I3": [ 3242 ],
            "O": [ 3241 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2994 ],
            "I1": [ 2989 ],
            "I2": [ 2928 ],
            "I3": [ 3243 ],
            "O": [ 3240 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3244 ],
            "I1": [ 3245 ],
            "I2": [ 2932 ],
            "I3": [ 2930 ],
            "O": [ 3239 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2993 ],
            "I2": [ 2988 ],
            "I3": [ 2928 ],
            "O": [ 3244 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2992 ],
            "I2": [ 2987 ],
            "I3": [ 2928 ],
            "O": [ 3245 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2999 ],
            "I1": [ 2998 ],
            "I2": [ 2930 ],
            "I3": [ 2932 ],
            "O": [ 3234 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2997 ],
            "I1": [ 2996 ],
            "I2": [ 2932 ],
            "I3": [ 2930 ],
            "O": [ 3235 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3246 ],
            "I1": [ 3247 ],
            "I2": [ 3248 ],
            "I3": [ 3249 ],
            "O": [ 3224 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3250 ],
            "I2": [ 3251 ],
            "I3": [ 3252 ],
            "O": [ 3246 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3253 ],
            "I1": [ 3254 ],
            "I2": [ 3255 ],
            "I3": [ 3256 ],
            "O": [ 3247 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 3116 ],
            "I2": [ 46 ],
            "I3": [ 3114 ],
            "O": [ 3255 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3257 ],
            "I3": [ 3258 ],
            "O": [ 3253 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2880 ],
            "I1": [ 3118 ],
            "I2": [ 58 ],
            "I3": [ 3113 ],
            "O": [ 3258 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 3115 ],
            "I2": [ 3117 ],
            "I3": [ 35 ],
            "O": [ 3257 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2878 ],
            "I1": [ 2879 ],
            "I2": [ 2876 ],
            "I3": [ 2875 ],
            "O": [ 3254 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3259 ],
            "CO": [ 3256 ],
            "I0": [ 58 ],
            "I1": [ 3260 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3261 ],
            "CO": [ 3259 ],
            "I0": [ 46 ],
            "I1": [ 3262 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3263 ],
            "CO": [ 3261 ],
            "I0": [ 30 ],
            "I1": [ 3264 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3265 ],
            "CO": [ 3263 ],
            "I0": [ 34 ],
            "I1": [ 3266 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3267 ],
            "CO": [ 3265 ],
            "I0": [ 35 ],
            "I1": [ 3268 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2875 ],
            "CO": [ 3267 ],
            "I0": [ 2880 ],
            "I1": [ 3269 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3118 ],
            "O": [ 3269 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3113 ],
            "O": [ 3260 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3114 ],
            "O": [ 3262 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3115 ],
            "O": [ 3264 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3116 ],
            "O": [ 3266 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3117 ],
            "O": [ 3268 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3270 ],
            "I1": [ 3271 ],
            "I2": [ 3272 ],
            "I3": [ 3273 ],
            "O": [ 3250 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2926 ],
            "I1": [ 3130 ],
            "I2": [ 3131 ],
            "I3": [ 2928 ],
            "O": [ 3251 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3151 ],
            "I1": [ 3137 ],
            "I2": [ 3134 ],
            "I3": [ 2931 ],
            "O": [ 3270 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2924 ],
            "I1": [ 3129 ],
            "I2": [ 3138 ],
            "I3": [ 3153 ],
            "O": [ 3273 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3147 ],
            "I1": [ 3135 ],
            "I2": [ 3133 ],
            "I3": [ 2932 ],
            "O": [ 3272 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3149 ],
            "I1": [ 3136 ],
            "I2": [ 3132 ],
            "I3": [ 2930 ],
            "O": [ 3271 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3274 ],
            "CO": [ 3252 ],
            "I0": [ 2924 ],
            "I1": [ 3275 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3276 ],
            "CO": [ 3274 ],
            "I0": [ 2926 ],
            "I1": [ 3277 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3278 ],
            "CO": [ 3276 ],
            "I0": [ 2928 ],
            "I1": [ 3279 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3280 ],
            "CO": [ 3278 ],
            "I0": [ 2930 ],
            "I1": [ 3281 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3282 ],
            "CO": [ 3280 ],
            "I0": [ 2932 ],
            "I1": [ 3283 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3284 ],
            "CO": [ 3282 ],
            "I0": [ 2931 ],
            "I1": [ 3285 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3286 ],
            "CO": [ 3284 ],
            "I0": [ 3147 ],
            "I1": [ 3287 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3288 ],
            "CO": [ 3286 ],
            "I0": [ 3149 ],
            "I1": [ 3289 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3290 ],
            "CO": [ 3288 ],
            "I0": [ 3151 ],
            "I1": [ 3291 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 3290 ],
            "I0": [ 3153 ],
            "I1": [ 3292 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3134 ],
            "O": [ 3285 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3129 ],
            "O": [ 3275 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3130 ],
            "O": [ 3277 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3131 ],
            "O": [ 3279 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3132 ],
            "O": [ 3281 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3133 ],
            "O": [ 3283 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3293 ],
            "CO": [ 3248 ],
            "I0": [ 58 ],
            "I1": [ 3294 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3295 ],
            "CO": [ 3293 ],
            "I0": [ 46 ],
            "I1": [ 3296 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3297 ],
            "CO": [ 3295 ],
            "I0": [ 30 ],
            "I1": [ 3298 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3299 ],
            "CO": [ 3297 ],
            "I0": [ 34 ],
            "I1": [ 3300 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3301 ],
            "CO": [ 3299 ],
            "I0": [ 35 ],
            "I1": [ 3302 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2875 ],
            "CO": [ 3301 ],
            "I0": [ 2880 ],
            "I1": [ 3118 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3113 ],
            "I3": [ 3303 ],
            "O": [ 3294 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3114 ],
            "I3": [ 3304 ],
            "O": [ 3296 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3115 ],
            "I3": [ 3305 ],
            "O": [ 3298 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3116 ],
            "I3": [ 3306 ],
            "O": [ 3300 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3117 ],
            "I3": [ 3118 ],
            "O": [ 3302 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3304 ],
            "CO": [ 3303 ],
            "I0": [ "0" ],
            "I1": [ 3114 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3305 ],
            "CO": [ 3304 ],
            "I0": [ "0" ],
            "I1": [ 3115 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3306 ],
            "CO": [ 3305 ],
            "I0": [ "0" ],
            "I1": [ 3116 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3118 ],
            "CO": [ 3306 ],
            "I0": [ "0" ],
            "I1": [ 3117 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3307 ],
            "CO": [ 3249 ],
            "I0": [ 2924 ],
            "I1": [ 3308 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3309 ],
            "CO": [ 3307 ],
            "I0": [ 2926 ],
            "I1": [ 3310 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3311 ],
            "CO": [ 3309 ],
            "I0": [ 2928 ],
            "I1": [ 3312 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3313 ],
            "CO": [ 3311 ],
            "I0": [ 2930 ],
            "I1": [ 3314 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3315 ],
            "CO": [ 3313 ],
            "I0": [ 2932 ],
            "I1": [ 3316 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3317 ],
            "CO": [ 3315 ],
            "I0": [ 2931 ],
            "I1": [ 3134 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3318 ],
            "CO": [ 3317 ],
            "I0": [ 3147 ],
            "I1": [ 3287 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3319 ],
            "CO": [ 3318 ],
            "I0": [ 3149 ],
            "I1": [ 3289 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3320 ],
            "CO": [ 3319 ],
            "I0": [ 3151 ],
            "I1": [ 3291 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 3320 ],
            "I0": [ 3153 ],
            "I1": [ 3292 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3129 ],
            "I3": [ 3321 ],
            "O": [ 3308 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3130 ],
            "I3": [ 3322 ],
            "O": [ 3310 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3131 ],
            "I3": [ 3323 ],
            "O": [ 3312 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3132 ],
            "I3": [ 3324 ],
            "O": [ 3314 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3133 ],
            "I3": [ 3134 ],
            "O": [ 3316 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3137 ],
            "O": [ 3291 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3138 ],
            "O": [ 3292 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3135 ],
            "O": [ 3287 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3136 ],
            "O": [ 3289 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3322 ],
            "CO": [ 3321 ],
            "I0": [ "0" ],
            "I1": [ 3130 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3323 ],
            "CO": [ 3322 ],
            "I0": [ "0" ],
            "I1": [ 3131 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3324 ],
            "CO": [ 3323 ],
            "I0": [ "0" ],
            "I1": [ 3132 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3134 ],
            "CO": [ 3324 ],
            "I0": [ "0" ],
            "I1": [ 3133 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3325 ],
            "I2": [ 3326 ],
            "I3": [ 3327 ],
            "O": [ 3227 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3328 ],
            "CO": [ 3325 ],
            "I0": [ 2924 ],
            "I1": [ 3329 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3330 ],
            "CO": [ 3328 ],
            "I0": [ 2926 ],
            "I1": [ 3331 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3332 ],
            "CO": [ 3330 ],
            "I0": [ 2928 ],
            "I1": [ 3333 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3334 ],
            "CO": [ 3332 ],
            "I0": [ 2930 ],
            "I1": [ 3335 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3336 ],
            "CO": [ 3334 ],
            "I0": [ 2932 ],
            "I1": [ 3337 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3338 ],
            "CO": [ 3336 ],
            "I0": [ 2931 ],
            "I1": [ 3339 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3340 ],
            "CO": [ 3338 ],
            "I0": [ 3147 ],
            "I1": [ 3125 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3341 ],
            "CO": [ 3340 ],
            "I0": [ 3149 ],
            "I1": [ 3342 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3343 ],
            "CO": [ 3341 ],
            "I0": [ 3151 ],
            "I1": [ 3344 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 3343 ],
            "I0": [ 3153 ],
            "I1": [ 3345 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3119 ],
            "I3": [ 3346 ],
            "O": [ 3329 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3120 ],
            "I3": [ 3347 ],
            "O": [ 3331 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3121 ],
            "I3": [ 3348 ],
            "O": [ 3333 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3122 ],
            "I3": [ 3349 ],
            "O": [ 3335 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3123 ],
            "I3": [ 3350 ],
            "O": [ 3337 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 3124 ],
            "I3": [ 3125 ],
            "O": [ 3339 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3126 ],
            "O": [ 3342 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3127 ],
            "O": [ 3344 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3128 ],
            "O": [ 3345 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3347 ],
            "CO": [ 3346 ],
            "I0": [ "0" ],
            "I1": [ 3120 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3348 ],
            "CO": [ 3347 ],
            "I0": [ "0" ],
            "I1": [ 3121 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3349 ],
            "CO": [ 3348 ],
            "I0": [ "0" ],
            "I1": [ 3122 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3350 ],
            "CO": [ 3349 ],
            "I0": [ "0" ],
            "I1": [ 3123 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3125 ],
            "CO": [ 3350 ],
            "I0": [ "1" ],
            "I1": [ 3124 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3351 ],
            "I1": [ 3352 ],
            "I2": [ 3353 ],
            "I3": [ 3354 ],
            "O": [ 3326 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3355 ],
            "I1": [ 2947 ],
            "I2": [ 77 ],
            "I3": [ 3356 ],
            "O": [ 3327 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2875 ],
            "I1": [ 2878 ],
            "I2": [ 2879 ],
            "I3": [ 2876 ],
            "O": [ 3355 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2880 ],
            "I1": [ 35 ],
            "I2": [ 11 ],
            "I3": [ 77 ],
            "O": [ 3357 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3354 ],
            "I1": [ 3358 ],
            "I2": [ 3359 ],
            "I3": [ 199 ],
            "O": [ 3356 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3360 ],
            "I2": [ 3361 ],
            "I3": [ 3362 ],
            "O": [ 3358 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2928 ],
            "I1": [ 3121 ],
            "I2": [ 3124 ],
            "I3": [ 2931 ],
            "O": [ 3360 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3363 ],
            "I1": [ 3364 ],
            "I2": [ 3365 ],
            "I3": [ 3366 ],
            "O": [ 3361 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2928 ],
            "I1": [ 3367 ],
            "I2": [ 3368 ],
            "I3": [ 2932 ],
            "O": [ 3369 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000110000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3147 ],
            "I1": [ 2930 ],
            "I2": [ 3370 ],
            "I3": [ 3125 ],
            "O": [ 3371 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3372 ],
            "I3": [ 3373 ],
            "O": [ 3374 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2926 ],
            "I1": [ 3375 ],
            "I2": [ 2924 ],
            "I3": [ 3376 ],
            "O": [ 3373 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3149 ],
            "I1": [ 3126 ],
            "I2": [ 3377 ],
            "I3": [ 2931 ],
            "O": [ 3372 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3153 ],
            "I1": [ 3128 ],
            "I2": [ 3151 ],
            "I3": [ 3127 ],
            "O": [ 3363 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2926 ],
            "I1": [ 3120 ],
            "I2": [ 2924 ],
            "I3": [ 3119 ],
            "O": [ 3366 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2932 ],
            "I1": [ 3123 ],
            "I2": [ 2930 ],
            "I3": [ 3122 ],
            "O": [ 3365 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3149 ],
            "I1": [ 3126 ],
            "I2": [ 3125 ],
            "I3": [ 3147 ],
            "O": [ 3364 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3378 ],
            "CO": [ 3362 ],
            "I0": [ 2924 ],
            "I1": [ 3379 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3380 ],
            "CO": [ 3378 ],
            "I0": [ 2926 ],
            "I1": [ 3381 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3382 ],
            "CO": [ 3380 ],
            "I0": [ 2928 ],
            "I1": [ 3383 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3384 ],
            "CO": [ 3382 ],
            "I0": [ 2930 ],
            "I1": [ 3385 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3386 ],
            "CO": [ 3384 ],
            "I0": [ 2932 ],
            "I1": [ 3387 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3388 ],
            "CO": [ 3386 ],
            "I0": [ 2931 ],
            "I1": [ 3389 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3390 ],
            "CO": [ 3388 ],
            "I0": [ 3147 ],
            "I1": [ 3391 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3392 ],
            "CO": [ 3393 ],
            "I0": [ 3147 ],
            "I1": [ 3391 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3394 ],
            "CO": [ 3395 ],
            "I0": [ 2926 ],
            "I1": [ 3396 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3397 ],
            "CO": [ 3394 ],
            "I0": [ 2928 ],
            "I1": [ 3398 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3399 ],
            "CO": [ 3397 ],
            "I0": [ 2930 ],
            "I1": [ 3400 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3401 ],
            "CO": [ 3399 ],
            "I0": [ 2932 ],
            "I1": [ 3123 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3393 ],
            "CO": [ 3401 ],
            "I0": [ 2931 ],
            "I1": [ 3389 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3402 ],
            "CO": [ 3392 ],
            "I0": [ 3149 ],
            "I1": [ 3342 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3403 ],
            "CO": [ 3402 ],
            "I0": [ 3151 ],
            "I1": [ 3344 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 3403 ],
            "I0": [ 3153 ],
            "I1": [ 3345 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3125 ],
            "O": [ 3391 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3404 ],
            "CO": [ 3390 ],
            "I0": [ 3149 ],
            "I1": [ 3342 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3405 ],
            "CO": [ 3404 ],
            "I0": [ 3151 ],
            "I1": [ 3344 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 3405 ],
            "I0": [ 3153 ],
            "I1": [ 3345 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3123 ],
            "O": [ 3387 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3119 ],
            "O": [ 3379 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3120 ],
            "O": [ 3381 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3121 ],
            "O": [ 3383 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3122 ],
            "O": [ 3385 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3395 ],
            "CO": [ 3359 ],
            "I0": [ 2924 ],
            "I1": [ 3406 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3119 ],
            "I3": [ 3407 ],
            "O": [ 3406 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3120 ],
            "I3": [ 3408 ],
            "O": [ 3396 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3121 ],
            "I3": [ 3409 ],
            "O": [ 3398 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3122 ],
            "I3": [ 3123 ],
            "O": [ 3400 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3124 ],
            "O": [ 3389 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3408 ],
            "CO": [ 3407 ],
            "I0": [ "0" ],
            "I1": [ 3120 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3409 ],
            "CO": [ 3408 ],
            "I0": [ "0" ],
            "I1": [ 3121 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3123 ],
            "CO": [ 3409 ],
            "I0": [ "0" ],
            "I1": [ 3122 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3410 ],
            "CO": [ 3351 ],
            "I0": [ 2924 ],
            "I1": [ 3411 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3412 ],
            "CO": [ 3410 ],
            "I0": [ 2926 ],
            "I1": [ 3413 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3414 ],
            "CO": [ 3412 ],
            "I0": [ 2928 ],
            "I1": [ 3415 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3416 ],
            "CO": [ 3414 ],
            "I0": [ 2930 ],
            "I1": [ 3417 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3418 ],
            "CO": [ 3416 ],
            "I0": [ 2932 ],
            "I1": [ 3419 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3420 ],
            "CO": [ 3418 ],
            "I0": [ 2931 ],
            "I1": [ 3421 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3422 ],
            "CO": [ 3420 ],
            "I0": [ 3147 ],
            "I1": [ 3125 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3423 ],
            "CO": [ 3422 ],
            "I0": [ 3149 ],
            "I1": [ 3342 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3424 ],
            "CO": [ 3423 ],
            "I0": [ 3151 ],
            "I1": [ 3344 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 3424 ],
            "I0": [ 3153 ],
            "I1": [ 3345 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3376 ],
            "O": [ 3411 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3375 ],
            "O": [ 3413 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3367 ],
            "O": [ 3415 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3370 ],
            "O": [ 3417 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3368 ],
            "O": [ 3419 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3377 ],
            "O": [ 3421 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3119 ],
            "I3": [ 3425 ],
            "O": [ 3376 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3120 ],
            "I3": [ 3426 ],
            "O": [ 3375 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3121 ],
            "I3": [ 3427 ],
            "O": [ 3367 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3122 ],
            "I3": [ 3428 ],
            "O": [ 3370 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3123 ],
            "I3": [ 3429 ],
            "O": [ 3368 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3124 ],
            "I3": [ 3125 ],
            "O": [ 3377 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3426 ],
            "CO": [ 3425 ],
            "I0": [ "0" ],
            "I1": [ 3120 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3427 ],
            "CO": [ 3426 ],
            "I0": [ "0" ],
            "I1": [ 3121 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3428 ],
            "CO": [ 3427 ],
            "I0": [ "0" ],
            "I1": [ 3122 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3429 ],
            "CO": [ 3428 ],
            "I0": [ "0" ],
            "I1": [ 3123 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3125 ],
            "CO": [ 3429 ],
            "I0": [ "0" ],
            "I1": [ 3124 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2947 ],
            "I1": [ 80 ],
            "I2": [ 3254 ],
            "I3": [ 3430 ],
            "O": [ 3353 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3374 ],
            "I1": [ 3371 ],
            "I2": [ 3363 ],
            "I3": [ 3369 ],
            "O": [ 3352 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3355 ],
            "I2": [ 3357 ],
            "I3": [ 3431 ],
            "O": [ 3354 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3432 ],
            "CO": [ 3431 ],
            "I0": [ "0" ],
            "I1": [ 2949 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3433 ],
            "CO": [ 3432 ],
            "I0": [ "1" ],
            "I1": [ 2951 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3434 ],
            "CO": [ 3433 ],
            "I0": [ "1" ],
            "I1": [ 2953 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3435 ],
            "CO": [ 3434 ],
            "I0": [ "1" ],
            "I1": [ 2955 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3436 ],
            "CO": [ 3435 ],
            "I0": [ "0" ],
            "I1": [ 2957 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3437 ],
            "CO": [ 3436 ],
            "I0": [ "0" ],
            "I1": [ 2959 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3438 ],
            "CO": [ 3437 ],
            "I0": [ "0" ],
            "I1": [ 2961 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3439 ],
            "CO": [ 3438 ],
            "I0": [ "0" ],
            "I1": [ 2963 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2972 ],
            "CO": [ 3439 ],
            "I0": [ "0" ],
            "I1": [ 2962 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3440 ],
            "CO": [ 3430 ],
            "I0": [ "0" ],
            "I1": [ 2949 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3441 ],
            "CO": [ 3440 ],
            "I0": [ "1" ],
            "I1": [ 2951 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3442 ],
            "CO": [ 3441 ],
            "I0": [ "1" ],
            "I1": [ 2953 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3443 ],
            "CO": [ 3442 ],
            "I0": [ "0" ],
            "I1": [ 2955 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3444 ],
            "CO": [ 3443 ],
            "I0": [ "1" ],
            "I1": [ 2957 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3445 ],
            "CO": [ 3444 ],
            "I0": [ "0" ],
            "I1": [ 2959 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3446 ],
            "CO": [ 3445 ],
            "I0": [ "1" ],
            "I1": [ 2961 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3447 ],
            "CO": [ 3446 ],
            "I0": [ "0" ],
            "I1": [ 2963 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2972 ],
            "CO": [ 3447 ],
            "I0": [ "0" ],
            "I1": [ 2962 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3448 ],
            "I1": [ 3449 ],
            "I2": [ 2930 ],
            "I3": [ 3236 ],
            "O": [ 3230 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3450 ],
            "I1": [ 3451 ],
            "I2": [ 2926 ],
            "I3": [ 2928 ],
            "O": [ 3229 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2986 ],
            "I1": [ 2985 ],
            "I2": [ 2930 ],
            "I3": [ 2932 ],
            "O": [ 3450 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2984 ],
            "I1": [ 2983 ],
            "I2": [ 2932 ],
            "I3": [ 2930 ],
            "O": [ 3451 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3452 ],
            "I1": [ 3453 ],
            "I2": [ 3454 ],
            "I3": [ 2926 ],
            "O": [ 3228 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3008 ],
            "I1": [ 3002 ],
            "I2": [ 2928 ],
            "I3": [ 3242 ],
            "O": [ 3454 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3007 ],
            "I1": [ 2991 ],
            "I2": [ 2928 ],
            "I3": [ 3243 ],
            "O": [ 3453 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2930 ],
            "I3": [ 2932 ],
            "O": [ 3243 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3455 ],
            "I1": [ 3456 ],
            "I2": [ 2932 ],
            "I3": [ 2930 ],
            "O": [ 3452 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3006 ],
            "I2": [ 2980 ],
            "I3": [ 2928 ],
            "O": [ 3455 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3005 ],
            "I2": [ 2979 ],
            "I3": [ 2928 ],
            "O": [ 3456 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2982 ],
            "I2": [ 2981 ],
            "I3": [ 2932 ],
            "O": [ 3448 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3010 ],
            "I2": [ 3009 ],
            "I3": [ 2932 ],
            "O": [ 3449 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2926 ],
            "I3": [ 2928 ],
            "O": [ 3236 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2926 ],
            "I1": [ 2928 ],
            "I2": [ 3457 ],
            "I3": [ 3458 ],
            "O": [ 3221 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 11 ],
            "I2": [ 2881 ],
            "I3": [ 2877 ],
            "O": [ 3220 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3457 ],
            "I1": [ 2926 ],
            "I2": [ 3147 ],
            "I3": [ 2931 ],
            "O": [ 3459 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2928 ],
            "I1": [ 3242 ],
            "I2": [ 3459 ],
            "I3": [ 3460 ],
            "O": [ 3140 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3153 ],
            "I1": [ 3236 ],
            "I2": [ 2924 ],
            "I3": [ 3242 ],
            "O": [ 3461 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3462 ],
            "I2": [ 3461 ],
            "I3": [ 3463 ],
            "O": [ 2978 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3464 ],
            "CO": [ 3463 ],
            "I0": [ 2924 ],
            "I1": [ "0" ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2928 ],
            "CO": [ 3464 ],
            "I0": [ 2926 ],
            "I1": [ "1" ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3151 ],
            "I1": [ 3149 ],
            "I2": [ 3147 ],
            "I3": [ 2931 ],
            "O": [ 3462 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2932 ],
            "I3": [ 2930 ],
            "O": [ 3242 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3465 ],
            "CO": [ 3460 ],
            "I0": [ "1" ],
            "I1": [ 2934 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3466 ],
            "CO": [ 3465 ],
            "I0": [ "1" ],
            "I1": [ 2936 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3467 ],
            "CO": [ 3466 ],
            "I0": [ "0" ],
            "I1": [ 2938 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2942 ],
            "CO": [ 3467 ],
            "I0": [ "0" ],
            "I1": [ 2940 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3147 ],
            "I1": [ 2931 ],
            "I2": [ 2932 ],
            "I3": [ 2930 ],
            "O": [ 3458 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2924 ],
            "I1": [ 3153 ],
            "I2": [ 3151 ],
            "I3": [ 3149 ],
            "O": [ 3457 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3468 ],
            "CO": [ 3222 ],
            "I0": [ "1" ],
            "I1": [ 2934 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2938 ],
            "CO": [ 3468 ],
            "I0": [ "0" ],
            "I1": [ 2936 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3469 ],
            "CO": [ 3223 ],
            "I0": [ "0" ],
            "I1": [ 2949 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3470 ],
            "CO": [ 3469 ],
            "I0": [ "1" ],
            "I1": [ 2951 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3471 ],
            "CO": [ 3470 ],
            "I0": [ "1" ],
            "I1": [ 2953 ]
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2957 ],
            "CO": [ 3471 ],
            "I0": [ "1" ],
            "I1": [ 2955 ]
          }
        }
      },
      "netnames": {
        "\\102.A": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/techmap.v:89.22-89.23"
          }
        },
        "\\102.B": {
          "hide_name": 0,
          "bits": [ 688, 689, 211, 212, 214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/techmap.v:91.22-91.23"
          }
        },
        "\\102._TECHMAP_DONE_00_": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "1", "0", "0", "1", "1", "0", "1", "1", "1", "0", "0", "1", "1", "0", "0", "0", "1", "1", "0", "1", "1", "1", "1", "0", "1", "1", "0", "0", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "\\102._TECHMAP_DONE_01_": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "1", "0", "0", "1", "1", "0", "1", "1", "1", "0", "0", "1", "1", "0", "1", "1", "1", "0", "0", "1", "0", "1", "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "1", "1", "0", "1", "0", "0", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "1", "1", "0", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "1", "0", "1", "1", "0", "1", "1", "1", "1", "0", "1", "1", "0", "1", "1", "1", "1", "0", "1", "1", "0", "0", "1", "0", "0", "0", "1", "1", "0", "1", "1", "1", "1", "1", "0", "1", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "0", "1", "0", "1", "1", "1", "0", "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "1", "1", "0", "0", "0", "1", "0", "0", "1", "1", "0", "0", "1", "1", "1", "0", "1", "1", "0", "1", "0", "1", "0", "1", "1", "1", "0", "1", "1", "1", "1", "1", "0", "1", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "0", "1", "0", "1", "1", "1", "0", "1", "0", "1", "1", "0", "1", "1", "0", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "0", "1", "0", "0", "1", "1", "0", "1", "1", "1", "1", "1", "0", "1", "0", "0", "0", "1", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "1", "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "1", "1", "1", "0", "0", "1", "0", "1", "0", "0", "1", "1", "0", "1", "0", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "1", "1", "1", "0", "0", "0", "1", "0", "1", "1", "1", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "0", "1", "0", "1", "1", "1", "0", "1", "0", "1", "1", "0", "1", "1", "0", "1", "1", "1", "1", "1", "0", "1", "0", "0", "0", "1", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "1", "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "1", "0", "1", "0", "1", "1", "0", "0", "1", "0", "0", "0", "1", "0", "1", "0", "1", "0", "1", "1", "0", "0", "1", "0", "1", "0", "0", "1", "1", "1", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "1", "0", "1", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "1", "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "1", "0", "1", "0", "0", "1", "0", "0", "1", "0", "1", "1", "0", "0", "1", "0", "1", "0", "0", "1", "0", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "0", "1", "1", "0", "0", "0", "0", "1", "0", "1", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d": {
          "hide_name": 0,
          "bits": [ 2593, 2506, 2392, 2305, 2221, 2128, 2039, 1952, 1814, 1665, 1518, 1357, 1241, 1033, 634, 547, 455, 366, 261, 149, 90, 24, 2846, 2819, 2792, 2765, 2738, 2711, 2502, 1353, 20, 15 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ 16, 21, 22, 23 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 28, 29, 30, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 38, 39, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 44, 45, 46, 47 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 50, 51, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 56, 57, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 61, 62, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 59, 60, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 48, 49, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 81, 82, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1": {
          "hide_name": 0,
          "bits": [ 11, 87, 88, 89 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 94, 95, 30, 96 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 101, 102, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 107, 46, 108, 109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 112, 113, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 118, 46, 119, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 122, 123, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 120, 121, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 110, 111, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 140, 141, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1": {
          "hide_name": 0,
          "bits": [ 11, 146, 147, 148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 153, 154, 30, 155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 160, 161, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 166, 46, 167, 168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 171, 172, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 177, 46, 178, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 181, 182, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 179, 180, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 169, 170, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 150, 151, 152, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 196, 198, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 203, 204, 205, 206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 217, 218, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 221, 222, 223, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 203, 204, 205, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 225, 226, 227, 228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 233, 234, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 239, 240, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 242, 243, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 236, 237, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 245, 246, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 247, 250, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 249, 248, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 229, 230, 231, 232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 255, 256, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ 11, 258, 259, 260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 265, 266, 30, 267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 272, 273, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 278, 46, 279, 280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 283, 284, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 289, 46, 290, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 293, 294, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 291, 292, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 281, 282, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 262, 263, 264, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 311, 312, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 313, 316, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 315, 314, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 318, 319, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 322, 321, 227, 320 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 310, 308, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 324, 325, 326, 327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 329, 330, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 331, 332, 333, 334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 324, 325, 326, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 336, 337, 335, 224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 338, 698, 211, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 343, 344, 244, 345 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 346, 347, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 350, 351, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 352, 353, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 348, 349, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 362, 215, 356, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1": {
          "hide_name": 0,
          "bits": [ 16, 363, 364, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 370, 371, 30, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 377, 378, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 381, 380, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 385, 384, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 387, 388, 389, 386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 390, 391, 392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 393, 394, 395, 396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 399, 400, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 405, 406, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 411, 412, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 397, 398, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 423, 424, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 429, 430, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 421, 422, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 373, 376, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 375, 374, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 391, 390, 436 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 437, 438, 46, 439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 442, 443, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 444, 445, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 448, 449, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 446, 447, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 440, 441, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 367, 368, 369, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 450, 451, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1": {
          "hide_name": 0,
          "bits": [ 11, 452, 453, 454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 459, 460, 30, 461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 466, 467, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 472, 46, 473, 474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 477, 478, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 483, 46, 484, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 487, 488, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 485, 486, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 475, 476, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 456, 457, 458, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 502, 504, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 339, 340, 341, 342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 244, 511, 512, 513 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 516, 215, 517, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 497, 499, 215, 518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 514, 515, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 241, 508, 509, 510 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 479, 481, 215, 521 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 339, 340, 341, 507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 522, 523, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 533, 534, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 535, 538, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 537, 536, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 540, 539, 231, 541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 542, 543, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ 16, 544, 545, 546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 551, 552, 30, 553 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 558, 559, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 554, 557, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 556, 555, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 566 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 567, 568, 569, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 574, 575, 244, 576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 581, 582, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 571, 572, 241, 573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 591, 592, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 567, 568, 569, 570 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 565, 597, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 599, 600, 601, 598 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 604, 605, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 606, 607, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 602, 603, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 616, 617, 46, 618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 621, 622, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 623, 624, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 627, 628, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 625, 626, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 619, 620, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 548, 549, 550, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 629, 630, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ 16, 631, 632, 633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 638, 639, 30, 640 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 645, 646, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 641, 644, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 643, 642, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 651 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 654, 653, 328, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 657, 658, 659, 656 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 660, 1926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 661, 662, 663, 664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 667, 668, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 673, 674, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 679, 680, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 665, 666, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 653, 654, 214, 655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 685, 687, 688, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 691, 690, 692, 211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 699, 693, 214, 697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 694, 695, 696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 704, 705, 706, 707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 710, 711, 712, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 710, 711, 712, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 718, 719, 219, 720 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 725, 726, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 731, 732, 733, 734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 737, 738, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 743, 744, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 749, 750, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 735, 736, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 715, 716, 238, 717 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 763, 764, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 769, 770, 771, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 769, 770, 771, 772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 241, 777, 778, 779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 782, 783, 215, 784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 787, 788, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 780, 215, 781, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 797, 798, 235, 799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 804, 805, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 219, 774, 775, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 812, 813, 215, 814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 817, 818, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 810, 215, 811, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 827, 828, 829, 342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 827, 828, 829, 830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 219, 835, 836, 837 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 840, 841, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 138, 139, 216, 842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 838, 839, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 257, 843, 844, 845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 848, 849, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 97, 98, 216, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 846, 847, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 832, 833, 231, 834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 851, 852, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 708, 709, 392, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 709, 708, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 854 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 859, 860, 861, 862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 865, 866, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 867, 868, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 869, 870, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 863, 864, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 855, 856, 857, 858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 873, 874, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 875, 876, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 877, 878, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 871, 872, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 882, 883, 884, 885 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 889, 890, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 895, 896, 244, 897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 902, 903, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 908, 909, 241, 910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 915, 916, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 219, 886, 887, 888 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 923, 924, 215, 925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 928, 929, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 921, 215, 922, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 219, 879, 880, 881 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 941, 942, 216, 943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 946, 947, 948, 949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 952, 953, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 958, 959, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 964, 965, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 950, 951, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 231, 938, 939, 940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 977, 978, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 983, 984, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 974, 975, 216, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 992, 991, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 994, 995, 996, 993 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 999, 1000, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1005, 1006, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 997, 998, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1015, 1016, 46, 1017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1020, 1021, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 1022, 1023, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1026, 1027, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1024, 1025, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1018, 1019, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 635, 636, 637, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1028, 1029, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ 16, 1030, 1031, 1032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1037, 1038, 30, 1039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1044, 1045, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1046, 1049, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 1050 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1053, 1052, 392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1055, 1056, 1057, 1058 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1061, 1062, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1067, 1068, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1073, 1074, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1059, 1060, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1052, 1053, 214, 1054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 392, 1083, 1085, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1088, 1089, 1090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1095, 1096, 227, 1097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1102, 1103, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1108, 1109, 241, 1110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1115, 1116, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1091, 1092, 1093, 1094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1123, 1124, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1129, 1130, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1135, 1136, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1121, 1122, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1086, 1087, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1087, 1086, 1145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1146 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1151, 1152, 1153, 1154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1157, 1158, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1163, 1164, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1169, 1170, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1155, 1156, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1147, 1148, 1149, 1150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1181, 1182, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1187, 1188, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1193, 1194, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1179, 1180, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1204, 1203, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1206, 1207, 1208, 1205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1211, 1212, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1213, 1214, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1209, 1210, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1041, 1043, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1223, 1224, 46, 1225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1228, 1229, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 1230, 1231, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1234, 1235, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1232, 1233, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1226, 1227, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1034, 1035, 1036, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1236, 1237, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 16, 1238, 1239, 1240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1245, 1246, 30, 1247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1252, 1253, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1257, 1255, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1259 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 214, 1260, 1261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1262 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1266, 1267, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1269, 1270, 1268, 1271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1263, 1264, 1265, 342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1275, 1276, 244, 1277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1282, 1283, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1290, 1291, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1296, 1297, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1288, 1289, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1249, 1251, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1306, 1307, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1272, 1273, 227, 1274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1312, 1313, 46, 1314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1317, 1318, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 1319, 1320, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1323, 1324, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1321, 1322, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1315, 1316, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1242, 1243, 1244, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1325, 1326, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1330, 1331, 30, 1332 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1333, 1334, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1335, 1336, 46, 1337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1340, 1341, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 1342, 1343, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1346, 1347, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1344, 1345, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1338, 1339, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1327, 1328, 1329, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1348, 1349, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1": {
          "hide_name": 0,
          "bits": [ 11, 1354, 1355, 1356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1361, 1362, 30, 1363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1368, 1369, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1374, 46, 1375, 1376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1379, 1380, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1385, 46, 1386, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1389, 1390, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1387, 1388, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1377, 1378, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1358, 1359, 1360, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1407, 1408, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1409, 1412, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1411, 1410, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1414 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 214, 1415, 1416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1418, 1417, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1425, 1426, 1427, 1428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1431, 1432, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1437, 1438, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1443, 1444, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1429, 1430, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1421, 1422, 1423, 1424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1455, 1456, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1461, 1462, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1467, 1468, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1453, 1454, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1478, 215, 1477, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 257, 1480, 1481, 1479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1364, 1366, 215, 1485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1483, 1484, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1404, 1403, 216, 1486 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 219, 1487, 1482, 1492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1488, 1489, 1490, 1491 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1495, 1496, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1497, 1498, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1499, 1500, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1493, 1494, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 238, 1508, 1503, 1504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 1505, 1506, 215, 1507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1501, 1502, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1": {
          "hide_name": 0,
          "bits": [ 16, 1515, 1516, 1517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1522, 1523, 30, 1524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1529, 1530, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1534, 1532, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1536, 1537, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1525, 1528, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1527, 1526, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 1535 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1538 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 214, 1539, 1540 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1539, 214, 1541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1543, 1544, 1545, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1550, 1551, 238, 1552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1557, 1558, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1563, 1564, 1565, 1566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1569, 1570, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1575, 1576, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1581, 1582, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1567, 1568, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1547, 1548, 244, 1549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1595, 1596, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1542 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1602, 215, 1601, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 235, 1604, 1605, 1603 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 227, 1615, 1606, 1611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1612, 1613, 216, 1614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1607, 1608, 1609, 1610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1620, 1621, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1626, 1627, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1632, 1633, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1618, 1619, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1642, 1643, 215, 1644 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1647, 1648, 46, 1649 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1652, 1653, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 1654, 1655, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1658, 1659, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1656, 1657, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1650, 1651, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1519, 1520, 1521, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1660, 1661, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1": {
          "hide_name": 0,
          "bits": [ 16, 1662, 1663, 1664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1669, 1670, 30, 1671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1676, 1677, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1681, 1680, 216, 1683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 219, 1684, 1779, 1689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1685, 1686, 1687, 1688 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1692, 1693, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1698, 1699, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1704, 1705, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1690, 1691, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1672, 1675, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1674, 1673, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 1682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 214, 1715, 1716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1718, 1717, 392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1721, 1720, 1546, 1420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1726, 1727, 1728, 1729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1732, 1733, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1738, 1739, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1744, 1745, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1730, 1731, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1722, 1723, 1724, 1725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1756, 1757, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1762, 1763, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1768, 1769, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1754, 1755, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1719 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1416, 1716, 689, 688 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1781, 215, 1780, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 244, 1783, 1784, 1782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1787, 1788, 215, 1789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1785, 1786, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1796, 1797, 46, 1798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1801, 1802, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 1803, 1804, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1807, 1808, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1805, 1806, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1799, 1800, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1666, 1667, 1668, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1809, 1810, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1": {
          "hide_name": 0,
          "bits": [ 11, 1811, 1812, 1813 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1818, 1819, 30, 1820 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1825, 1826, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1827, 46, 1828, 1829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1832, 1833, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1834, 46, 1835, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1838, 1839, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1836, 1837, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1830, 1831, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1815, 1816, 1817, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1852, 1853, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1854, 1857, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1856, 1855, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1860, 1859, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1850, 1849, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 1858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1861 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 214, 1862, 1863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1862, 214, 1864 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1866, 1867, 1868, 342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 219, 1872, 1873, 1874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1877, 1878, 215, 1879 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1882, 1883, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1875, 215, 1876, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1892, 1893, 241, 1894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1899, 1900, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 244, 1869, 1870, 1871 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1908, 1909, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1914, 1915, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1905, 1906, 216, 1907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1865 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 214, 211, 212, 342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1863, 1540, 688, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 212, 1922, 1778, 1923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1925, 1924, 214, 211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 524, 525, 529, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1935, 1934, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1937, 1938, 1939, 1936 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 244, 1931, 1932, 1933 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1844, 1845, 216, 1944 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1945, 1946, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1947, 1948, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1": {
          "hide_name": 0,
          "bits": [ 16, 1949, 1950, 1951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1956, 1957, 30, 1958 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1963, 1964, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1968, 1966, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 1969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1970 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1971, 1972, 1973, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1976, 1977, 227, 1978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1986, 1987, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1971, 1972, 1973, 1974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1992, 1993, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 241, 1995, 1994, 1996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1999, 2000, 215, 2001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1997, 215, 1998, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1960, 1962, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2008, 215, 2009, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 257, 1979, 1980, 1981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2012, 2013, 215, 2014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2010, 2011, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2021, 2022, 46, 2023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2026, 2027, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2028, 2029, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2032, 2033, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2030, 2031, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2024, 2025, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1953, 1954, 1955, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2034, 2035, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1": {
          "hide_name": 0,
          "bits": [ 16, 2036, 2037, 2038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2043, 2044, 30, 2045 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2050, 2051, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2053, 2055, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 2056 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2057 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2059, 2058, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2058, 2059, 2060 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2066, 2067, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2068, 2069, 2070, 2071 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2074, 2075, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2080, 2081, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2072, 2073, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2047, 2049, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2090, 2091, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2062, 2063, 2064, 2065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2094, 2095, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2100, 2101, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2092, 2093, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2110, 2111, 46, 2112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2115, 2116, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2117, 2118, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2121, 2122, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2119, 2120, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2113, 2114, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2040, 2041, 2042, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2123, 2124, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1": {
          "hide_name": 0,
          "bits": [ 16, 2125, 2126, 2127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2132, 2133, 30, 2134 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2139, 2140, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2135, 2138, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2137, 2136, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 2145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2146 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2148, 2147, 392, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2151, 2061, 1975, 2150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2155, 2156, 2157, 2158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2161, 2162, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2167, 2168, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 2169, 2170, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2159, 2160, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2147, 2148, 2149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2180, 2179, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2182, 2183, 2184, 2181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2187, 2188, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2193, 2194, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2185, 2186, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2203, 2204, 46, 2205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2208, 2209, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2210, 2211, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2214, 2215, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2212, 2213, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2206, 2207, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2129, 2130, 2131, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2216, 2217, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1": {
          "hide_name": 0,
          "bits": [ 16, 2218, 2219, 2220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2225, 2226, 30, 2227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2232, 2233, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2228, 2231, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2230, 2229, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 2238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2240 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2152, 2153, 2154, 342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2245, 2246, 241, 2247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2252, 2253, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2242, 2243, 227, 2244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2262, 2263, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2152, 2153, 2154, 2241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2239, 2264, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2266, 2267, 2268, 2265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2271, 2272, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2277, 2278, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2269, 2270, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2287, 2288, 46, 2289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2292, 2293, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2294, 2295, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2298, 2299, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2296, 2297, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2290, 2291, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2222, 2223, 2224, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2300, 2301, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1": {
          "hide_name": 0,
          "bits": [ 11, 2302, 2303, 2304 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2309, 2310, 30, 2311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2316, 2317, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2322, 46, 2323, 2324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2327, 2328, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2333, 46, 2334, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2337, 2338, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2335, 2336, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2325, 2326, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2306, 2307, 2308, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2352, 2354, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 2355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2356 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2357, 2358, 2359, 2360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2362, 2361, 219, 2363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2357, 2358, 2359, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2364, 2365, 235, 2366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2367, 2368, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2369, 2370, 2371, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2377, 2378, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 2379, 2380, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2373, 2374, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2381, 2382, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 519, 215, 520, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2383, 2384, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2385, 2388, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2387, 2386, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2375, 2376, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1": {
          "hide_name": 0,
          "bits": [ 16, 2389, 2390, 2391 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2396, 2397, 30, 2398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2403, 2404, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2408, 2406, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2411, 2410, 219, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2446, 2413, 2418, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2414, 2415, 2416, 2417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2421, 2422, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2427, 2428, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 2433, 2434, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2419, 2420, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2447, 2448, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2399, 2402, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2401, 2400, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 2409 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2454 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2446, 2413, 2418, 2455 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2453, 2456, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2443, 2444, 238, 2445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2461, 2462, 46, 2463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2466, 2467, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2468, 2469, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2472, 2473, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2470, 2471, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2464, 2465, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2393, 2394, 2395, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2474, 2475, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 11, 1350, 1351, 1352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2479, 2480, 30, 2481 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2482, 2483, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2484, 46, 2485, 2486 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2489, 2490, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2491, 46, 2492, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2495, 2496, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2493, 2494, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2487, 2488, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2476, 2477, 2478, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2497, 2498, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1": {
          "hide_name": 0,
          "bits": [ 16, 2503, 2504, 2505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2510, 2511, 30, 2512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2517, 2518, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2522, 2520, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2524, 2525, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2527, 2528, 2529, 2526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2538, 2534, 2530, 392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2535, 2536, 257, 2537 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2543, 2544, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2551, 2552, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2557, 2558, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2549, 2550, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2513, 2516, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2515, 2514, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 2523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2568 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2538, 2534, 2530, 2569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2567, 2570, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2531, 2532, 244, 2533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2575, 2576, 46, 2577 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2580, 2581, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2582, 2583, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2586, 2587, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2584, 2585, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2578, 2579, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2507, 2508, 2509, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2588, 2589, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1": {
          "hide_name": 0,
          "bits": [ 16, 2590, 2591, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2597, 2598, 30, 2599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2604, 2605, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2607, 2609, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2611, 2612, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2613, 2614, 2615, 2616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2617, 2618, 342, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1927, 1928, 1929, 1930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2619, 2620, 2621, 2622 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2625, 2626, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2631, 2632, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 2637, 2638, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2623, 2624, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2649, 2650, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2651, 2652, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2647, 2648, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2600, 2603, 216, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2602, 2601, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 2610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2661 ],
          "attributes": {
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207, 2662, 2663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFNE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2664, 2665, 2666 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2670, 2671, 46, 2672 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2675, 2676, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2677, 2678, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2681, 2682, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2679, 2680, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2673, 2674, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2594, 2595, 2596, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2683, 2684, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 16, 2499, 2500, 2501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2688, 2689, 30, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2691, 2692, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2693, 2694, 46, 2695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2698, 2699, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2700, 2701, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2704, 2705, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2702, 2703, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2696, 2697, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2685, 2686, 2687, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2706, 2707, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 16, 2708, 2709, 2710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2715, 2716, 30, 2717 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2718, 2719, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2720, 2721, 46, 2722 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2725, 2726, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2727, 2728, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2731, 2732, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2729, 2730, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2723, 2724, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2712, 2713, 2714, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2733, 2734, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 16, 2735, 2736, 2737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2742, 2743, 30, 2744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2745, 2746, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2747, 2748, 46, 2749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2752, 2753, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2754, 2755, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2758, 2759, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2756, 2757, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2750, 2751, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2739, 2740, 2741, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2760, 2761, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ 11, 2762, 2763, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2769, 2770, 30, 2771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2772, 2773, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2774, 46, 2775, 2776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2779, 2780, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2781, 46, 2782, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2785, 2786, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2783, 2784, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2777, 2778, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2766, 2767, 2768, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2787, 2788, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 11, 2789, 2790, 2791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2796, 2797, 30, 2798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2799, 2800, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2801, 46, 2802, 2803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2806, 2807, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2808, 46, 2809, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2812, 2813, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2810, 2811, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2804, 2805, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2793, 2794, 2795, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2814, 2815, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 16, 2816, 2817, 2818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2823, 2824, 30, 2825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2826, 2827, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2828, 2829, 46, 2830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2833, 2834, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2835, 2836, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2839, 2840, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2837, 2838, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2831, 2832, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2820, 2821, 2822, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2841, 2842, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I0": {
          "hide_name": 0,
          "bits": [ 2851, 2848, 2847, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 16, 2843, 2844, 2845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2855, 2856, 30, 2857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2858, 2859, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2860, 2861, 46, 2862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2865, 2866, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 46, 2867, 2868, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2871, 2872, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2869, 2870, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2863, 2864, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2852, 2853, 2854, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2873, 2874, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 77, 2875, 2876 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 35, 11, 2881, 2877 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2882, 2883, 30, 2884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2885, 2886, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2887, 46, 2888, 2889 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2892, 2893, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2894, 46, 2895, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2898, 2899, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2896, 2897, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127$rdreg[1]$d_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2890, 2891, 34, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127[0]": {
          "hide_name": 0,
          "bits": [ 2654, 2560, 2436, 2346, 2259, 2176, 2083, 1983, 1841, 1695, 1617, 1398, 1309, 1070, 676, 613, 494, 418, 302, 190, 131, 72, 790, 728, 1889, 1771, 1572, 1440, 967, 1099, 905, 1196 ],
          "attributes": {
          }
        },
        "\\127[0]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2900 ],
          "attributes": {
          }
        },
        "\\127[0]_SB_DFFNE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 524, 525, 531, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127[10]": {
          "hide_name": 0,
          "bits": [ 2643, 2571, 2439, 2350, 2273, 2195, 2096, 1988, 1845, 1790, 1622, 1402, 1278, 1215, 1007, 577, 498, 431, 304, 192, 133, 70, 823, 747, 1906, 1758, 1591, 1469, 981, 1141, 898, 1189 ],
          "attributes": {
          }
        },
        "\\127[10]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 1941 ],
          "attributes": {
          }
        },
        "\\127[11]": {
          "hide_name": 0,
          "bits": [ 2645, 2573, 2441, 2349, 2275, 2197, 2098, 1990, 1844, 1787, 1624, 1401, 1280, 1217, 1009, 579, 497, 433, 303, 191, 132, 69, 825, 745, 1905, 1760, 1593, 1471, 979, 1143, 900, 1191 ],
          "attributes": {
          }
        },
        "\\127[11]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 1940 ],
          "attributes": {
          }
        },
        "\\127[12]": {
          "hide_name": 0,
          "bits": [ 2640, 2546, 2450, 2332, 2249, 2190, 2077, 2003, 1512, 1793, 1635, 1384, 1285, 1076, 670, 588, 482, 408, 288, 176, 117, 66, 786, 752, 1896, 1775, 1560, 1446, 961, 1112, 912, 1184 ],
          "attributes": {
          }
        },
        "\\127[12]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2901 ],
          "attributes": {
          }
        },
        "\\127[13]": {
          "hide_name": 0,
          "bits": [ 2642, 2548, 2452, 2331, 2251, 2192, 2079, 2000, 1514, 1795, 1637, 1383, 1287, 1078, 672, 590, 481, 410, 287, 175, 116, 65, 783, 754, 1898, 1777, 1562, 1448, 963, 1114, 914, 1186 ],
          "attributes": {
          }
        },
        "\\127[13]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2902 ],
          "attributes": {
          }
        },
        "\\127[14]": {
          "hide_name": 0,
          "bits": [ 2639, 2547, 2449, 2330, 2250, 2189, 2076, 2002, 1513, 1794, 1634, 1382, 1284, 1075, 669, 587, 480, 407, 286, 174, 115, 64, 785, 753, 1897, 1774, 1559, 1445, 960, 1113, 913, 1183 ],
          "attributes": {
          }
        },
        "\\127[14]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2903 ],
          "attributes": {
          }
        },
        "\\127[15]": {
          "hide_name": 0,
          "bits": [ 2641, 2545, 2451, 2329, 2248, 2191, 2078, 1999, 1511, 1792, 1636, 1381, 1286, 1077, 671, 589, 479, 409, 285, 173, 114, 63, 782, 751, 1895, 1776, 1561, 1447, 962, 1111, 911, 1185 ],
          "attributes": {
          }
        },
        "\\127[15]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2904 ],
          "attributes": {
          }
        },
        "\\127[16]": {
          "hide_name": 0,
          "bits": [ 2628, 2554, 2458, 2319, 2280, 2200, 2107, 2018, 1510, 1701, 1639, 1373, 1293, 1064, 1012, 594, 469, 414, 275, 163, 104, 76, 807, 760, 1902, 1751, 1554, 1450, 986, 1138, 892, 1200 ],
          "attributes": {
          }
        },
        "\\127[16]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2905 ],
          "attributes": {
          }
        },
        "\\127[17]": {
          "hide_name": 0,
          "bits": [ 2630, 2556, 2460, 2318, 2282, 2202, 2109, 2020, 1506, 1703, 1641, 1372, 1295, 1066, 1014, 596, 468, 416, 274, 162, 103, 75, 809, 762, 1904, 1753, 1556, 1452, 988, 1140, 894, 1202 ],
          "attributes": {
          }
        },
        "\\127[17]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2906 ],
          "attributes": {
          }
        },
        "\\127[18]": {
          "hide_name": 0,
          "bits": [ 2627, 2553, 2457, 2321, 2279, 2199, 2106, 2017, 1509, 1700, 1638, 1371, 1292, 1063, 1011, 593, 471, 413, 277, 165, 106, 79, 806, 761, 1901, 1750, 1553, 1451, 985, 1137, 891, 1199 ],
          "attributes": {
          }
        },
        "\\127[18]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2907 ],
          "attributes": {
          }
        },
        "\\127[19]": {
          "hide_name": 0,
          "bits": [ 2629, 2555, 2459, 2320, 2281, 2201, 2108, 2019, 1505, 1702, 1640, 1370, 1294, 1065, 1013, 595, 470, 415, 276, 164, 105, 78, 808, 759, 1903, 1752, 1555, 1449, 987, 1139, 893, 1201 ],
          "attributes": {
          }
        },
        "\\127[19]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2908 ],
          "attributes": {
          }
        },
        "\\127[1]": {
          "hide_name": 0,
          "bits": [ 2656, 2562, 2438, 2345, 2261, 2178, 2085, 1985, 1840, 1697, 1616, 1397, 1311, 1072, 678, 615, 493, 420, 301, 189, 130, 71, 792, 730, 1891, 1773, 1574, 1442, 969, 1101, 907, 1198 ],
          "attributes": {
          }
        },
        "\\127[1]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2909 ],
          "attributes": {
          }
        },
        "\\127[20]": {
          "hide_name": 0,
          "bits": [ 2658, 2540, 2424, 2315, 2255, 2164, 2087, 2016, 1824, 1711, 1629, 1367, 1303, 1220, 682, 584, 465, 426, 271, 159, 100, 86, 794, 740, 1917, 1741, 1598, 1458, 971, 1118, 918, 1160 ],
          "attributes": {
          }
        },
        "\\127[20]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2910 ],
          "attributes": {
          }
        },
        "\\127[21]": {
          "hide_name": 0,
          "bits": [ 2660, 2542, 2426, 2314, 2257, 2166, 2089, 2013, 1823, 1713, 1631, 1366, 1305, 1222, 684, 586, 464, 428, 270, 158, 99, 85, 796, 742, 1919, 1743, 1600, 1460, 973, 1120, 920, 1162 ],
          "attributes": {
          }
        },
        "\\127[21]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2911 ],
          "attributes": {
          }
        },
        "\\127[22]": {
          "hide_name": 0,
          "bits": [ 2657, 2541, 2423, 2313, 2256, 2163, 2086, 2015, 1822, 1712, 1628, 1365, 1302, 1219, 681, 583, 463, 425, 269, 157, 98, 84, 793, 741, 1918, 1740, 1597, 1457, 972, 1119, 919, 1159 ],
          "attributes": {
          }
        },
        "\\127[22]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2912 ],
          "attributes": {
          }
        },
        "\\127[23]": {
          "hide_name": 0,
          "bits": [ 2659, 2539, 2425, 2312, 2254, 2165, 2088, 2012, 1821, 1710, 1630, 1364, 1304, 1221, 683, 585, 462, 427, 268, 156, 97, 83, 795, 739, 1916, 1742, 1599, 1459, 970, 1117, 917, 1161 ],
          "attributes": {
          }
        },
        "\\127[23]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2913 ],
          "attributes": {
          }
        },
        "\\127[24]": {
          "hide_name": 0,
          "bits": [ 2607, 2522, 2408, 2352, 2235, 2144, 2053, 1968, 1851, 1679, 1534, 1406, 1257, 1047, 648, 561, 502, 382, 310, 196, 137, 41, 816, 722, 1881, 1747, 1578, 1474, 945, 1132, 927, 1172 ],
          "attributes": {
          }
        },
        "\\127[24]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
          }
        },
        "\\127[25]": {
          "hide_name": 0,
          "bits": [ 2606, 2521, 2407, 2351, 2234, 2143, 2052, 1967, 1850, 1678, 1533, 1405, 1256, 1046, 647, 560, 501, 381, 309, 195, 136, 40, 813, 724, 1878, 1749, 1580, 1476, 944, 1134, 924, 1174 ],
          "attributes": {
          }
        },
        "\\127[25]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
          }
        },
        "\\127[26]": {
          "hide_name": 0,
          "bits": [ 2608, 2519, 2405, 2353, 2237, 2142, 2054, 1965, 1848, 1680, 1531, 1403, 1254, 1048, 650, 563, 503, 379, 307, 197, 139, 43, 815, 723, 1880, 1746, 1577, 1475, 942, 1131, 926, 1171 ],
          "attributes": {
          }
        },
        "\\127[26]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
          }
        },
        "\\127[27]": {
          "hide_name": 0,
          "bits": [ 3472, 3473, 3474, 3475, 2236, 2141, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 649, 562, 3484, 3485, 3486, 3487, 138, 42, 812, 721, 1877, 1748, 1579, 1473, 941, 1133, 923, 1173 ],
          "attributes": {
            "unused_bits": "0 1 2 3 6 7 8 9 10 11 12 13 16 17 18 19"
          }
        },
        "\\127[27]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
          }
        },
        "\\127[28]": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 3491, 3492, 2137, 2048, 3493, 3494, 3495, 3496, 3497, 3498, 1042, 643, 3499, 3500, 3501, 3502, 3503, 145, 37, 820, 766, 1911, 1765, 1588, 1464, 990, 1105, 931, 1176 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 7 8 9 10 11 12 15 16 17 18 19"
          }
        },
        "\\127[28]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "\\127[29]": {
          "hide_name": 0,
          "bits": [ 3504, 3505, 3506, 3507, 3508, 3509, 3510, 1961, 1856, 1674, 1527, 1411, 1250, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 144, 36, 822, 768, 1913, 1767, 1590, 1466, 989, 1107, 933, 1178 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 13 14 15 16 17 18 19"
          }
        },
        "\\127[29]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
          }
        },
        "\\127[2]": {
          "hide_name": 0,
          "bits": [ 2653, 2559, 2435, 2344, 2258, 2175, 2082, 1982, 1843, 1694, 1613, 1396, 1308, 1069, 675, 612, 496, 419, 300, 188, 129, 74, 789, 729, 1888, 1770, 1571, 1439, 966, 1098, 904, 1195 ],
          "attributes": {
          }
        },
        "\\127[2]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2914 ],
          "attributes": {
          }
        },
        "\\127[2]_SB_DFFNE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 524, 525, 527, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127[30]": {
          "hide_name": 0,
          "bits": [ 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 143, 33, 819, 767, 1910, 1764, 1589, 1463, 975, 1104, 930, 1175 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "\\127[30]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
          }
        },
        "\\127[30]_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2849, 2850, 30, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127[31]": {
          "hide_name": 0,
          "bits": [ 3538, 3539, 3540, 3541, 3542, 3543, 2046, 1959, 3544, 3545, 3546, 3547, 1248, 1040, 3548, 3549, 3550, 3551, 3552, 3553, 142, 32, 821, 765, 1912, 1766, 1587, 1465, 974, 1106, 932, 1177 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 8 9 10 11 14 15 16 17 18 19"
          }
        },
        "\\127[31]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
          }
        },
        "\\127[3]": {
          "hide_name": 0,
          "bits": [ 2655, 2561, 2437, 2343, 2260, 2177, 2084, 1984, 1842, 1696, 1612, 1395, 1310, 1071, 677, 614, 495, 417, 299, 187, 128, 73, 791, 727, 1890, 1772, 1573, 1441, 968, 1100, 906, 1197 ],
          "attributes": {
          }
        },
        "\\127[3]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2915 ],
          "attributes": {
          }
        },
        "\\127[3]_SB_DFFNE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 524, 525, 526, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "\\127[4]": {
          "hide_name": 0,
          "bits": [ 2634, 2564, 2430, 2342, 2284, 2172, 2103, 2007, 361, 1707, 1646, 1394, 1299, 1080, 1002, 609, 492, 402, 298, 186, 127, 55, 801, 756, 1885, 1735, 1584, 1434, 955, 1126, 935, 1166 ],
          "attributes": {
          }
        },
        "\\127[4]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2916 ],
          "attributes": {
          }
        },
        "\\127[5]": {
          "hide_name": 0,
          "bits": [ 2636, 2566, 2432, 2341, 2286, 2174, 2105, 2005, 355, 1709, 1643, 1393, 1301, 1082, 1004, 611, 491, 404, 297, 185, 126, 54, 803, 758, 1887, 1737, 1586, 1436, 957, 1128, 937, 1168 ],
          "attributes": {
          }
        },
        "\\127[5]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2917 ],
          "attributes": {
          }
        },
        "\\127[6]": {
          "hide_name": 0,
          "bits": [ 2633, 2563, 2429, 2340, 2283, 2171, 2102, 2006, 360, 1706, 1645, 1392, 1298, 1081, 1001, 608, 490, 401, 296, 184, 125, 53, 802, 757, 1884, 1734, 1585, 1433, 954, 1125, 934, 1165 ],
          "attributes": {
          }
        },
        "\\127[6]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2918 ],
          "attributes": {
          }
        },
        "\\127[7]": {
          "hide_name": 0,
          "bits": [ 2635, 2565, 2431, 2339, 2285, 2173, 2104, 2004, 354, 1708, 1642, 1391, 1300, 1079, 1003, 610, 489, 403, 295, 183, 124, 52, 800, 755, 1886, 1736, 1583, 1435, 956, 1127, 936, 1167 ],
          "attributes": {
          }
        },
        "\\127[7]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 2919 ],
          "attributes": {
          }
        },
        "\\127[8]": {
          "hide_name": 0,
          "bits": [ 2644, 2572, 2440, 2348, 2274, 2196, 2097, 1989, 1847, 1791, 1623, 1400, 1279, 1216, 1008, 578, 500, 432, 306, 194, 135, 68, 824, 746, 1921, 1759, 1592, 1470, 980, 1142, 899, 1190 ],
          "attributes": {
          }
        },
        "\\127[8]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 1943 ],
          "attributes": {
          }
        },
        "\\127[9]": {
          "hide_name": 0,
          "bits": [ 2646, 2574, 2442, 2347, 2276, 2198, 2099, 1991, 1846, 1788, 1625, 1399, 1281, 1218, 1010, 580, 499, 434, 305, 193, 134, 67, 826, 748, 1920, 1761, 1594, 1472, 982, 1144, 901, 1192 ],
          "attributes": {
          }
        },
        "\\127[9]_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 1942 ],
          "attributes": {
          }
        },
        "CLK_12M": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "Hsync": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "Hsync_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2920 ],
          "attributes": {
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2931, 2929, 2927, 2925, 2923, 2921 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2931, 2929, 2927, 2925, 2923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2941, 2939, 2937, 2935, 2933, 2922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2941, 2939, 2937, 2935, 2933 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI": {
          "hide_name": 0,
          "bits": [ 2941, 2942, 2940, 2938, 2936, 2934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 2938, 2936, 2934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "Vsync": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "Vsync_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2943 ],
          "attributes": {
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2944, 2945, 2946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2947, 80, 3254, 3430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2962, 2960, 2958, 2956, 2954, 2952, 2950, 2948, 2945 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2962, 2960, 2958, 2956, 2954, 2952, 2950, 2948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2972, 2971, 2970, 2969, 2968, 2967, 2966, 2965, 2964, 2946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2972, 2971, 2970, 2969, 2968, 2967, 2966, 2965, 2964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 2957, 2955, 2953, 2951, 2949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "Vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2972, 3172, 3174, 3173, 2977, 2976, 2975, 2974, 2973, 199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "brick_out": {
          "hide_name": 0,
          "bits": [ 3004, 3003, 3001, 3000, 2999, 2998, 2997, 2996, 2995, 2994, 2993, 2992, 2990, 2989, 2988, 2987, 2986, 2985, 2984, 2983, 2982, 2981, 3010, 3009, 3008, 3007, 3006, 3005, 3002, 2991, 2980, 2979 ],
          "attributes": {
          }
        },
        "cannon1.ball_pos": {
          "hide_name": 0,
          "bits": [ 3138, 3137, 3136, 3135, 3134, 3133, 3132, 3131, 3130, 3129 ],
          "attributes": {
            "hdlname": "cannon1 ball_pos"
          }
        },
        "cannon1.ball_row": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", 3104, 215, 216, 357, 358, 359 ],
          "attributes": {
            "hdlname": "cannon1 ball_row"
          }
        },
        "cannon1.cannon_controller.clk_d": {
          "hide_name": 0,
          "bits": [ 3011 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller clk_d"
          }
        },
        "cannon1.cannon_controller.counter_c.clk": {
          "hide_name": 0,
          "bits": [ 3011 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller counter_c clk"
          }
        },
        "cannon1.cannon_controller.counter_c.i": {
          "hide_name": 0,
          "bits": [ 3027, 3025, 3023, 3021, 3019, 3017, 3043, 3041, 4, 3039, 3037, 3035, 3033, 3031, 3029, 3015, 3013 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller counter_c i"
          }
        },
        "cannon1.cannon_controller.counter_c.q": {
          "hide_name": 0,
          "bits": [ 3027, 3025, 3023, 3021, 3019, 3017, 3043, 3041, 4, 3039, 3037, 3035, 3033, 3031, 3029, 3015, 3013 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller counter_c q"
          }
        },
        "cannon1.cannon_controller.counter_c.reset": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller counter_c reset"
          }
        },
        "cannon1.cannon_controller.counter_c:425": {
          "hide_name": 0,
          "bits": [ 3027, 3025, 3023, 3021, 3019, 3017, 3043, 3041, 4, 3039, 3037, 3035, 3033, 3031, 3029, 3015, 3013 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller counter_c:425"
          }
        },
        "cannon1.cannon_controller.data": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller data"
          }
        },
        "cannon1.cannon_controller.data_out": {
          "hide_name": 0,
          "bits": [ 2663, 208, 3050, 3049, 3048, 3047, 3044, 3046 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller data_out"
          }
        },
        "cannon1.cannon_controller.latch": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller latch"
          }
        },
        "cannon1.cannon_controller.nesclk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller nesclk"
          }
        },
        "cannon1.cannon_controller.nescount": {
          "hide_name": 0,
          "bits": [ 3039, 3037, 3035, 3033, 3031, 3029, 3015, 3013 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller nescount"
          }
        },
        "cannon1.cannon_controller.temp": {
          "hide_name": 0,
          "bits": [ 2663, 208, 3050, 3049, 3048, 3047, 3044, 3046 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller temp"
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 3045 ],
          "attributes": {
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3066, 3064, 3062, 3060, 3058, 3056, 3054, 3051 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 3066, 3064, 3062, 3060, 3058, 3056, 3054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3051, 3033, 3052, 3053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3039, 3037, 3068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3029, 3035, 3069 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3066, 3075, 3074, 3073, 3072, 3071, 3070, 3053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 3066, 3075, 3074, 3073, 3072, 3071, 3070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 3066, 3067, 3065, 3063, 3061, 3059, 3057, 3055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "cannon1.cannon_controller:362": {
          "hide_name": 0,
          "bits": [ 2663, 208, 3050, 3049, 3048, 3047, 3044, 3046 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller:362"
          }
        },
        "cannon1.cannon_controller:363": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller:363"
          }
        },
        "cannon1.cannon_controller:365": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "cannon1 cannon_controller:365"
          }
        },
        "cannon1.data": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "cannon1 data"
          }
        },
        "cannon1.nes_clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "cannon1 nes_clk"
          }
        },
        "cannon1.nes_latch": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "cannon1 nes_latch"
          }
        },
        "cannon1.position": {
          "hide_name": 0,
          "bits": [ 2665, 2667, 2668, 2669, 2664, 688, 689, 211, 212, 214 ],
          "attributes": {
            "hdlname": "cannon1 position"
          }
        },
        "cannon1:36": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "cannon1:37": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "cannon1:39": {
          "hide_name": 0,
          "bits": [ 2665, 2667, 2668, 2669, 2664, 688, 689, 211, 212, 214 ],
          "attributes": {
          }
        },
        "cannon1:39_SB_DFFNE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3077 ],
          "attributes": {
          }
        },
        "cannon1:39_SB_DFFNE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3080 ],
          "attributes": {
          }
        },
        "cannon1:39_SB_DFFNE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3083 ],
          "attributes": {
          }
        },
        "cannon1:39_SB_DFFNE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3086 ],
          "attributes": {
          }
        },
        "cannon1:39_SB_DFFNE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3089 ],
          "attributes": {
          }
        },
        "cannon1:39_SB_DFFNE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3092 ],
          "attributes": {
          }
        },
        "cannon1:39_SB_DFFNE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3095 ],
          "attributes": {
          }
        },
        "cannon1:39_SB_DFFNE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3098 ],
          "attributes": {
          }
        },
        "cannon1:39_SB_DFFNE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3099, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4 5 6 7 8 9"
          }
        },
        "cannon1:39_SB_DFFNE_Q_D": {
          "hide_name": 0,
          "bits": [ 3076 ],
          "attributes": {
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 209, 3093, 2669, 3094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "1", 2665, 3096, 3093, 3090, 3087, 3084, 3081, 3078, 3100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cannon1:39_SB_DFFNE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2665, 3097, 3094, 3091, 3088, 3085, 3082, 3079, 3101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cannon1:40": {
          "hide_name": 0,
          "bits": [ 3138, 3137, 3136, 3135, 3134, 3133, 3132, 3131, 3130, 3129 ],
          "attributes": {
          }
        },
        "cannon1:41": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", 3104, 215, 216, 357, 358, 359 ],
          "attributes": {
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D": {
          "hide_name": 0,
          "bits": [ 3103, 3108, 3107, 3106, 3105, 3102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "cannon1:41_SB_DFFNESS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 3104, 3112, 3111, 3110, 3109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cannon_row": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", 3118, 3117, 3116, 3115, 3114, 3113 ],
          "attributes": {
          }
        },
        "cannonpos_d": {
          "hide_name": 0,
          "bits": [ 3128, 3127, 3126, 3125, 3124, 3123, 3122, 3121, 3120, 3119 ],
          "attributes": {
          }
        },
        "controller_data": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "display1.cannon_col": {
          "hide_name": 0,
          "bits": [ 3138, 3137, 3136, 3135, 3134, 3133, 3132, 3131, 3130, 3129 ],
          "attributes": {
            "hdlname": "display1 cannon_col"
          }
        },
        "display1.cannon_row": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", 3118, 3117, 3116, 3115, 3114, 3113 ],
          "attributes": {
            "hdlname": "display1 cannon_row"
          }
        },
        "display1.cannonpos": {
          "hide_name": 0,
          "bits": [ 3128, 3127, 3126, 3125, 3124, 3123, 3122, 3121, 3120, 3119 ],
          "attributes": {
            "hdlname": "display1 cannonpos"
          }
        },
        "display1.column": {
          "hide_name": 0,
          "bits": [ 3153, 3151, 3149, 3147, 2931, 2932, 2930, 2928, 2926, 2924 ],
          "attributes": {
            "hdlname": "display1 column"
          }
        },
        "display1.column_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3152, 3151, 3149, 3147, 2931, 2932, 2930, 2928, 2926, 2924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "display1.column_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3152, 3150, 3148, 3146, 3145, 3144, 3143, 3142, 3141, 3139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "display1.column_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 3153, 3161, 3160, 3159, 3158, 3157, 3156, 3155, 3154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "display1.column_in": {
          "hide_name": 0,
          "bits": [ 2932, 2930, 2928, 2926, 2924 ],
          "attributes": {
            "hdlname": "display1 column_in"
          }
        },
        "display1.data_in": {
          "hide_name": 0,
          "bits": [ 3004, 3003, 3001, 3000, 2999, 2998, 2997, 2996, 2995, 2994, 2993, 2992, 2990, 2989, 2988, 2987, 2986, 2985, 2984, 2983, 2982, 2981, 3010, 3009, 3008, 3007, 3006, 3005, 3002, 2991, 2980, 2979 ],
          "attributes": {
            "hdlname": "display1 data_in"
          }
        },
        "display1.pixel_clk": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "display1 pixel_clk"
          }
        },
        "display1.rgb": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "display1 rgb"
          }
        },
        "display1.row": {
          "hide_name": 0,
          "bits": [ 2878, 2879, 2876, 2875, 2880, 35, 34, 30, 46, 58 ],
          "attributes": {
            "hdlname": "display1 row"
          }
        },
        "display1.row_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2972, 2962, 2963, 2961, 2959, 2957, 2955, 2953, 2951, 2949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "display1.row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ "1", 2972, 3172, 3174, 3173, 2977, 2976, 2975, 2974, 2973 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "display1.row_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2972, 3171, 3170, 3169, 3168, 3167, 3166, 3165, 3164, 3162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "display1.row_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2878, 3182, 3181, 3180, 3179, 3178, 3177, 3176, 3175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "display1.row_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 2876, 3188, 3187, 3186, 3185, 3184, 3183, 3163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "display1.row_SB_DFFESR_Q_R_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2876, 3188, 3187, 3186, 3185, 3184, 3183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "display1:33": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "frame_count": {
          "hide_name": 0,
          "bits": [ 694, 695, 703, 700, 701, 702 ],
          "attributes": {
          }
        },
        "frame_count_SB_DFFNSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3194, 3193, 3192, 3191, 3190, 3189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "frame_count_SB_DFFNSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 694, 3198, 3197, 3196, 3195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "ground": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "nes_clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "nes_clk_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "0", 3027, 3211, 3210, 3209, 3208, 3207, 3202, 3199, 3200, 3201, 3206, 3205, 3203, 3204, 3212, 3213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "nes_clk_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3026, 3024, 3022, 3020, 3018, 3016, 3042, 3040, 3214, 3038, 3036, 3034, 3032, 3030, 3028, 3014, 3012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "nes_latch": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "nes_latch_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3215, 3216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "out_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "pll1.clk_in": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "pll1 clk_in"
          }
        },
        "pll1.clk_locked": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "pll1 clk_locked"
          }
        },
        "pll1.clk_out": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "pll1 clk_out"
          }
        },
        "pll1:12": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "pll1:13": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "rgb_out": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "rgb_out_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3217 ],
          "attributes": {
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3218, 3219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3224, 3225, 3226, 3227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3231, 3232, 3233, 2924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3237, 3238, 2926, 2928 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3239, 3240, 3241, 2926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3244, 3245, 2932, 2930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3234, 3235, 3236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3246, 3247, 3248, 3249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3253, 3254, 3255, 3256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3257, 3258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2875, 3267, 3265, 3263, 3261, 3259, 3256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2875, 3267, 3265, 3263, 3261, 3259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1": {
          "hide_name": 0,
          "bits": [ "1", 3269, 3563, 3564, 3565, 3566, 3567 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "2 3 4 5 6"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 3269, 3268, 3266, 3264, 3262, 3260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3250, 3251, 3252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3270, 3271, 3272, 3273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3290, 3288, 3286, 3284, 3282, 3280, 3278, 3276, 3274, 3252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 3292, 3291, 3289, 3287, 3285, 3283, 3281, 3279, 3277, 3275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 3290, 3288, 3286, 3284, 3282, 3280, 3278, 3276, 3274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 3138, 3137, 3136, 3135, 3285, 3568, 3569, 3570, 3571, 3572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "5 6 7 8 9"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 2875, 3301, 3299, 3297, 3295, 3293, 3248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2875, 3301, 3299, 3297, 3295, 3293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 3118, 3302, 3300, 3298, 3296, 3294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 3118, 3306, 3305, 3304, 3303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 3320, 3319, 3318, 3317, 3315, 3313, 3311, 3309, 3307, 3249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 3320, 3319, 3318, 3317, 3315, 3313, 3311, 3309, 3307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 3292, 3291, 3289, 3287, 3134, 3316, 3314, 3312, 3310, 3308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 3134, 3324, 3323, 3322, 3321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 3343, 3341, 3340, 3338, 3336, 3334, 3332, 3330, 3328, 3325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 3343, 3341, 3340, 3338, 3336, 3334, 3332, 3330, 3328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 3345, 3344, 3342, 3125, 3339, 3337, 3335, 3333, 3331, 3329 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 3125, 3350, 3349, 3348, 3347, 3346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 3325, 3326, 3327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3355, 3357, 3431 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3355, 2947, 77, 3356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3354, 3358, 3359, 199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3360, 3361, 3362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3374, 3371, 3363, 3369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 3372, 3373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3363, 3364, 3365, 3366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3405, 3404, 3390, 3388, 3386, 3384, 3382, 3380, 3378, 3362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 3345, 3344, 3342, 3391, 3389, 3387, 3385, 3383, 3381, 3379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 3405, 3404, 3390, 3388, 3386, 3384, 3382, 3380, 3378 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1": {
          "hide_name": 0,
          "bits": [ 3128, 3127, 3126, 3391, 3573, 3574, 3575, 3576, 3577, 3578 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "4 5 6 7 8 9"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 3403, 3402, 3392, 3393, 3401, 3399, 3397, 3394, 3395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 3128, 3127, 3126, 3125, 3124, 3387, 3579, 3580, 3581, 3582 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:31.22-31.23",
            "unused_bits": "6 7 8 9"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3403, 3402, 3392, 3393, 3401, 3399, 3397, 3394, 3395, 3359 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 3345, 3344, 3342, 3391, 3389, 3123, 3400, 3398, 3396, 3406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 3123, 3409, 3408, 3407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3424, 3423, 3422, 3420, 3418, 3416, 3414, 3412, 3410, 3351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 3345, 3344, 3342, 3125, 3421, 3419, 3417, 3415, 3413, 3411 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 3424, 3423, 3422, 3420, 3418, 3416, 3414, 3412, 3410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3128, 3127, 3126, 3391, 3377, 3368, 3370, 3367, 3375, 3376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:31.22-31.23"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 3125, 3429, 3428, 3427, 3426, 3425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3351, 3352, 3353, 3354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2972, 3439, 3438, 3437, 3436, 3435, 3434, 3433, 3432, 3431 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2972, 3439, 3438, 3437, 3436, 3435, 3434, 3433, 3432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2972, 3447, 3446, 3445, 3444, 3443, 3442, 3441, 3440, 3430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2972, 3447, 3446, 3445, 3444, 3443, 3442, 3441, 3440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3228, 3229, 3230, 2924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3450, 3451, 2926, 2928 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3452, 3453, 3454, 2926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3007, 2991, 2928, 3243 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3455, 3456, 2932, 2930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3448, 3449, 2930, 3236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3220, 3221, 3222, 3223 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2926, 2928, 3457, 3458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2928, 3242, 3459, 3460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 3008, 3002, 2928, 3242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3462, 3461, 3463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 2928, 3464, 3463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2928, 3464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2978 ],
          "attributes": {
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 2942, 3467, 3466, 3465, 3460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2942, 3467, 3466, 3465 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3140 ],
          "attributes": {
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2938, 3468, 3222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2938, 3468 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2957, 3471, 3470, 3469, 3223 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "rgb_out_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 2957, 3471, 3470, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "test": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "vga1.column_count": {
          "hide_name": 0,
          "bits": [ 3153, 3151, 3149, 3147, 2931, 2932, 2930, 2928, 2926, 2924 ],
          "attributes": {
            "hdlname": "vga1 column_count"
          }
        },
        "vga1.hsync": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "vga1 hsync"
          }
        },
        "vga1.pixel_clk": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "vga1 pixel_clk"
          }
        },
        "vga1.row_count": {
          "hide_name": 0,
          "bits": [ 2878, 2879, 2876, 2875, 2880, 35, 34, 30, 46, 58 ],
          "attributes": {
            "hdlname": "vga1 row_count"
          }
        },
        "vga1.vsync": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "vga1 vsync"
          }
        },
        "vga1:18": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "vga1:19": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "vga1:20": {
          "hide_name": 0,
          "bits": [ 2878, 2879, 2876, 2875, 2880, 35, 34, 30, 46, 58 ],
          "attributes": {
          }
        },
        "vga1:22": {
          "hide_name": 0,
          "bits": [ 3153, 3151, 3149, 3147, 2931, 2932, 2930, 2928, 2926, 2924 ],
          "attributes": {
          }
        }
      }
    }
  }
}
