C:\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024  -flow prepass  -gcc_prepass  -osrd  C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\synwork\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_prem.srd   -part LIF_MD6000  -package KMG80I  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\synlog\report\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_premap.xml -merge_inferred_clocks 0  -top_level_module  mipi2parallel_top  -implementation  impl_1280x1024  -oedif  C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.edi  -conchk_prepass  C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_cck.rpt   -freq 200.000   C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\synwork\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_mult.srs  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\syntmp\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.plg  -osyn  C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\synwork\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_prem.srd  -prjdir  C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\  -prjname  proj_1  -log  C:\Users\p2119\Desktop\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED\impl_1280x1024\synlog\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_premap.srr  -sn  2023.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl_1280x1024 -flow prepass -gcc_prepass -osrd ..\synwork\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_prem.srd -part LIF_MD6000 -package KMG80I -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_premap.xml -merge_inferred_clocks 0 -top_level_module mipi2parallel_top -implementation impl_1280x1024 -oedif ..\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.edi -conchk_prepass ..\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_cck.rpt -freq 200.000 ..\synwork\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_mult.srs -devicelib ..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v -devicelib ..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v -ologparam FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.plg -osyn ..\synwork\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_prem.srd -prjdir ..\ -prjname proj_1 -log ..\synlog\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_premap.srr -sn 2023.03 -jobname "premap"
rc:1 success:1 runtime:3
file:..\synwork\fpga_crosslink_lif_md6000_dsi_to_oled_impl_1280x1024_prem.srd|io:o|time:1725362725|size:52249|exec:0|csum:
file:..\fpga_crosslink_lif_md6000_dsi_to_oled_impl_1280x1024.edi|io:o|time:1725362214|size:180773|exec:0|csum:
file:..\fpga_crosslink_lif_md6000_dsi_to_oled_impl_1280x1024_cck.rpt|io:o|time:1725362726|size:3144|exec:0|csum:
file:..\synwork\fpga_crosslink_lif_md6000_dsi_to_oled_impl_1280x1024_mult.srs|io:i|time:1725362723|size:4726|exec:0|csum:0136EF1F679A1EA7399E77B88DB8EC67
file:..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v|io:i|time:1692658352|size:38946|exec:0|csum:60CF8E0F189DFC7A2FC74A61B22B3D76
file:..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v|io:i|time:1691665002|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:fpga_crosslink_lif_md6000_dsi_to_oled_impl_1280x1024.plg|io:o|time:1725362724|size:0|exec:0|csum:
file:..\synwork\fpga_crosslink_lif_md6000_dsi_to_oled_impl_1280x1024_prem.srd|io:o|time:1725362725|size:52249|exec:0|csum:
file:..\synlog\fpga_crosslink_lif_md6000_dsi_to_oled_impl_1280x1024_premap.srr|io:o|time:1725362726|size:7387|exec:0|csum:
file:..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe|io:i|time:1693478490|size:46102016|exec:1|csum:39C6CE25C68DC18FC7D36829B768C215
