#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x921a010 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x925b018_0 .var "Clk", 0 0;
v0x925b068_0 .var "Reset", 0 0;
v0x925b0f0_0 .var "Start", 0 0;
v0x925b178_0 .var/i "counter", 31 0;
v0x925b1c8_0 .var/i "i", 31 0;
v0x925b218_0 .var/i "outfile", 31 0;
S_0x92080f8 .scope module, "CPU" "CPU" 2 12, 3 1, S_0x921a010;
 .timescale 0 0;
v0x925a878_0 .net "ALUSrc", 0 0, v0x925a6c0_0; 1 drivers
v0x925a900_0 .net "ALUinput2", 31 0, L_0x925ba40; 1 drivers
v0x925a988_0 .net "AluOp", 1 0, v0x925a640_0; 1 drivers
v0x925aa10_0 .net "Alu_ctr", 2 0, v0x9222658_0; 1 drivers
v0x925aab0_0 .net "Dread1", 31 0, L_0x925b638; 1 drivers
v0x925ab38_0 .net "clk_i", 0 0, v0x925b018_0; 1 drivers
v0x925abc0_0 .net "extended", 31 0, L_0x925bbb0; 1 drivers
v0x925ac48_0 .net "inst_addr", 31 0, v0x925a2b8_0; 1 drivers
v0x925ac98_0 .net "instruction", 31 0, L_0x925b578; 1 drivers
v0x925ace8_0 .net "reg_dst", 0 0, v0x925a780_0; 1 drivers
v0x925ada0_0 .net "reg_write", 0 0, v0x925a808_0; 1 drivers
v0x925ae28_0 .net "rst_i", 0 0, v0x925b068_0; 1 drivers
v0x925aeb0_0 .net "start_i", 0 0, v0x925b0f0_0; 1 drivers
v0x925af00_0 .net "write_data", 31 0, v0x9259210_0; 1 drivers
v0x925af90_0 .net "write_register", 4 0, L_0x925b8e0; 1 drivers
L_0x925b268 .part L_0x925b578, 26, 6;
L_0x925b7a0 .part L_0x925b578, 21, 5;
L_0x925b890 .part L_0x925b578, 16, 5;
L_0x925b930 .part L_0x925b578, 16, 5;
L_0x925b9b8 .part L_0x925b578, 11, 5;
L_0x925bc68 .part L_0x925b578, 0, 16;
L_0x925b828 .part L_0x925b578, 0, 6;
S_0x925a590 .scope module, "Control" "Control" 3 24, 4 1, S_0x92080f8;
 .timescale 0 0;
v0x925a640_0 .var "ALUOp_o", 1 0;
v0x925a6c0_0 .var "ALUSrc_o", 0 0;
v0x925a730_0 .net "Op_i", 5 0, L_0x925b268; 1 drivers
v0x925a780_0 .var "RegDst_o", 0 0;
v0x925a808_0 .var "RegWrite_o", 0 0;
E_0x925a610 .event edge, v0x925a730_0;
S_0x925a3c8 .scope module, "Add_PC" "Adder" 3 32, 5 1, S_0x92080f8;
 .timescale 0 0;
v0x925a448_0 .alias "data1_in", 31 0, v0x925ac48_0;
v0x925a4e0_0 .net "data2_in", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x925a540_0 .net "data_o", 31 0, L_0x925b2f0; 1 drivers
L_0x925b2f0 .arith/sum 32, v0x925a2b8_0, C4<00000000000000000000000000000100>;
S_0x925a128 .scope module, "PC" "PC" 3 38, 6 1, S_0x92080f8;
 .timescale 0 0;
v0x925a1e8_0 .alias "clk_i", 0 0, v0x925ab38_0;
v0x925a268_0 .alias "pc_i", 31 0, v0x925a540_0;
v0x925a2b8_0 .var "pc_o", 31 0;
v0x925a328_0 .alias "rst_i", 0 0, v0x925ae28_0;
v0x925a378_0 .alias "start_i", 0 0, v0x925aeb0_0;
E_0x925a1a8/0 .event negedge, v0x925a328_0;
E_0x925a1a8/1 .event posedge, v0x9259d38_0;
E_0x925a1a8 .event/or E_0x925a1a8/0, E_0x925a1a8/1;
S_0x9259e18 .scope module, "Instruction_Memory" "Instruction_Memory" 3 46, 7 1, S_0x92080f8;
 .timescale 0 0;
L_0x925b578 .functor BUFZ 32, L_0x925b3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x9259e98_0 .net *"_s0", 31 0, L_0x925b3e0; 1 drivers
v0x9259f08_0 .net *"_s2", 31 0, L_0x925b480; 1 drivers
v0x9259f68_0 .net *"_s4", 29 0, L_0x925b430; 1 drivers
v0x9259fc8_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x925a018_0 .alias "addr_i", 31 0, v0x925ac48_0;
v0x925a078_0 .alias "instr_o", 31 0, v0x925ac98_0;
v0x925a0d8 .array "memory", 255 0, 31 0;
L_0x925b3e0 .array/port v0x925a0d8, L_0x925b480;
L_0x925b430 .part v0x925a2b8_0, 2, 30;
L_0x925b480 .concat [ 30 2 0 0], L_0x925b430, C4<00>;
S_0x92598b8 .scope module, "Registers" "Registers" 3 51, 8 1, S_0x92080f8;
 .timescale 0 0;
L_0x925b638 .functor BUFZ 32, L_0x925b5e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x925b6f8 .functor BUFZ 32, L_0x925b6a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x9259978_0 .alias "RDaddr_i", 4 0, v0x925af90_0;
v0x92599f8_0 .alias "RDdata_i", 31 0, v0x925af00_0;
v0x9259a68_0 .net "RSaddr_i", 4 0, L_0x925b7a0; 1 drivers
v0x9259ab8_0 .alias "RSdata_o", 31 0, v0x925aab0_0;
v0x9259b40_0 .net "RTaddr_i", 4 0, L_0x925b890; 1 drivers
v0x9259b90_0 .net "RTdata_o", 31 0, L_0x925b6f8; 1 drivers
v0x9259c20_0 .alias "RegWrite_i", 0 0, v0x925ada0_0;
v0x9259c70_0 .net *"_s0", 31 0, L_0x925b5e8; 1 drivers
v0x9259ce8_0 .net *"_s4", 31 0, L_0x925b6a8; 1 drivers
v0x9259d38_0 .alias "clk_i", 0 0, v0x925ab38_0;
v0x9259dc8 .array "register", 31 0, 31 0;
E_0x9259938 .event posedge, v0x9259d38_0;
L_0x925b5e8 .array/port v0x9259dc8, L_0x925b7a0;
L_0x925b6a8 .array/port v0x9259dc8, L_0x925b890;
S_0x92596c0 .scope module, "MUX_RegDst" "MUX5" 3 62, 9 1, S_0x92080f8;
 .timescale 0 0;
v0x9259740_0 .net "data1_i", 4 0, L_0x925b930; 1 drivers
v0x9259790_0 .net "data2_i", 4 0, L_0x925b9b8; 1 drivers
v0x92597f0_0 .alias "data_o", 4 0, v0x925af90_0;
v0x9259850_0 .alias "select_i", 0 0, v0x925ace8_0;
L_0x925b8e0 .functor MUXZ 5, L_0x925b930, L_0x925b9b8, v0x925a780_0, C4<>;
S_0x9259488 .scope module, "MUX_ALUSrc" "MUX32" 3 69, 10 1, S_0x92080f8;
 .timescale 0 0;
v0x9259508_0 .alias "data1_i", 31 0, v0x9259b90_0;
v0x9259578_0 .alias "data2_i", 31 0, v0x925abc0_0;
v0x92595e8_0 .alias "data_o", 31 0, v0x925a900_0;
v0x9259658_0 .alias "select_i", 0 0, v0x925a878_0;
L_0x925ba40 .functor MUXZ 32, L_0x925b6f8, L_0x925bbb0, v0x925a6c0_0, C4<>;
S_0x9259270 .scope module, "Sign_Extend" "Sign_Extend" 3 78, 11 1, S_0x92080f8;
 .timescale 0 0;
v0x92592f0_0 .net *"_s1", 0 0, L_0x925ba90; 1 drivers
v0x9259360_0 .net *"_s2", 15 0, L_0x925bae0; 1 drivers
v0x92593c0_0 .net "data_i", 15 0, L_0x925bc68; 1 drivers
v0x9259420_0 .alias "data_o", 31 0, v0x925abc0_0;
L_0x925ba90 .part L_0x925bc68, 15, 1;
LS_0x925bae0_0_0 .concat [ 1 1 1 1], L_0x925ba90, L_0x925ba90, L_0x925ba90, L_0x925ba90;
LS_0x925bae0_0_4 .concat [ 1 1 1 1], L_0x925ba90, L_0x925ba90, L_0x925ba90, L_0x925ba90;
LS_0x925bae0_0_8 .concat [ 1 1 1 1], L_0x925ba90, L_0x925ba90, L_0x925ba90, L_0x925ba90;
LS_0x925bae0_0_12 .concat [ 1 1 1 1], L_0x925ba90, L_0x925ba90, L_0x925ba90, L_0x925ba90;
L_0x925bae0 .concat [ 4 4 4 4], LS_0x925bae0_0_0, LS_0x925bae0_0_4, LS_0x925bae0_0_8, LS_0x925bae0_0_12;
L_0x925bbb0 .concat [ 16 16 0 0], L_0x925bc68, L_0x925bae0;
S_0x9258fb8 .scope module, "ALU" "ALU" 3 83, 12 1, S_0x92080f8;
 .timescale 0 0;
v0x9259078_0 .alias "ALUCtrl_i", 2 0, v0x925aa10_0;
v0x92590f8_0 .var "Zero_o", 31 0;
v0x9259148_0 .alias "data1_i", 31 0, v0x925aab0_0;
v0x92591a8_0 .alias "data2_i", 31 0, v0x925a900_0;
v0x9259210_0 .var "data_o", 31 0;
E_0x9259038 .event edge, v0x9222658_0, v0x9259148_0, v0x92591a8_0;
S_0x9206ec8 .scope module, "ALU_Control" "ALU_Control" 3 91, 13 1, S_0x92080f8;
 .timescale 0 0;
P_0x921ab84 .param/l "ADD" 13 10, C4<100000>;
P_0x921ab98 .param/l "AND" 13 12, C4<100100>;
P_0x921abac .param/l "MUL" 13 14, C4<011000>;
P_0x921abc0 .param/l "OR" 13 13, C4<100101>;
P_0x921abd4 .param/l "SUB" 13 11, C4<100010>;
P_0x921abe8 .param/l "typeI" 13 15, C4<00>;
P_0x921abfc .param/l "typeR" 13 16, C4<10>;
v0x9222658_0 .var "ALUCtrl_o", 2 0;
v0x9258ef8_0 .alias "ALUOp_i", 1 0, v0x925a988_0;
v0x9258f58_0 .net "funct_i", 5 0, L_0x925b828; 1 drivers
E_0x9207870 .event edge, v0x9258ef8_0, v0x9258f58_0;
    .scope S_0x925a590;
T_0 ;
    %wait E_0x925a610;
    %load/v 8, v0x925a730_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_0.0, 6;
    %set/v v0x925a780_0, 0, 1;
    %set/v v0x925a640_0, 0, 2;
    %set/v v0x925a6c0_0, 1, 1;
    %set/v v0x925a808_0, 1, 1;
    %jmp T_0.2;
T_0.0 ;
    %set/v v0x925a780_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0x925a640_0, 8, 2;
    %set/v v0x925a6c0_0, 0, 1;
    %set/v v0x925a808_0, 1, 1;
    %jmp T_0.2;
T_0.2 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x925a128;
T_1 ;
    %wait E_0x925a1a8;
    %load/v 8, v0x925a328_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x925a2b8_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x925a378_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x925a268_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x925a2b8_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v0x925a2b8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x925a2b8_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x92598b8;
T_2 ;
    %wait E_0x9259938;
    %load/v 8, v0x9259c20_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x92599f8_0, 32;
    %ix/getv 3, v0x9259978_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x9259dc8, 0, 8;
t_0 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x9258fb8;
T_3 ;
    %wait E_0x9259038;
    %set/v v0x92590f8_0, 0, 32;
    %load/v 8, v0x9259078_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_3.4, 6;
    %set/v v0x9259210_0, 0, 32;
    %jmp T_3.6;
T_3.0 ;
    %load/v 8, v0x9259148_0, 32;
    %load/v 40, v0x92591a8_0, 32;
    %add 8, 40, 32;
    %set/v v0x9259210_0, 8, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/v 8, v0x9259148_0, 32;
    %load/v 40, v0x92591a8_0, 32;
    %sub 8, 40, 32;
    %set/v v0x9259210_0, 8, 32;
    %jmp T_3.6;
T_3.2 ;
    %load/v 8, v0x9259148_0, 32;
    %load/v 40, v0x92591a8_0, 32;
    %and 8, 40, 32;
    %set/v v0x9259210_0, 8, 32;
    %jmp T_3.6;
T_3.3 ;
    %load/v 8, v0x9259148_0, 32;
    %load/v 40, v0x92591a8_0, 32;
    %or 8, 40, 32;
    %set/v v0x9259210_0, 8, 32;
    %jmp T_3.6;
T_3.4 ;
    %load/v 8, v0x9259148_0, 32;
    %load/v 40, v0x92591a8_0, 32;
    %mul 8, 40, 32;
    %set/v v0x9259210_0, 8, 32;
    %jmp T_3.6;
T_3.6 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x9206ec8;
T_4 ;
    %wait E_0x9207870;
    %load/v 8, v0x9258ef8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_4.1, 6;
    %movi 8, 4, 3;
    %set/v v0x9222658_0, 8, 3;
    %jmp T_4.3;
T_4.0 ;
    %movi 8, 2, 3;
    %set/v v0x9222658_0, 8, 3;
    %jmp T_4.3;
T_4.1 ;
    %load/v 8, v0x9258f58_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_4.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_4.7, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.4 ;
    %movi 8, 2, 3;
    %set/v v0x9222658_0, 8, 3;
    %jmp T_4.9;
T_4.5 ;
    %movi 8, 6, 3;
    %set/v v0x9222658_0, 8, 3;
    %jmp T_4.9;
T_4.6 ;
    %set/v v0x9222658_0, 0, 3;
    %jmp T_4.9;
T_4.7 ;
    %movi 8, 1, 3;
    %set/v v0x9222658_0, 8, 3;
    %jmp T_4.9;
T_4.8 ;
    %set/v v0x9222658_0, 1, 3;
    %jmp T_4.9;
T_4.9 ;
    %jmp T_4.3;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x921a010;
T_5 ;
    %delay 25, 0;
    %load/v 8, v0x925b018_0, 1;
    %inv 8, 1;
    %set/v v0x925b018_0, 8, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x921a010;
T_6 ;
    %set/v v0x925b178_0, 0, 32;
    %set/v v0x925b1c8_0, 0, 32;
T_6.0 ;
    %load/v 8, v0x925b1c8_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_6.1, 5;
    %ix/getv/s 3, v0x925b1c8_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x925a0d8, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x925b1c8_0, 32;
    %set/v v0x925b1c8_0, 8, 32;
    %jmp T_6.0;
T_6.1 ;
    %set/v v0x925b1c8_0, 0, 32;
T_6.2 ;
    %load/v 8, v0x925b1c8_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_6.3, 5;
    %ix/getv/s 3, v0x925b1c8_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9259dc8, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x925b1c8_0, 32;
    %set/v v0x925b1c8_0, 8, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 33 "$readmemb", "instruction.txt", v0x925a0d8;
    %vpi_func 2 36 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x925b218_0, 8, 32;
    %set/v v0x925b018_0, 0, 1;
    %set/v v0x925b068_0, 0, 1;
    %set/v v0x925b0f0_0, 0, 1;
    %delay 12, 0;
    %set/v v0x925b068_0, 1, 1;
    %set/v v0x925b0f0_0, 1, 1;
    %end;
    .thread T_6;
    .scope S_0x921a010;
T_7 ;
    %wait E_0x9259938;
    %load/v 8, v0x925b178_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 51 "$stop";
T_7.0 ;
    %vpi_call 2 54 "$fdisplay", v0x925b218_0, "PC = %d", v0x925a2b8_0;
    %vpi_call 2 57 "$fdisplay", v0x925b218_0, "Registers";
    %vpi_call 2 58 "$fdisplay", v0x925b218_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x9259dc8, 0>, &A<v0x9259dc8, 8>, &A<v0x9259dc8, 16>, &A<v0x9259dc8, 24>;
    %vpi_call 2 59 "$fdisplay", v0x925b218_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x9259dc8, 1>, &A<v0x9259dc8, 9>, &A<v0x9259dc8, 17>, &A<v0x9259dc8, 25>;
    %vpi_call 2 60 "$fdisplay", v0x925b218_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x9259dc8, 2>, &A<v0x9259dc8, 10>, &A<v0x9259dc8, 18>, &A<v0x9259dc8, 26>;
    %vpi_call 2 61 "$fdisplay", v0x925b218_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x9259dc8, 3>, &A<v0x9259dc8, 11>, &A<v0x9259dc8, 19>, &A<v0x9259dc8, 27>;
    %vpi_call 2 62 "$fdisplay", v0x925b218_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x9259dc8, 4>, &A<v0x9259dc8, 12>, &A<v0x9259dc8, 20>, &A<v0x9259dc8, 28>;
    %vpi_call 2 63 "$fdisplay", v0x925b218_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x9259dc8, 5>, &A<v0x9259dc8, 13>, &A<v0x9259dc8, 21>, &A<v0x9259dc8, 29>;
    %vpi_call 2 64 "$fdisplay", v0x925b218_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x9259dc8, 6>, &A<v0x9259dc8, 14>, &A<v0x9259dc8, 22>, &A<v0x9259dc8, 30>;
    %vpi_call 2 65 "$fdisplay", v0x925b218_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x9259dc8, 7>, &A<v0x9259dc8, 15>, &A<v0x9259dc8, 23>, v0x9259850_0;
    %vpi_call 2 67 "$fdisplay", v0x925b218_0, "\012";
    %load/v 8, v0x925b178_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x925b178_0, 8, 32;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Control.v";
    "Adder.v";
    "PC.v";
    "Instruction_Memory.v";
    "Registers.v";
    "MUX5.v";
    "MUX32.v";
    "Sign_Extend.v";
    "ALU.v";
    "ALU_Control.v";
