
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000183ac  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  0801857c  0801857c  0001957c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801862c  0801862c  0001d000  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801862c  0801862c  0001962c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018634  08018634  0001d000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018634  08018634  00019634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018638  08018638  00019638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20012000  0801863c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200120b4  080186f0  0001a0b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20012154  08018790  0001a154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamData      00002000  20010000  20010000  0001b000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          0000b368  200121f4  08018830  0001a1f4  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000000  20000000  0001b000  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  0001d000  2**0
                  CONTENTS, READONLY
 15 .debug_info   00044503  00000000  00000000  0001d030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000914d  00000000  00000000  00061533  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000037b8  00000000  00000000  0006a680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002b0e  00000000  00000000  0006de38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00037b3f  00000000  00000000  00070946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000469e3  00000000  00000000  000a8485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0012e204  00000000  00000000  000eee68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0021d06c  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000efd8  00000000  00000000  0021d0b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000091  00000000  00000000  0022c088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200121f4 	.word	0x200121f4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08018564 	.word	0x08018564

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200121f8 	.word	0x200121f8
 800020c:	08018564 	.word	0x08018564

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	20012210 	.word	0x20012210
 80005a0:	20012268 	.word	0x20012268

080005a4 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b087      	sub	sp, #28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80005b6:	2320      	movs	r3, #32
 80005b8:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005ba:	f3bf 8f4f 	dsb	sy
}
 80005be:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80005c0:	e00b      	b.n	80005da <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 80005c2:	4a0d      	ldr	r2, [pc, #52]	@ (80005f8 <SCB_CleanDCache_by_Addr+0x54>)
 80005c4:	693b      	ldr	r3, [r7, #16]
 80005c6:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4413      	add	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	1ad3      	subs	r3, r2, r3
 80005d8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	dcf0      	bgt.n	80005c2 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80005e0:	f3bf 8f4f 	dsb	sy
}
 80005e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005e6:	f3bf 8f6f 	isb	sy
}
 80005ea:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80005ec:	bf00      	nop
 80005ee:	371c      	adds	r7, #28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <LCD_DrawPixel>:
/* USER CODE BEGIN 0 */
#define CODEC_I2C_ADDRESS 0x34

// Draw a pixel at (x, y) with specified color
void LCD_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	80fb      	strh	r3, [r7, #6]
 8000606:	460b      	mov	r3, r1
 8000608:	80bb      	strh	r3, [r7, #4]
 800060a:	4613      	mov	r3, r2
 800060c:	807b      	strh	r3, [r7, #2]
    if (x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 800060e:	88fb      	ldrh	r3, [r7, #6]
 8000610:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000614:	d214      	bcs.n	8000640 <LCD_DrawPixel+0x44>
 8000616:	88bb      	ldrh	r3, [r7, #4]
 8000618:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 800061c:	d210      	bcs.n	8000640 <LCD_DrawPixel+0x44>

    uint16_t *framebuffer = (uint16_t *)LCD_FB_START_ADDRESS;
 800061e:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000622:	60fb      	str	r3, [r7, #12]
    framebuffer[y * LCD_WIDTH + x] = color;
 8000624:	88ba      	ldrh	r2, [r7, #4]
 8000626:	4613      	mov	r3, r2
 8000628:	011b      	lsls	r3, r3, #4
 800062a:	1a9b      	subs	r3, r3, r2
 800062c:	015b      	lsls	r3, r3, #5
 800062e:	461a      	mov	r2, r3
 8000630:	88fb      	ldrh	r3, [r7, #6]
 8000632:	4413      	add	r3, r2
 8000634:	005b      	lsls	r3, r3, #1
 8000636:	68fa      	ldr	r2, [r7, #12]
 8000638:	4413      	add	r3, r2
 800063a:	887a      	ldrh	r2, [r7, #2]
 800063c:	801a      	strh	r2, [r3, #0]
 800063e:	e000      	b.n	8000642 <LCD_DrawPixel+0x46>
    if (x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 8000640:	bf00      	nop
}
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <LCD_DrawHLine>:

// Draw a horizontal line
void LCD_DrawHLine(uint16_t x, uint16_t y, uint16_t length, uint16_t color)
{
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b085      	sub	sp, #20
 8000650:	af00      	add	r7, sp, #0
 8000652:	4604      	mov	r4, r0
 8000654:	4608      	mov	r0, r1
 8000656:	4611      	mov	r1, r2
 8000658:	461a      	mov	r2, r3
 800065a:	4623      	mov	r3, r4
 800065c:	80fb      	strh	r3, [r7, #6]
 800065e:	4603      	mov	r3, r0
 8000660:	80bb      	strh	r3, [r7, #4]
 8000662:	460b      	mov	r3, r1
 8000664:	807b      	strh	r3, [r7, #2]
 8000666:	4613      	mov	r3, r2
 8000668:	803b      	strh	r3, [r7, #0]
    for (uint16_t i = 0; i < length; i++)
 800066a:	2300      	movs	r3, #0
 800066c:	81fb      	strh	r3, [r7, #14]
 800066e:	e00b      	b.n	8000688 <LCD_DrawHLine+0x3c>
    {
        LCD_DrawPixel(x + i, y, color);
 8000670:	88fa      	ldrh	r2, [r7, #6]
 8000672:	89fb      	ldrh	r3, [r7, #14]
 8000674:	4413      	add	r3, r2
 8000676:	b29b      	uxth	r3, r3
 8000678:	883a      	ldrh	r2, [r7, #0]
 800067a:	88b9      	ldrh	r1, [r7, #4]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ffbd 	bl	80005fc <LCD_DrawPixel>
    for (uint16_t i = 0; i < length; i++)
 8000682:	89fb      	ldrh	r3, [r7, #14]
 8000684:	3301      	adds	r3, #1
 8000686:	81fb      	strh	r3, [r7, #14]
 8000688:	89fa      	ldrh	r2, [r7, #14]
 800068a:	887b      	ldrh	r3, [r7, #2]
 800068c:	429a      	cmp	r2, r3
 800068e:	d3ef      	bcc.n	8000670 <LCD_DrawHLine+0x24>
    }
}
 8000690:	bf00      	nop
 8000692:	bf00      	nop
 8000694:	3714      	adds	r7, #20
 8000696:	46bd      	mov	sp, r7
 8000698:	bd90      	pop	{r4, r7, pc}

0800069a <LCD_ClearArea>:
// Clear a rectangular area (CPU-based, debugger-friendly)
void LCD_ClearArea(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 800069a:	b490      	push	{r4, r7}
 800069c:	b086      	sub	sp, #24
 800069e:	af00      	add	r7, sp, #0
 80006a0:	4604      	mov	r4, r0
 80006a2:	4608      	mov	r0, r1
 80006a4:	4611      	mov	r1, r2
 80006a6:	461a      	mov	r2, r3
 80006a8:	4623      	mov	r3, r4
 80006aa:	80fb      	strh	r3, [r7, #6]
 80006ac:	4603      	mov	r3, r0
 80006ae:	80bb      	strh	r3, [r7, #4]
 80006b0:	460b      	mov	r3, r1
 80006b2:	807b      	strh	r3, [r7, #2]
 80006b4:	4613      	mov	r3, r2
 80006b6:	803b      	strh	r3, [r7, #0]
    uint16_t *framebuffer = (uint16_t *)LCD_FB_START_ADDRESS;
 80006b8:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80006bc:	60bb      	str	r3, [r7, #8]

    for (uint16_t j = 0; j < height; j++)
 80006be:	2300      	movs	r3, #0
 80006c0:	82fb      	strh	r3, [r7, #22]
 80006c2:	e01f      	b.n	8000704 <LCD_ClearArea+0x6a>
    {
        uint16_t *line = &framebuffer[(y + j) * LCD_WIDTH + x];
 80006c4:	88ba      	ldrh	r2, [r7, #4]
 80006c6:	8afb      	ldrh	r3, [r7, #22]
 80006c8:	441a      	add	r2, r3
 80006ca:	4613      	mov	r3, r2
 80006cc:	011b      	lsls	r3, r3, #4
 80006ce:	1a9b      	subs	r3, r3, r2
 80006d0:	015b      	lsls	r3, r3, #5
 80006d2:	461a      	mov	r2, r3
 80006d4:	88fb      	ldrh	r3, [r7, #6]
 80006d6:	4413      	add	r3, r2
 80006d8:	005b      	lsls	r3, r3, #1
 80006da:	68ba      	ldr	r2, [r7, #8]
 80006dc:	4413      	add	r3, r2
 80006de:	613b      	str	r3, [r7, #16]
        for (uint16_t i = 0; i < width; i++)
 80006e0:	2300      	movs	r3, #0
 80006e2:	81fb      	strh	r3, [r7, #14]
 80006e4:	e007      	b.n	80006f6 <LCD_ClearArea+0x5c>
        {
            *line++ = color;  // Pointer increment for speed
 80006e6:	693b      	ldr	r3, [r7, #16]
 80006e8:	1c9a      	adds	r2, r3, #2
 80006ea:	613a      	str	r2, [r7, #16]
 80006ec:	8c3a      	ldrh	r2, [r7, #32]
 80006ee:	801a      	strh	r2, [r3, #0]
        for (uint16_t i = 0; i < width; i++)
 80006f0:	89fb      	ldrh	r3, [r7, #14]
 80006f2:	3301      	adds	r3, #1
 80006f4:	81fb      	strh	r3, [r7, #14]
 80006f6:	89fa      	ldrh	r2, [r7, #14]
 80006f8:	887b      	ldrh	r3, [r7, #2]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d3f3      	bcc.n	80006e6 <LCD_ClearArea+0x4c>
    for (uint16_t j = 0; j < height; j++)
 80006fe:	8afb      	ldrh	r3, [r7, #22]
 8000700:	3301      	adds	r3, #1
 8000702:	82fb      	strh	r3, [r7, #22]
 8000704:	8afa      	ldrh	r2, [r7, #22]
 8000706:	883b      	ldrh	r3, [r7, #0]
 8000708:	429a      	cmp	r2, r3
 800070a:	d3db      	bcc.n	80006c4 <LCD_ClearArea+0x2a>
        }
    }
}
 800070c:	bf00      	nop
 800070e:	bf00      	nop
 8000710:	3718      	adds	r7, #24
 8000712:	46bd      	mov	sp, r7
 8000714:	bc90      	pop	{r4, r7}
 8000716:	4770      	bx	lr

08000718 <LCD_DrawWaveforms>:



// Draw waveforms on LCD
void LCD_DrawWaveforms(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af02      	add	r7, sp, #8
    // Clear the waveform areas
    LCD_ClearArea(0, WAVE_Y_MIC1 - WAVE_HEIGHT/2, LCD_WIDTH, WAVE_HEIGHT, COLOR_BLACK);
 800071e:	2300      	movs	r3, #0
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	2364      	movs	r3, #100	@ 0x64
 8000724:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000728:	210a      	movs	r1, #10
 800072a:	2000      	movs	r0, #0
 800072c:	f7ff ffb5 	bl	800069a <LCD_ClearArea>
    LCD_ClearArea(0, WAVE_Y_MIC2 - WAVE_HEIGHT/2, LCD_WIDTH, WAVE_HEIGHT, COLOR_BLACK);
 8000730:	2300      	movs	r3, #0
 8000732:	9300      	str	r3, [sp, #0]
 8000734:	2364      	movs	r3, #100	@ 0x64
 8000736:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800073a:	2182      	movs	r1, #130	@ 0x82
 800073c:	2000      	movs	r0, #0
 800073e:	f7ff ffac 	bl	800069a <LCD_ClearArea>

    // Redraw center reference lines
    LCD_DrawHLine(0, WAVE_Y_MIC1, LCD_WIDTH, COLOR_GRAY);
 8000742:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8000746:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800074a:	213c      	movs	r1, #60	@ 0x3c
 800074c:	2000      	movs	r0, #0
 800074e:	f7ff ff7d 	bl	800064c <LCD_DrawHLine>
    LCD_DrawHLine(0, WAVE_Y_MIC2, LCD_WIDTH, COLOR_GRAY);
 8000752:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8000756:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800075a:	21b4      	movs	r1, #180	@ 0xb4
 800075c:	2000      	movs	r0, #0
 800075e:	f7ff ff75 	bl	800064c <LCD_DrawHLine>

    // Draw the waveforms
    for (int x = 0; x < WAVE_SAMPLES; x++)
 8000762:	2300      	movs	r3, #0
 8000764:	607b      	str	r3, [r7, #4]
 8000766:	e051      	b.n	800080c <LCD_DrawWaveforms+0xf4>
    {
        // Microphone 1 (GREEN)
        int16_t mic1_y = WAVE_Y_MIC1 - (waveform_mic1[x] * (WAVE_HEIGHT/2) / 32768);
 8000768:	4a2d      	ldr	r2, [pc, #180]	@ (8000820 <LCD_DrawWaveforms+0x108>)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000770:	461a      	mov	r2, r3
 8000772:	2332      	movs	r3, #50	@ 0x32
 8000774:	fb02 f303 	mul.w	r3, r2, r3
 8000778:	2b00      	cmp	r3, #0
 800077a:	da03      	bge.n	8000784 <LCD_DrawWaveforms+0x6c>
 800077c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8000780:	441a      	add	r2, r3
 8000782:	4613      	mov	r3, r2
 8000784:	13db      	asrs	r3, r3, #15
 8000786:	425b      	negs	r3, r3
 8000788:	b29b      	uxth	r3, r3
 800078a:	333c      	adds	r3, #60	@ 0x3c
 800078c:	b29b      	uxth	r3, r3
 800078e:	807b      	strh	r3, [r7, #2]

        // Clamp to valid range
        if (mic1_y < WAVE_Y_MIC1 - WAVE_HEIGHT/2) mic1_y = WAVE_Y_MIC1 - WAVE_HEIGHT/2;
 8000790:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000794:	2b09      	cmp	r3, #9
 8000796:	dc01      	bgt.n	800079c <LCD_DrawWaveforms+0x84>
 8000798:	230a      	movs	r3, #10
 800079a:	807b      	strh	r3, [r7, #2]
        if (mic1_y > WAVE_Y_MIC1 + WAVE_HEIGHT/2) mic1_y = WAVE_Y_MIC1 + WAVE_HEIGHT/2;
 800079c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80007a0:	2b6e      	cmp	r3, #110	@ 0x6e
 80007a2:	dd01      	ble.n	80007a8 <LCD_DrawWaveforms+0x90>
 80007a4:	236e      	movs	r3, #110	@ 0x6e
 80007a6:	807b      	strh	r3, [r7, #2]

        // Microphone 2 (BLUE to distinguish from Mic1)
        int16_t mic2_y = WAVE_Y_MIC2 - (waveform_mic2[x] * (WAVE_HEIGHT/2) / 32768);
 80007a8:	4a1e      	ldr	r2, [pc, #120]	@ (8000824 <LCD_DrawWaveforms+0x10c>)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80007b0:	461a      	mov	r2, r3
 80007b2:	2332      	movs	r3, #50	@ 0x32
 80007b4:	fb02 f303 	mul.w	r3, r2, r3
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	da03      	bge.n	80007c4 <LCD_DrawWaveforms+0xac>
 80007bc:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80007c0:	441a      	add	r2, r3
 80007c2:	4613      	mov	r3, r2
 80007c4:	13db      	asrs	r3, r3, #15
 80007c6:	425b      	negs	r3, r3
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	33b4      	adds	r3, #180	@ 0xb4
 80007cc:	b29b      	uxth	r3, r3
 80007ce:	803b      	strh	r3, [r7, #0]

        // Clamp to valid range
        if (mic2_y < WAVE_Y_MIC2 - WAVE_HEIGHT/2) mic2_y = WAVE_Y_MIC2 - WAVE_HEIGHT/2;
 80007d0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80007d4:	2b81      	cmp	r3, #129	@ 0x81
 80007d6:	dc01      	bgt.n	80007dc <LCD_DrawWaveforms+0xc4>
 80007d8:	2382      	movs	r3, #130	@ 0x82
 80007da:	803b      	strh	r3, [r7, #0]
        if (mic2_y > WAVE_Y_MIC2 + WAVE_HEIGHT/2) mic2_y = WAVE_Y_MIC2 + WAVE_HEIGHT/2;
 80007dc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80007e0:	2be6      	cmp	r3, #230	@ 0xe6
 80007e2:	dd01      	ble.n	80007e8 <LCD_DrawWaveforms+0xd0>
 80007e4:	23e6      	movs	r3, #230	@ 0xe6
 80007e6:	803b      	strh	r3, [r7, #0]

        // Draw pixels
        LCD_DrawPixel(x, mic1_y, COLOR_GREEN);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	b29b      	uxth	r3, r3
 80007ec:	8879      	ldrh	r1, [r7, #2]
 80007ee:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff ff02 	bl	80005fc <LCD_DrawPixel>
        LCD_DrawPixel(x, mic2_y, COLOR_BLUE);  // Changed to blue
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	b29b      	uxth	r3, r3
 80007fc:	8839      	ldrh	r1, [r7, #0]
 80007fe:	221f      	movs	r2, #31
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff fefb 	bl	80005fc <LCD_DrawPixel>
    for (int x = 0; x < WAVE_SAMPLES; x++)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	3301      	adds	r3, #1
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000812:	dba9      	blt.n	8000768 <LCD_DrawWaveforms+0x50>
    }
}
 8000814:	bf00      	nop
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20014018 	.word	0x20014018
 8000824:	200143d8 	.word	0x200143d8

08000828 <main>:
  * @retval int
  */
//marker

int main(void)
{
 8000828:	b5b0      	push	{r4, r5, r7, lr}
 800082a:	b08a      	sub	sp, #40	@ 0x28
 800082c:	af02      	add	r7, sp, #8

	  /* USER CODE BEGIN 1 */
	  //SCB_DisableDCache(); // <--- Add this.
	  User_MPU_Config(); // <--- Comment this out for this test.
 800082e:	f001 fae5 	bl	8001dfc <User_MPU_Config>
  //MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000832:	f005 f92f 	bl	8005a94 <HAL_Init>
  /* USER CODE Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000836:	f000 f893 	bl	8000960 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800083a:	f000 f903 	bl	8000a44 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800083e:	f001 f89d 	bl	800197c <MX_GPIO_Init>
  MX_DMA_Init();
 8000842:	f001 f825 	bl	8001890 <MX_DMA_Init>
  MX_ADC3_Init();
 8000846:	f000 f92f 	bl	8000aa8 <MX_ADC3_Init>
  MX_CRC_Init();
 800084a:	f000 f97f 	bl	8000b4c <MX_CRC_Init>
  MX_DCMI_Init();
 800084e:	f000 f99f 	bl	8000b90 <MX_DCMI_Init>
  MX_DMA2D_Init();
 8000852:	f000 f9d1 	bl	8000bf8 <MX_DMA2D_Init>
  MX_ETH_Init();
 8000856:	f000 fa01 	bl	8000c5c <MX_ETH_Init>
  MX_FMC_Init();
 800085a:	f001 f83f 	bl	80018dc <MX_FMC_Init>
  MX_I2C1_Init();
 800085e:	f000 fa4b 	bl	8000cf8 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000862:	f000 fa89 	bl	8000d78 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000866:	f000 fac7 	bl	8000df8 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 800086a:	f000 fb47 	bl	8000efc <MX_QUADSPI_Init>
  MX_RTC_Init();
 800086e:	f000 fb71 	bl	8000f54 <MX_RTC_Init>
  MX_SAI2_Init();
 8000872:	f000 fc13 	bl	800109c <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 8000876:	f000 fc71 	bl	800115c <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 800087a:	f000 fc8f 	bl	800119c <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 800087e:	f000 fcbd 	bl	80011fc <MX_SPI2_Init>
  MX_TIM1_Init();
 8000882:	f000 fcf9 	bl	8001278 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000886:	f000 fda3 	bl	80013d0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800088a:	f000 fe17 	bl	80014bc <MX_TIM3_Init>
  MX_TIM5_Init();
 800088e:	f000 fe8d 	bl	80015ac <MX_TIM5_Init>
  MX_TIM8_Init();
 8000892:	f000 ff03 	bl	800169c <MX_TIM8_Init>
  MX_TIM12_Init();
 8000896:	f000 ff55 	bl	8001744 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 800089a:	f000 ff99 	bl	80017d0 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800089e:	f000 ffc7 	bl	8001830 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80008a2:	f012 fa0b 	bl	8012cbc <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */


  // Initialize SDRAM using BSP function
  BSP_SDRAM_Init();
 80008a6:	f004 ff3f 	bl	8005728 <BSP_SDRAM_Init>

  // Initialize for simultaneous microphone input and headphone output
  if (BSP_AUDIO_IN_OUT_Init(INPUT_DEVICE_DIGITAL_MICROPHONE_2,
 80008aa:	2302      	movs	r3, #2
 80008ac:	9300      	str	r3, [sp, #0]
 80008ae:	2310      	movs	r3, #16
 80008b0:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80008b4:	2102      	movs	r1, #2
 80008b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008ba:	f004 fd03 	bl	80052c4 <BSP_AUDIO_IN_OUT_Init>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <main+0xa0>
                            OUTPUT_DEVICE_HEADPHONE,
                            SAI_AUDIO_FREQUENCY_16K,
                            DEFAULT_AUDIO_IN_BIT_RESOLUTION,
                            DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK)
  {
    Error_Handler();
 80008c4:	f001 fb56 	bl	8001f74 <Error_Handler>
  }

  // **FIX THE SLOT BUG**: Reconfigure Block A to use slots 0&2 for headphones
  extern SAI_HandleTypeDef haudio_out_sai;  // Declare external handle
  __HAL_SAI_DISABLE(&haudio_out_sai);       // Disable to modify
 80008c8:	4b20      	ldr	r3, [pc, #128]	@ (800094c <main+0x124>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	4b1f      	ldr	r3, [pc, #124]	@ (800094c <main+0x124>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80008d6:	601a      	str	r2, [r3, #0]
  haudio_out_sai.SlotInit.SlotActive = CODEC_AUDIOFRAME_SLOT_02;  // Slots 0&2 for DAC
 80008d8:	4b1c      	ldr	r3, [pc, #112]	@ (800094c <main+0x124>)
 80008da:	2205      	movs	r2, #5
 80008dc:	661a      	str	r2, [r3, #96]	@ 0x60
  HAL_SAI_Init(&haudio_out_sai);            // Reinitialize
 80008de:	481b      	ldr	r0, [pc, #108]	@ (800094c <main+0x124>)
 80008e0:	f00c fd32 	bl	800d348 <HAL_SAI_Init>
  __HAL_SAI_ENABLE(&haudio_out_sai);        // Re-enable
 80008e4:	4b19      	ldr	r3, [pc, #100]	@ (800094c <main+0x124>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	4b18      	ldr	r3, [pc, #96]	@ (800094c <main+0x124>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80008f2:	601a      	str	r2, [r3, #0]

  // Set output volume (0-100)
  BSP_AUDIO_OUT_SetVolume(80);
 80008f4:	2050      	movs	r0, #80	@ 0x50
 80008f6:	f004 fb55 	bl	8004fa4 <BSP_AUDIO_OUT_SetVolume>

  // Start playback (starts clock generation)
  if (BSP_AUDIO_OUT_Play((uint16_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2) != AUDIO_OK)
 80008fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008fe:	4814      	ldr	r0, [pc, #80]	@ (8000950 <main+0x128>)
 8000900:	f004 fb26 	bl	8004f50 <BSP_AUDIO_OUT_Play>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <main+0xe6>
  {
    Error_Handler();
 800090a:	f001 fb33 	bl	8001f74 <Error_Handler>
  }

  // Start recording
  if (BSP_AUDIO_IN_Record((uint16_t*)RxBuffer, AUDIO_BUFFER_SIZE) != AUDIO_OK)
 800090e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000912:	4810      	ldr	r0, [pc, #64]	@ (8000954 <main+0x12c>)
 8000914:	f004 fd50 	bl	80053b8 <BSP_AUDIO_IN_Record>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <main+0xfa>
  {
    Error_Handler();
 800091e:	f001 fb29 	bl	8001f74 <Error_Handler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 8000922:	4b0d      	ldr	r3, [pc, #52]	@ (8000958 <main+0x130>)
 8000924:	1d3c      	adds	r4, r7, #4
 8000926:	461d      	mov	r5, r3
 8000928:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800092a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800092c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000930:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000934:	1d3b      	adds	r3, r7, #4
 8000936:	2100      	movs	r1, #0
 8000938:	4618      	mov	r0, r3
 800093a:	f014 fe85 	bl	8015648 <osThreadCreate>
 800093e:	4603      	mov	r3, r0
 8000940:	4a06      	ldr	r2, [pc, #24]	@ (800095c <main+0x134>)
 8000942:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000944:	f014 fe5d 	bl	8015602 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <main+0x120>
 800094c:	2001485c 	.word	0x2001485c
 8000950:	20011000 	.word	0x20011000
 8000954:	20010000 	.word	0x20010000
 8000958:	08018588 	.word	0x08018588
 800095c:	20013010 	.word	0x20013010

08000960 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b094      	sub	sp, #80	@ 0x50
 8000964:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000966:	f107 0320 	add.w	r3, r7, #32
 800096a:	2230      	movs	r2, #48	@ 0x30
 800096c:	2100      	movs	r1, #0
 800096e:	4618      	mov	r0, r3
 8000970:	f017 fd5c 	bl	801842c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	605a      	str	r2, [r3, #4]
 800097e:	609a      	str	r2, [r3, #8]
 8000980:	60da      	str	r2, [r3, #12]
 8000982:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000984:	f00a fcc0 	bl	800b308 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000988:	4b2c      	ldr	r3, [pc, #176]	@ (8000a3c <SystemClock_Config+0xdc>)
 800098a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098c:	4a2b      	ldr	r2, [pc, #172]	@ (8000a3c <SystemClock_Config+0xdc>)
 800098e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000992:	6413      	str	r3, [r2, #64]	@ 0x40
 8000994:	4b29      	ldr	r3, [pc, #164]	@ (8000a3c <SystemClock_Config+0xdc>)
 8000996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000998:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009a0:	4b27      	ldr	r3, [pc, #156]	@ (8000a40 <SystemClock_Config+0xe0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a26      	ldr	r2, [pc, #152]	@ (8000a40 <SystemClock_Config+0xe0>)
 80009a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009aa:	6013      	str	r3, [r2, #0]
 80009ac:	4b24      	ldr	r3, [pc, #144]	@ (8000a40 <SystemClock_Config+0xe0>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009b4:	607b      	str	r3, [r7, #4]
 80009b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80009b8:	2309      	movs	r3, #9
 80009ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80009c2:	2301      	movs	r3, #1
 80009c4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009c6:	2302      	movs	r3, #2
 80009c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80009d0:	2319      	movs	r3, #25
 80009d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80009d4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80009d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009da:	2302      	movs	r3, #2
 80009dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80009de:	2309      	movs	r3, #9
 80009e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e2:	f107 0320 	add.w	r3, r7, #32
 80009e6:	4618      	mov	r0, r3
 80009e8:	f00a fdb0 	bl	800b54c <HAL_RCC_OscConfig>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80009f2:	f001 fabf 	bl	8001f74 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80009f6:	f00a fc97 	bl	800b328 <HAL_PWREx_EnableOverDrive>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000a00:	f001 fab8 	bl	8001f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a04:	230f      	movs	r3, #15
 8000a06:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a10:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a14:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a1a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000a1c:	f107 030c 	add.w	r3, r7, #12
 8000a20:	2106      	movs	r1, #6
 8000a22:	4618      	mov	r0, r3
 8000a24:	f00b f836 	bl	800ba94 <HAL_RCC_ClockConfig>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000a2e:	f001 faa1 	bl	8001f74 <Error_Handler>
  }
}
 8000a32:	bf00      	nop
 8000a34:	3750      	adds	r7, #80	@ 0x50
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40007000 	.word	0x40007000

08000a44 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b0a2      	sub	sp, #136	@ 0x88
 8000a48:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a4a:	1d3b      	adds	r3, r7, #4
 8000a4c:	2284      	movs	r2, #132	@ 0x84
 8000a4e:	2100      	movs	r1, #0
 8000a50:	4618      	mov	r0, r3
 8000a52:	f017 fceb 	bl	801842c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 8000a56:	4b13      	ldr	r3, [pc, #76]	@ (8000aa4 <PeriphCommonClock_Config+0x60>)
 8000a58:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000a5a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000a5e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000a60:	2305      	movs	r3, #5
 8000a62:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000a64:	2302      	movs	r3, #2
 8000a66:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000a70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a74:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8000a76:	2300      	movs	r3, #0
 8000a78:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8000a7a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a7e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8000a82:	2300      	movs	r3, #0
 8000a84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f00b fa1a 	bl	800bec4 <HAL_RCCEx_PeriphCLKConfig>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000a96:	f001 fa6d 	bl	8001f74 <Error_Handler>
  }
}
 8000a9a:	bf00      	nop
 8000a9c:	3788      	adds	r7, #136	@ 0x88
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	00b00008 	.word	0x00b00008

08000aa8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000aae:	463b      	mov	r3, r7
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000aba:	4b21      	ldr	r3, [pc, #132]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000abc:	4a21      	ldr	r2, [pc, #132]	@ (8000b44 <MX_ADC3_Init+0x9c>)
 8000abe:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000ac2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ac6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000ac8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ace:	4b1c      	ldr	r3, [pc, #112]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000ada:	4b19      	ldr	r3, [pc, #100]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ae2:	4b17      	ldr	r3, [pc, #92]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ae8:	4b15      	ldr	r3, [pc, #84]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000aea:	4a17      	ldr	r2, [pc, #92]	@ (8000b48 <MX_ADC3_Init+0xa0>)
 8000aec:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000aee:	4b14      	ldr	r3, [pc, #80]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000af4:	4b12      	ldr	r3, [pc, #72]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000afa:	4b11      	ldr	r3, [pc, #68]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b02:	4b0f      	ldr	r3, [pc, #60]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000b08:	480d      	ldr	r0, [pc, #52]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000b0a:	f005 f815 	bl	8005b38 <HAL_ADC_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000b14:	f001 fa2e 	bl	8001f74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b18:	2304      	movs	r3, #4
 8000b1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b20:	2300      	movs	r3, #0
 8000b22:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b24:	463b      	mov	r3, r7
 8000b26:	4619      	mov	r1, r3
 8000b28:	4805      	ldr	r0, [pc, #20]	@ (8000b40 <MX_ADC3_Init+0x98>)
 8000b2a:	f005 f849 	bl	8005bc0 <HAL_ADC_ConfigChannel>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000b34:	f001 fa1e 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000b38:	bf00      	nop
 8000b3a:	3710      	adds	r7, #16
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	200126a0 	.word	0x200126a0
 8000b44:	40012200 	.word	0x40012200
 8000b48:	0f000001 	.word	0x0f000001

08000b4c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000b50:	4b0d      	ldr	r3, [pc, #52]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b52:	4a0e      	ldr	r2, [pc, #56]	@ (8000b8c <MX_CRC_Init+0x40>)
 8000b54:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000b56:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000b62:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000b68:	4b07      	ldr	r3, [pc, #28]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000b6e:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000b74:	4804      	ldr	r0, [pc, #16]	@ (8000b88 <MX_CRC_Init+0x3c>)
 8000b76:	f005 fbd1 	bl	800631c <HAL_CRC_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000b80:	f001 f9f8 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	200126e8 	.word	0x200126e8
 8000b8c:	40023000 	.word	0x40023000

08000b90 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000b94:	4b16      	ldr	r3, [pc, #88]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000b96:	4a17      	ldr	r2, [pc, #92]	@ (8000bf4 <MX_DCMI_Init+0x64>)
 8000b98:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000b9a:	4b15      	ldr	r3, [pc, #84]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000ba0:	4b13      	ldr	r3, [pc, #76]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000ba6:	4b12      	ldr	r3, [pc, #72]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000bac:	4b10      	ldr	r3, [pc, #64]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000bca:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000bd0:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000bd6:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000bdc:	4804      	ldr	r0, [pc, #16]	@ (8000bf0 <MX_DCMI_Init+0x60>)
 8000bde:	f005 fc8f 	bl	8006500 <HAL_DCMI_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000be8:	f001 f9c4 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	2001270c 	.word	0x2001270c
 8000bf4:	50050000 	.word	0x50050000

08000bf8 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000bfc:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000bfe:	4a16      	ldr	r2, [pc, #88]	@ (8000c58 <MX_DMA2D_Init+0x60>)
 8000c00:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000c02:	4b14      	ldr	r3, [pc, #80]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000c08:	4b12      	ldr	r3, [pc, #72]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000c0e:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000c14:	4b0f      	ldr	r3, [pc, #60]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000c26:	4b0b      	ldr	r3, [pc, #44]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000c2c:	4809      	ldr	r0, [pc, #36]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c2e:	f006 f8c3 	bl	8006db8 <HAL_DMA2D_Init>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000c38:	f001 f99c 	bl	8001f74 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	4805      	ldr	r0, [pc, #20]	@ (8000c54 <MX_DMA2D_Init+0x5c>)
 8000c40:	f006 fa14 	bl	800706c <HAL_DMA2D_ConfigLayer>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000c4a:	f001 f993 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	2001275c 	.word	0x2001275c
 8000c58:	4002b000 	.word	0x4002b000

08000c5c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000c60:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000c62:	4a20      	ldr	r2, [pc, #128]	@ (8000ce4 <MX_ETH_Init+0x88>)
 8000c64:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000c66:	4b20      	ldr	r3, [pc, #128]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000c6c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c6e:	2280      	movs	r2, #128	@ 0x80
 8000c70:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000c72:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c74:	22e1      	movs	r2, #225	@ 0xe1
 8000c76:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000c78:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000c84:	4b18      	ldr	r3, [pc, #96]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000c8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000c8c:	4a16      	ldr	r2, [pc, #88]	@ (8000ce8 <MX_ETH_Init+0x8c>)
 8000c8e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000c90:	4b13      	ldr	r3, [pc, #76]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000c92:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000c96:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000c98:	4b11      	ldr	r3, [pc, #68]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000c9a:	4a14      	ldr	r2, [pc, #80]	@ (8000cec <MX_ETH_Init+0x90>)
 8000c9c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000c9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000ca0:	4a13      	ldr	r2, [pc, #76]	@ (8000cf0 <MX_ETH_Init+0x94>)
 8000ca2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000ca6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000caa:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000cac:	480c      	ldr	r0, [pc, #48]	@ (8000ce0 <MX_ETH_Init+0x84>)
 8000cae:	f006 fa6f 	bl	8007190 <HAL_ETH_Init>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000cb8:	f001 f95c 	bl	8001f74 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000cbc:	2238      	movs	r2, #56	@ 0x38
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	480c      	ldr	r0, [pc, #48]	@ (8000cf4 <MX_ETH_Init+0x98>)
 8000cc2:	f017 fbb3 	bl	801842c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf4 <MX_ETH_Init+0x98>)
 8000cc8:	2221      	movs	r2, #33	@ 0x21
 8000cca:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000ccc:	4b09      	ldr	r3, [pc, #36]	@ (8000cf4 <MX_ETH_Init+0x98>)
 8000cce:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000cd2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000cd4:	4b07      	ldr	r3, [pc, #28]	@ (8000cf4 <MX_ETH_Init+0x98>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	2001279c 	.word	0x2001279c
 8000ce4:	40028000 	.word	0x40028000
 8000ce8:	2001479c 	.word	0x2001479c
 8000cec:	20012154 	.word	0x20012154
 8000cf0:	200120b4 	.word	0x200120b4
 8000cf4:	20012668 	.word	0x20012668

08000cf8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cfc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000cfe:	4a1c      	ldr	r2, [pc, #112]	@ (8000d70 <MX_I2C1_Init+0x78>)
 8000d00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000d02:	4b1a      	ldr	r3, [pc, #104]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d04:	4a1b      	ldr	r2, [pc, #108]	@ (8000d74 <MX_I2C1_Init+0x7c>)
 8000d06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d08:	4b18      	ldr	r3, [pc, #96]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d0e:	4b17      	ldr	r3, [pc, #92]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d14:	4b15      	ldr	r3, [pc, #84]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d1a:	4b14      	ldr	r3, [pc, #80]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d26:	4b11      	ldr	r3, [pc, #68]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d32:	480e      	ldr	r0, [pc, #56]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d34:	f009 f974 	bl	800a020 <HAL_I2C_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d3e:	f001 f919 	bl	8001f74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d42:	2100      	movs	r1, #0
 8000d44:	4809      	ldr	r0, [pc, #36]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d46:	f009 ff35 	bl	800abb4 <HAL_I2CEx_ConfigAnalogFilter>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d50:	f001 f910 	bl	8001f74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d54:	2100      	movs	r1, #0
 8000d56:	4805      	ldr	r0, [pc, #20]	@ (8000d6c <MX_I2C1_Init+0x74>)
 8000d58:	f009 ff77 	bl	800ac4a <HAL_I2CEx_ConfigDigitalFilter>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d62:	f001 f907 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	2001284c 	.word	0x2001284c
 8000d70:	40005400 	.word	0x40005400
 8000d74:	00c0eaff 	.word	0x00c0eaff

08000d78 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d7e:	4a1c      	ldr	r2, [pc, #112]	@ (8000df0 <MX_I2C3_Init+0x78>)
 8000d80:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000d82:	4b1a      	ldr	r3, [pc, #104]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d84:	4a1b      	ldr	r2, [pc, #108]	@ (8000df4 <MX_I2C3_Init+0x7c>)
 8000d86:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000d88:	4b18      	ldr	r3, [pc, #96]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d8e:	4b17      	ldr	r3, [pc, #92]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d94:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000d9a:	4b14      	ldr	r3, [pc, #80]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000da0:	4b12      	ldr	r3, [pc, #72]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000da6:	4b11      	ldr	r3, [pc, #68]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dac:	4b0f      	ldr	r3, [pc, #60]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000db2:	480e      	ldr	r0, [pc, #56]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000db4:	f009 f934 	bl	800a020 <HAL_I2C_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000dbe:	f001 f8d9 	bl	8001f74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	4809      	ldr	r0, [pc, #36]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000dc6:	f009 fef5 	bl	800abb4 <HAL_I2CEx_ConfigAnalogFilter>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000dd0:	f001 f8d0 	bl	8001f74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4805      	ldr	r0, [pc, #20]	@ (8000dec <MX_I2C3_Init+0x74>)
 8000dd8:	f009 ff37 	bl	800ac4a <HAL_I2CEx_ConfigDigitalFilter>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000de2:	f001 f8c7 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	200128a0 	.word	0x200128a0
 8000df0:	40005c00 	.word	0x40005c00
 8000df4:	00c0eaff 	.word	0x00c0eaff

08000df8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08e      	sub	sp, #56	@ 0x38
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000dfe:	1d3b      	adds	r3, r7, #4
 8000e00:	2234      	movs	r2, #52	@ 0x34
 8000e02:	2100      	movs	r1, #0
 8000e04:	4618      	mov	r0, r3
 8000e06:	f017 fb11 	bl	801842c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000e0a:	4b3a      	ldr	r3, [pc, #232]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e0c:	4a3a      	ldr	r2, [pc, #232]	@ (8000ef8 <MX_LTDC_Init+0x100>)
 8000e0e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000e10:	4b38      	ldr	r3, [pc, #224]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000e16:	4b37      	ldr	r3, [pc, #220]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000e1c:	4b35      	ldr	r3, [pc, #212]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000e22:	4b34      	ldr	r3, [pc, #208]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000e28:	4b32      	ldr	r3, [pc, #200]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e2a:	2228      	movs	r2, #40	@ 0x28
 8000e2c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000e2e:	4b31      	ldr	r3, [pc, #196]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e30:	2209      	movs	r2, #9
 8000e32:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000e34:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e36:	2235      	movs	r2, #53	@ 0x35
 8000e38:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000e3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e3c:	220b      	movs	r2, #11
 8000e3e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000e40:	4b2c      	ldr	r3, [pc, #176]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e42:	f240 2215 	movw	r2, #533	@ 0x215
 8000e46:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000e48:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e4a:	f240 121b 	movw	r2, #283	@ 0x11b
 8000e4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000e50:	4b28      	ldr	r3, [pc, #160]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e52:	f240 2235 	movw	r2, #565	@ 0x235
 8000e56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000e58:	4b26      	ldr	r3, [pc, #152]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e5a:	f240 121d 	movw	r2, #285	@ 0x11d
 8000e5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000e60:	4b24      	ldr	r3, [pc, #144]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000e68:	4b22      	ldr	r3, [pc, #136]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000e70:	4b20      	ldr	r3, [pc, #128]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000e78:	481e      	ldr	r0, [pc, #120]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000e7a:	f009 ff32 	bl	800ace2 <HAL_LTDC_Init>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000e84:	f001 f876 	bl	8001f74 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000e8c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000e90:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000e96:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000e9a:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000ea0:	23ff      	movs	r3, #255	@ 0xff
 8000ea2:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000ea8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000eac:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000eae:	2307      	movs	r3, #7
 8000eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000eb2:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000eb8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000ebe:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000ec2:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	2200      	movs	r2, #0
 8000eda:	4619      	mov	r1, r3
 8000edc:	4805      	ldr	r0, [pc, #20]	@ (8000ef4 <MX_LTDC_Init+0xfc>)
 8000ede:	f00a f85f 	bl	800afa0 <HAL_LTDC_ConfigLayer>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000ee8:	f001 f844 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000eec:	bf00      	nop
 8000eee:	3738      	adds	r7, #56	@ 0x38
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	200128f4 	.word	0x200128f4
 8000ef8:	40016800 	.word	0x40016800

08000efc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000f00:	4b12      	ldr	r3, [pc, #72]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f02:	4a13      	ldr	r2, [pc, #76]	@ (8000f50 <MX_QUADSPI_Init+0x54>)
 8000f04:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000f06:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f0e:	2204      	movs	r2, #4
 8000f10:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000f12:	4b0e      	ldr	r3, [pc, #56]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f14:	2210      	movs	r2, #16
 8000f16:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000f18:	4b0c      	ldr	r3, [pc, #48]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f1a:	2218      	movs	r2, #24
 8000f1c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f20:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000f24:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000f26:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000f2c:	4b07      	ldr	r3, [pc, #28]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000f32:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000f38:	4804      	ldr	r0, [pc, #16]	@ (8000f4c <MX_QUADSPI_Init+0x50>)
 8000f3a:	f00a fa45 	bl	800b3c8 <HAL_QSPI_Init>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000f44:	f001 f816 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000f48:	bf00      	nop
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	2001299c 	.word	0x2001299c
 8000f50:	a0001000 	.word	0xa0001000

08000f54 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b090      	sub	sp, #64	@ 0x40
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000f5a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	605a      	str	r2, [r3, #4]
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	60da      	str	r2, [r3, #12]
 8000f68:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000f6e:	463b      	mov	r3, r7
 8000f70:	2228      	movs	r2, #40	@ 0x28
 8000f72:	2100      	movs	r1, #0
 8000f74:	4618      	mov	r0, r3
 8000f76:	f017 fa59 	bl	801842c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000f7a:	4b46      	ldr	r3, [pc, #280]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f7c:	4a46      	ldr	r2, [pc, #280]	@ (8001098 <MX_RTC_Init+0x144>)
 8000f7e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000f80:	4b44      	ldr	r3, [pc, #272]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000f86:	4b43      	ldr	r3, [pc, #268]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f88:	227f      	movs	r2, #127	@ 0x7f
 8000f8a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000f8c:	4b41      	ldr	r3, [pc, #260]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f8e:	22ff      	movs	r2, #255	@ 0xff
 8000f90:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000f92:	4b40      	ldr	r3, [pc, #256]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000f98:	4b3e      	ldr	r3, [pc, #248]	@ (8001094 <MX_RTC_Init+0x140>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8001094 <MX_RTC_Init+0x140>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000fa4:	483b      	ldr	r0, [pc, #236]	@ (8001094 <MX_RTC_Init+0x140>)
 8000fa6:	f00b fdc9 	bl	800cb3c <HAL_RTC_Init>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000fb0:	f000 ffe0 	bl	8001f74 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000fce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	482f      	ldr	r0, [pc, #188]	@ (8001094 <MX_RTC_Init+0x140>)
 8000fd8:	f00b fe32 	bl	800cc40 <HAL_RTC_SetTime>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000fe2:	f000 ffc7 	bl	8001f74 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000fec:	2301      	movs	r3, #1
 8000fee:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000ffe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001002:	2201      	movs	r2, #1
 8001004:	4619      	mov	r1, r3
 8001006:	4823      	ldr	r0, [pc, #140]	@ (8001094 <MX_RTC_Init+0x140>)
 8001008:	f00b feb4 	bl	800cd74 <HAL_RTC_SetDate>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001012:	f000 ffaf 	bl	8001f74 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001016:	2300      	movs	r3, #0
 8001018:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800101a:	2300      	movs	r3, #0
 800101c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800101e:	2300      	movs	r3, #0
 8001020:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001022:	2300      	movs	r3, #0
 8001024:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001032:	2300      	movs	r3, #0
 8001034:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800103a:	2301      	movs	r3, #1
 800103c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001040:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001044:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001046:	463b      	mov	r3, r7
 8001048:	2201      	movs	r2, #1
 800104a:	4619      	mov	r1, r3
 800104c:	4811      	ldr	r0, [pc, #68]	@ (8001094 <MX_RTC_Init+0x140>)
 800104e:	f00b ff15 	bl	800ce7c <HAL_RTC_SetAlarm>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001058:	f000 ff8c 	bl	8001f74 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 800105c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001060:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001062:	463b      	mov	r3, r7
 8001064:	2201      	movs	r2, #1
 8001066:	4619      	mov	r1, r3
 8001068:	480a      	ldr	r0, [pc, #40]	@ (8001094 <MX_RTC_Init+0x140>)
 800106a:	f00b ff07 	bl	800ce7c <HAL_RTC_SetAlarm>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8001074:	f000 ff7e 	bl	8001f74 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8001078:	2202      	movs	r2, #2
 800107a:	2100      	movs	r1, #0
 800107c:	4805      	ldr	r0, [pc, #20]	@ (8001094 <MX_RTC_Init+0x140>)
 800107e:	f00c f8c7 	bl	800d210 <HAL_RTCEx_SetTimeStamp>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8001088:	f000 ff74 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800108c:	bf00      	nop
 800108e:	3740      	adds	r7, #64	@ 0x40
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	200129e8 	.word	0x200129e8
 8001098:	40002800 	.word	0x40002800

0800109c <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 80010a0:	4b2a      	ldr	r3, [pc, #168]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010a2:	4a2b      	ldr	r2, [pc, #172]	@ (8001150 <MX_SAI2_Init+0xb4>)
 80010a4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80010a6:	4b29      	ldr	r3, [pc, #164]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 80010ac:	4b27      	ldr	r3, [pc, #156]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80010b2:	4b26      	ldr	r3, [pc, #152]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80010b8:	4b24      	ldr	r3, [pc, #144]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80010be:	4b23      	ldr	r3, [pc, #140]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 80010c4:	4b21      	ldr	r3, [pc, #132]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010c6:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80010ca:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80010cc:	4b1f      	ldr	r3, [pc, #124]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 80010d2:	4b1e      	ldr	r3, [pc, #120]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 80010d8:	4b1c      	ldr	r3, [pc, #112]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010da:	2200      	movs	r2, #0
 80010dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80010de:	4b1b      	ldr	r3, [pc, #108]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80010e4:	2302      	movs	r3, #2
 80010e6:	2200      	movs	r2, #0
 80010e8:	2100      	movs	r1, #0
 80010ea:	4818      	ldr	r0, [pc, #96]	@ (800114c <MX_SAI2_Init+0xb0>)
 80010ec:	f00c f8f8 	bl	800d2e0 <HAL_SAI_InitProtocol>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 80010f6:	f000 ff3d 	bl	8001f74 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 80010fa:	4b16      	ldr	r3, [pc, #88]	@ (8001154 <MX_SAI2_Init+0xb8>)
 80010fc:	4a16      	ldr	r2, [pc, #88]	@ (8001158 <MX_SAI2_Init+0xbc>)
 80010fe:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8001100:	4b14      	ldr	r3, [pc, #80]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001102:	2203      	movs	r2, #3
 8001104:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001106:	4b13      	ldr	r3, [pc, #76]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001108:	2201      	movs	r2, #1
 800110a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800110c:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <MX_SAI2_Init+0xb8>)
 800110e:	2200      	movs	r2, #0
 8001110:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001112:	4b10      	ldr	r3, [pc, #64]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001118:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <MX_SAI2_Init+0xb8>)
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 800111e:	4b0d      	ldr	r3, [pc, #52]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001120:	2200      	movs	r2, #0
 8001122:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001124:	4b0b      	ldr	r3, [pc, #44]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001126:	2200      	movs	r2, #0
 8001128:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800112a:	4b0a      	ldr	r3, [pc, #40]	@ (8001154 <MX_SAI2_Init+0xb8>)
 800112c:	2200      	movs	r2, #0
 800112e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001130:	2302      	movs	r3, #2
 8001132:	2200      	movs	r2, #0
 8001134:	2100      	movs	r1, #0
 8001136:	4807      	ldr	r0, [pc, #28]	@ (8001154 <MX_SAI2_Init+0xb8>)
 8001138:	f00c f8d2 	bl	800d2e0 <HAL_SAI_InitProtocol>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8001142:	f000 ff17 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20012a08 	.word	0x20012a08
 8001150:	40015c04 	.word	0x40015c04
 8001154:	20012a8c 	.word	0x20012a8c
 8001158:	40015c24 	.word	0x40015c24

0800115c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001160:	4b0c      	ldr	r3, [pc, #48]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 8001162:	4a0d      	ldr	r2, [pc, #52]	@ (8001198 <MX_SDMMC1_SD_Init+0x3c>)
 8001164:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001166:	4b0b      	ldr	r3, [pc, #44]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 8001168:	2200      	movs	r2, #0
 800116a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 800116c:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001172:	4b08      	ldr	r3, [pc, #32]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 8001174:	2200      	movs	r2, #0
 8001176:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8001178:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 800117a:	2200      	movs	r2, #0
 800117c:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800117e:	4b05      	ldr	r3, [pc, #20]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 8001180:	2200      	movs	r2, #0
 8001182:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8001184:	4b03      	ldr	r3, [pc, #12]	@ (8001194 <MX_SDMMC1_SD_Init+0x38>)
 8001186:	2200      	movs	r2, #0
 8001188:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	20012bd0 	.word	0x20012bd0
 8001198:	40012c00 	.word	0x40012c00

0800119c <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 80011a0:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011a2:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80011a6:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 80011a8:	4b13      	ldr	r3, [pc, #76]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 80011ae:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 80011b4:	4b10      	ldr	r3, [pc, #64]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 80011ba:	4b0f      	ldr	r3, [pc, #60]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 80011c0:	4b0d      	ldr	r3, [pc, #52]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 80011c6:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 80011cc:	4b0a      	ldr	r3, [pc, #40]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 80011d2:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 80011d8:	4b07      	ldr	r3, [pc, #28]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 80011de:	4b06      	ldr	r3, [pc, #24]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 80011e4:	4804      	ldr	r0, [pc, #16]	@ (80011f8 <MX_SPDIFRX_Init+0x5c>)
 80011e6:	f00d ff25 	bl	800f034 <HAL_SPDIFRX_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 80011f0:	f000 fec0 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20012c54 	.word	0x20012c54

080011fc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001200:	4b1b      	ldr	r3, [pc, #108]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001202:	4a1c      	ldr	r2, [pc, #112]	@ (8001274 <MX_SPI2_Init+0x78>)
 8001204:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001206:	4b1a      	ldr	r3, [pc, #104]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001208:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800120c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800120e:	4b18      	ldr	r3, [pc, #96]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001214:	4b16      	ldr	r3, [pc, #88]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001216:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800121a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800121c:	4b14      	ldr	r3, [pc, #80]	@ (8001270 <MX_SPI2_Init+0x74>)
 800121e:	2200      	movs	r2, #0
 8001220:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001222:	4b13      	ldr	r3, [pc, #76]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001224:	2200      	movs	r2, #0
 8001226:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001228:	4b11      	ldr	r3, [pc, #68]	@ (8001270 <MX_SPI2_Init+0x74>)
 800122a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800122e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001230:	4b0f      	ldr	r3, [pc, #60]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001232:	2200      	movs	r2, #0
 8001234:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001236:	4b0e      	ldr	r3, [pc, #56]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001238:	2200      	movs	r2, #0
 800123a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800123c:	4b0c      	ldr	r3, [pc, #48]	@ (8001270 <MX_SPI2_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001242:	4b0b      	ldr	r3, [pc, #44]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001248:	4b09      	ldr	r3, [pc, #36]	@ (8001270 <MX_SPI2_Init+0x74>)
 800124a:	2207      	movs	r2, #7
 800124c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800124e:	4b08      	ldr	r3, [pc, #32]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001250:	2200      	movs	r2, #0
 8001252:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001254:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <MX_SPI2_Init+0x74>)
 8001256:	2208      	movs	r2, #8
 8001258:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800125a:	4805      	ldr	r0, [pc, #20]	@ (8001270 <MX_SPI2_Init+0x74>)
 800125c:	f00d ff46 	bl	800f0ec <HAL_SPI_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001266:	f000 fe85 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20012ca0 	.word	0x20012ca0
 8001274:	40003800 	.word	0x40003800

08001278 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b09a      	sub	sp, #104	@ 0x68
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800127e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	609a      	str	r2, [r3, #8]
 800128a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800128c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001298:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	60da      	str	r2, [r3, #12]
 80012a6:	611a      	str	r2, [r3, #16]
 80012a8:	615a      	str	r2, [r3, #20]
 80012aa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	222c      	movs	r2, #44	@ 0x2c
 80012b0:	2100      	movs	r1, #0
 80012b2:	4618      	mov	r0, r3
 80012b4:	f017 f8ba 	bl	801842c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012b8:	4b43      	ldr	r3, [pc, #268]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012ba:	4a44      	ldr	r2, [pc, #272]	@ (80013cc <MX_TIM1_Init+0x154>)
 80012bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012be:	4b42      	ldr	r3, [pc, #264]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012c4:	4b40      	ldr	r3, [pc, #256]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80012ca:	4b3f      	ldr	r3, [pc, #252]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012d0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d2:	4b3d      	ldr	r3, [pc, #244]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012d8:	4b3b      	ldr	r3, [pc, #236]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012da:	2200      	movs	r2, #0
 80012dc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012de:	4b3a      	ldr	r3, [pc, #232]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012e4:	4838      	ldr	r0, [pc, #224]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80012e6:	f00d ffac 	bl	800f242 <HAL_TIM_Base_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80012f0:	f000 fe40 	bl	8001f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012fa:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80012fe:	4619      	mov	r1, r3
 8001300:	4831      	ldr	r0, [pc, #196]	@ (80013c8 <MX_TIM1_Init+0x150>)
 8001302:	f00e fadf 	bl	800f8c4 <HAL_TIM_ConfigClockSource>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800130c:	f000 fe32 	bl	8001f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001310:	482d      	ldr	r0, [pc, #180]	@ (80013c8 <MX_TIM1_Init+0x150>)
 8001312:	f00e f865 	bl	800f3e0 <HAL_TIM_PWM_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800131c:	f000 fe2a 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001320:	2300      	movs	r3, #0
 8001322:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001324:	2300      	movs	r3, #0
 8001326:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001328:	2300      	movs	r3, #0
 800132a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800132c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001330:	4619      	mov	r1, r3
 8001332:	4825      	ldr	r0, [pc, #148]	@ (80013c8 <MX_TIM1_Init+0x150>)
 8001334:	f00e ff56 	bl	80101e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800133e:	f000 fe19 	bl	8001f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001342:	2360      	movs	r3, #96	@ 0x60
 8001344:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800134a:	2300      	movs	r3, #0
 800134c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800134e:	2300      	movs	r3, #0
 8001350:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001352:	2300      	movs	r3, #0
 8001354:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001356:	2300      	movs	r3, #0
 8001358:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800135a:	2300      	movs	r3, #0
 800135c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800135e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001362:	2200      	movs	r2, #0
 8001364:	4619      	mov	r1, r3
 8001366:	4818      	ldr	r0, [pc, #96]	@ (80013c8 <MX_TIM1_Init+0x150>)
 8001368:	f00e f998 	bl	800f69c <HAL_TIM_PWM_ConfigChannel>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001372:	f000 fdff 	bl	8001f74 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800137e:	2300      	movs	r3, #0
 8001380:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001382:	2300      	movs	r3, #0
 8001384:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800138a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800138e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001398:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	4619      	mov	r1, r3
 80013aa:	4807      	ldr	r0, [pc, #28]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80013ac:	f00e ffa8 	bl	8010300 <HAL_TIMEx_ConfigBreakDeadTime>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80013b6:	f000 fddd 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013ba:	4803      	ldr	r0, [pc, #12]	@ (80013c8 <MX_TIM1_Init+0x150>)
 80013bc:	f001 fc1e 	bl	8002bfc <HAL_TIM_MspPostInit>

}
 80013c0:	bf00      	nop
 80013c2:	3768      	adds	r7, #104	@ 0x68
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20012d04 	.word	0x20012d04
 80013cc:	40010000 	.word	0x40010000

080013d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08e      	sub	sp, #56	@ 0x38
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013f0:	463b      	mov	r3, r7
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
 80013fc:	611a      	str	r2, [r3, #16]
 80013fe:	615a      	str	r2, [r3, #20]
 8001400:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001402:	4b2d      	ldr	r3, [pc, #180]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001404:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001408:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800140a:	4b2b      	ldr	r3, [pc, #172]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 800140c:	2200      	movs	r2, #0
 800140e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001410:	4b29      	ldr	r3, [pc, #164]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001416:	4b28      	ldr	r3, [pc, #160]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001418:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800141c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800141e:	4b26      	ldr	r3, [pc, #152]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001420:	2200      	movs	r2, #0
 8001422:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001424:	4b24      	ldr	r3, [pc, #144]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001426:	2200      	movs	r2, #0
 8001428:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800142a:	4823      	ldr	r0, [pc, #140]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 800142c:	f00d ff09 	bl	800f242 <HAL_TIM_Base_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001436:	f000 fd9d 	bl	8001f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800143a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800143e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001440:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001444:	4619      	mov	r1, r3
 8001446:	481c      	ldr	r0, [pc, #112]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001448:	f00e fa3c 	bl	800f8c4 <HAL_TIM_ConfigClockSource>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001452:	f000 fd8f 	bl	8001f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001456:	4818      	ldr	r0, [pc, #96]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001458:	f00d ffc2 	bl	800f3e0 <HAL_TIM_PWM_Init>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001462:	f000 fd87 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800146a:	2300      	movs	r3, #0
 800146c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800146e:	f107 031c 	add.w	r3, r7, #28
 8001472:	4619      	mov	r1, r3
 8001474:	4810      	ldr	r0, [pc, #64]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 8001476:	f00e feb5 	bl	80101e4 <HAL_TIMEx_MasterConfigSynchronization>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001480:	f000 fd78 	bl	8001f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001484:	2360      	movs	r3, #96	@ 0x60
 8001486:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001488:	2300      	movs	r3, #0
 800148a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800148c:	2300      	movs	r3, #0
 800148e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001490:	2300      	movs	r3, #0
 8001492:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001494:	463b      	mov	r3, r7
 8001496:	2200      	movs	r2, #0
 8001498:	4619      	mov	r1, r3
 800149a:	4807      	ldr	r0, [pc, #28]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 800149c:	f00e f8fe 	bl	800f69c <HAL_TIM_PWM_ConfigChannel>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80014a6:	f000 fd65 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014aa:	4803      	ldr	r0, [pc, #12]	@ (80014b8 <MX_TIM2_Init+0xe8>)
 80014ac:	f001 fba6 	bl	8002bfc <HAL_TIM_MspPostInit>

}
 80014b0:	bf00      	nop
 80014b2:	3738      	adds	r7, #56	@ 0x38
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20012d50 	.word	0x20012d50

080014bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08e      	sub	sp, #56	@ 0x38
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	f107 031c 	add.w	r3, r7, #28
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014dc:	463b      	mov	r3, r7
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014ee:	4b2d      	ldr	r3, [pc, #180]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 80014f0:	4a2d      	ldr	r2, [pc, #180]	@ (80015a8 <MX_TIM3_Init+0xec>)
 80014f2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80014f4:	4b2b      	ldr	r3, [pc, #172]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fa:	4b2a      	ldr	r3, [pc, #168]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001500:	4b28      	ldr	r3, [pc, #160]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001502:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001506:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001508:	4b26      	ldr	r3, [pc, #152]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 800150a:	2200      	movs	r2, #0
 800150c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800150e:	4b25      	ldr	r3, [pc, #148]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001510:	2200      	movs	r2, #0
 8001512:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001514:	4823      	ldr	r0, [pc, #140]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001516:	f00d fe94 	bl	800f242 <HAL_TIM_Base_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001520:	f000 fd28 	bl	8001f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001524:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001528:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800152a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800152e:	4619      	mov	r1, r3
 8001530:	481c      	ldr	r0, [pc, #112]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001532:	f00e f9c7 	bl	800f8c4 <HAL_TIM_ConfigClockSource>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800153c:	f000 fd1a 	bl	8001f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001540:	4818      	ldr	r0, [pc, #96]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001542:	f00d ff4d 	bl	800f3e0 <HAL_TIM_PWM_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800154c:	f000 fd12 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001550:	2300      	movs	r3, #0
 8001552:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001554:	2300      	movs	r3, #0
 8001556:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001558:	f107 031c 	add.w	r3, r7, #28
 800155c:	4619      	mov	r1, r3
 800155e:	4811      	ldr	r0, [pc, #68]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001560:	f00e fe40 	bl	80101e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800156a:	f000 fd03 	bl	8001f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800156e:	2360      	movs	r3, #96	@ 0x60
 8001570:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800157a:	2300      	movs	r3, #0
 800157c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800157e:	463b      	mov	r3, r7
 8001580:	2200      	movs	r2, #0
 8001582:	4619      	mov	r1, r3
 8001584:	4807      	ldr	r0, [pc, #28]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001586:	f00e f889 	bl	800f69c <HAL_TIM_PWM_ConfigChannel>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001590:	f000 fcf0 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001594:	4803      	ldr	r0, [pc, #12]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 8001596:	f001 fb31 	bl	8002bfc <HAL_TIM_MspPostInit>

}
 800159a:	bf00      	nop
 800159c:	3738      	adds	r7, #56	@ 0x38
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20012d9c 	.word	0x20012d9c
 80015a8:	40000400 	.word	0x40000400

080015ac <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08e      	sub	sp, #56	@ 0x38
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c0:	f107 031c 	add.w	r3, r7, #28
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015cc:	463b      	mov	r3, r7
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	60da      	str	r2, [r3, #12]
 80015d8:	611a      	str	r2, [r3, #16]
 80015da:	615a      	str	r2, [r3, #20]
 80015dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80015de:	4b2d      	ldr	r3, [pc, #180]	@ (8001694 <MX_TIM5_Init+0xe8>)
 80015e0:	4a2d      	ldr	r2, [pc, #180]	@ (8001698 <MX_TIM5_Init+0xec>)
 80015e2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80015e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001694 <MX_TIM5_Init+0xe8>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001694 <MX_TIM5_Init+0xe8>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80015f0:	4b28      	ldr	r3, [pc, #160]	@ (8001694 <MX_TIM5_Init+0xe8>)
 80015f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015f6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f8:	4b26      	ldr	r3, [pc, #152]	@ (8001694 <MX_TIM5_Init+0xe8>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015fe:	4b25      	ldr	r3, [pc, #148]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001604:	4823      	ldr	r0, [pc, #140]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001606:	f00d fe1c 	bl	800f242 <HAL_TIM_Base_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001610:	f000 fcb0 	bl	8001f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001614:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001618:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800161a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800161e:	4619      	mov	r1, r3
 8001620:	481c      	ldr	r0, [pc, #112]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001622:	f00e f94f 	bl	800f8c4 <HAL_TIM_ConfigClockSource>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 800162c:	f000 fca2 	bl	8001f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001630:	4818      	ldr	r0, [pc, #96]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001632:	f00d fed5 	bl	800f3e0 <HAL_TIM_PWM_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 800163c:	f000 fc9a 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001640:	2300      	movs	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001644:	2300      	movs	r3, #0
 8001646:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001648:	f107 031c 	add.w	r3, r7, #28
 800164c:	4619      	mov	r1, r3
 800164e:	4811      	ldr	r0, [pc, #68]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001650:	f00e fdc8 	bl	80101e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800165a:	f000 fc8b 	bl	8001f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800165e:	2360      	movs	r3, #96	@ 0x60
 8001660:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001666:	2300      	movs	r3, #0
 8001668:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800166a:	2300      	movs	r3, #0
 800166c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800166e:	463b      	mov	r3, r7
 8001670:	220c      	movs	r2, #12
 8001672:	4619      	mov	r1, r3
 8001674:	4807      	ldr	r0, [pc, #28]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001676:	f00e f811 	bl	800f69c <HAL_TIM_PWM_ConfigChannel>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001680:	f000 fc78 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001684:	4803      	ldr	r0, [pc, #12]	@ (8001694 <MX_TIM5_Init+0xe8>)
 8001686:	f001 fab9 	bl	8002bfc <HAL_TIM_MspPostInit>

}
 800168a:	bf00      	nop
 800168c:	3738      	adds	r7, #56	@ 0x38
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20012de8 	.word	0x20012de8
 8001698:	40000c00 	.word	0x40000c00

0800169c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b088      	sub	sp, #32
 80016a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016a2:	f107 0310 	add.w	r3, r7, #16
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	609a      	str	r2, [r3, #8]
 80016ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b0:	1d3b      	adds	r3, r7, #4
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016ba:	4b20      	ldr	r3, [pc, #128]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016bc:	4a20      	ldr	r2, [pc, #128]	@ (8001740 <MX_TIM8_Init+0xa4>)
 80016be:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80016c0:	4b1e      	ldr	r3, [pc, #120]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c6:	4b1d      	ldr	r3, [pc, #116]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80016cc:	4b1b      	ldr	r3, [pc, #108]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016d2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016d4:	4b19      	ldr	r3, [pc, #100]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80016da:	4b18      	ldr	r3, [pc, #96]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016dc:	2200      	movs	r2, #0
 80016de:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e0:	4b16      	ldr	r3, [pc, #88]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80016e6:	4815      	ldr	r0, [pc, #84]	@ (800173c <MX_TIM8_Init+0xa0>)
 80016e8:	f00d fdab 	bl	800f242 <HAL_TIM_Base_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80016f2:	f000 fc3f 	bl	8001f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80016fc:	f107 0310 	add.w	r3, r7, #16
 8001700:	4619      	mov	r1, r3
 8001702:	480e      	ldr	r0, [pc, #56]	@ (800173c <MX_TIM8_Init+0xa0>)
 8001704:	f00e f8de 	bl	800f8c4 <HAL_TIM_ConfigClockSource>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800170e:	f000 fc31 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001712:	2300      	movs	r3, #0
 8001714:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001716:	2300      	movs	r3, #0
 8001718:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800171a:	2300      	movs	r3, #0
 800171c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800171e:	1d3b      	adds	r3, r7, #4
 8001720:	4619      	mov	r1, r3
 8001722:	4806      	ldr	r0, [pc, #24]	@ (800173c <MX_TIM8_Init+0xa0>)
 8001724:	f00e fd5e 	bl	80101e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800172e:	f000 fc21 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001732:	bf00      	nop
 8001734:	3720      	adds	r7, #32
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20012e34 	.word	0x20012e34
 8001740:	40010400 	.word	0x40010400

08001744 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b088      	sub	sp, #32
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
 8001758:	615a      	str	r2, [r3, #20]
 800175a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800175c:	4b1a      	ldr	r3, [pc, #104]	@ (80017c8 <MX_TIM12_Init+0x84>)
 800175e:	4a1b      	ldr	r2, [pc, #108]	@ (80017cc <MX_TIM12_Init+0x88>)
 8001760:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001762:	4b19      	ldr	r3, [pc, #100]	@ (80017c8 <MX_TIM12_Init+0x84>)
 8001764:	2200      	movs	r2, #0
 8001766:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001768:	4b17      	ldr	r3, [pc, #92]	@ (80017c8 <MX_TIM12_Init+0x84>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800176e:	4b16      	ldr	r3, [pc, #88]	@ (80017c8 <MX_TIM12_Init+0x84>)
 8001770:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001774:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001776:	4b14      	ldr	r3, [pc, #80]	@ (80017c8 <MX_TIM12_Init+0x84>)
 8001778:	2200      	movs	r2, #0
 800177a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800177c:	4b12      	ldr	r3, [pc, #72]	@ (80017c8 <MX_TIM12_Init+0x84>)
 800177e:	2200      	movs	r2, #0
 8001780:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001782:	4811      	ldr	r0, [pc, #68]	@ (80017c8 <MX_TIM12_Init+0x84>)
 8001784:	f00d fe2c 	bl	800f3e0 <HAL_TIM_PWM_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800178e:	f000 fbf1 	bl	8001f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001792:	2360      	movs	r3, #96	@ 0x60
 8001794:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	2200      	movs	r2, #0
 80017a6:	4619      	mov	r1, r3
 80017a8:	4807      	ldr	r0, [pc, #28]	@ (80017c8 <MX_TIM12_Init+0x84>)
 80017aa:	f00d ff77 	bl	800f69c <HAL_TIM_PWM_ConfigChannel>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80017b4:	f000 fbde 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80017b8:	4803      	ldr	r0, [pc, #12]	@ (80017c8 <MX_TIM12_Init+0x84>)
 80017ba:	f001 fa1f 	bl	8002bfc <HAL_TIM_MspPostInit>

}
 80017be:	bf00      	nop
 80017c0:	3720      	adds	r7, #32
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20012e80 	.word	0x20012e80
 80017cc:	40001800 	.word	0x40001800

080017d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017d4:	4b14      	ldr	r3, [pc, #80]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017d6:	4a15      	ldr	r2, [pc, #84]	@ (800182c <MX_USART1_UART_Init+0x5c>)
 80017d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017da:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017e2:	4b11      	ldr	r3, [pc, #68]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017f6:	220c      	movs	r2, #12
 80017f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001800:	4b09      	ldr	r3, [pc, #36]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 8001802:	2200      	movs	r2, #0
 8001804:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001806:	4b08      	ldr	r3, [pc, #32]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 8001808:	2200      	movs	r2, #0
 800180a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800180c:	4b06      	ldr	r3, [pc, #24]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 800180e:	2200      	movs	r2, #0
 8001810:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001812:	4805      	ldr	r0, [pc, #20]	@ (8001828 <MX_USART1_UART_Init+0x58>)
 8001814:	f00e fe10 	bl	8010438 <HAL_UART_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800181e:	f000 fba9 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20012ecc 	.word	0x20012ecc
 800182c:	40011000 	.word	0x40011000

08001830 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001834:	4b14      	ldr	r3, [pc, #80]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001836:	4a15      	ldr	r2, [pc, #84]	@ (800188c <MX_USART6_UART_Init+0x5c>)
 8001838:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800183a:	4b13      	ldr	r3, [pc, #76]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 800183c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001840:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001842:	4b11      	ldr	r3, [pc, #68]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001844:	2200      	movs	r2, #0
 8001846:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001848:	4b0f      	ldr	r3, [pc, #60]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 800184a:	2200      	movs	r2, #0
 800184c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800184e:	4b0e      	ldr	r3, [pc, #56]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001850:	2200      	movs	r2, #0
 8001852:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001854:	4b0c      	ldr	r3, [pc, #48]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001856:	220c      	movs	r2, #12
 8001858:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800185a:	4b0b      	ldr	r3, [pc, #44]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 800185c:	2200      	movs	r2, #0
 800185e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001860:	4b09      	ldr	r3, [pc, #36]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001862:	2200      	movs	r2, #0
 8001864:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001866:	4b08      	ldr	r3, [pc, #32]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001868:	2200      	movs	r2, #0
 800186a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800186c:	4b06      	ldr	r3, [pc, #24]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 800186e:	2200      	movs	r2, #0
 8001870:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001872:	4805      	ldr	r0, [pc, #20]	@ (8001888 <MX_USART6_UART_Init+0x58>)
 8001874:	f00e fde0 	bl	8010438 <HAL_UART_Init>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800187e:	f000 fb79 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	20012f54 	.word	0x20012f54
 800188c:	40011400 	.word	0x40011400

08001890 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001896:	4b10      	ldr	r3, [pc, #64]	@ (80018d8 <MX_DMA_Init+0x48>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a0f      	ldr	r2, [pc, #60]	@ (80018d8 <MX_DMA_Init+0x48>)
 800189c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b0d      	ldr	r3, [pc, #52]	@ (80018d8 <MX_DMA_Init+0x48>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2105      	movs	r1, #5
 80018b2:	203c      	movs	r0, #60	@ 0x3c
 80018b4:	f004 fc90 	bl	80061d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80018b8:	203c      	movs	r0, #60	@ 0x3c
 80018ba:	f004 fca9 	bl	8006210 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2105      	movs	r1, #5
 80018c2:	2045      	movs	r0, #69	@ 0x45
 80018c4:	f004 fc88 	bl	80061d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80018c8:	2045      	movs	r0, #69	@ 0x45
 80018ca:	f004 fca1 	bl	8006210 <HAL_NVIC_EnableIRQ>

}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40023800 	.word	0x40023800

080018dc <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b088      	sub	sp, #32
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
 80018f0:	615a      	str	r2, [r3, #20]
 80018f2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80018f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001974 <MX_FMC_Init+0x98>)
 80018f6:	4a20      	ldr	r2, [pc, #128]	@ (8001978 <MX_FMC_Init+0x9c>)
 80018f8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80018fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001974 <MX_FMC_Init+0x98>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001900:	4b1c      	ldr	r3, [pc, #112]	@ (8001974 <MX_FMC_Init+0x98>)
 8001902:	2200      	movs	r2, #0
 8001904:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001906:	4b1b      	ldr	r3, [pc, #108]	@ (8001974 <MX_FMC_Init+0x98>)
 8001908:	2204      	movs	r2, #4
 800190a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800190c:	4b19      	ldr	r3, [pc, #100]	@ (8001974 <MX_FMC_Init+0x98>)
 800190e:	2210      	movs	r2, #16
 8001910:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001912:	4b18      	ldr	r3, [pc, #96]	@ (8001974 <MX_FMC_Init+0x98>)
 8001914:	2240      	movs	r2, #64	@ 0x40
 8001916:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001918:	4b16      	ldr	r3, [pc, #88]	@ (8001974 <MX_FMC_Init+0x98>)
 800191a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800191e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001920:	4b14      	ldr	r3, [pc, #80]	@ (8001974 <MX_FMC_Init+0x98>)
 8001922:	2200      	movs	r2, #0
 8001924:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001926:	4b13      	ldr	r3, [pc, #76]	@ (8001974 <MX_FMC_Init+0x98>)
 8001928:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800192c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800192e:	4b11      	ldr	r3, [pc, #68]	@ (8001974 <MX_FMC_Init+0x98>)
 8001930:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001934:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001936:	4b0f      	ldr	r3, [pc, #60]	@ (8001974 <MX_FMC_Init+0x98>)
 8001938:	2200      	movs	r2, #0
 800193a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800193c:	2302      	movs	r3, #2
 800193e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001940:	2307      	movs	r3, #7
 8001942:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001944:	2304      	movs	r3, #4
 8001946:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001948:	2307      	movs	r3, #7
 800194a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800194c:	2303      	movs	r3, #3
 800194e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001950:	2302      	movs	r3, #2
 8001952:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001954:	2302      	movs	r3, #2
 8001956:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001958:	1d3b      	adds	r3, r7, #4
 800195a:	4619      	mov	r1, r3
 800195c:	4805      	ldr	r0, [pc, #20]	@ (8001974 <MX_FMC_Init+0x98>)
 800195e:	f00d fad8 	bl	800ef12 <HAL_SDRAM_Init>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001968:	f000 fb04 	bl	8001f74 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800196c:	bf00      	nop
 800196e:	3720      	adds	r7, #32
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20012fdc 	.word	0x20012fdc
 8001978:	a0000140 	.word	0xa0000140

0800197c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b090      	sub	sp, #64	@ 0x40
 8001980:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001982:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	60da      	str	r2, [r3, #12]
 8001990:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001992:	4bb0      	ldr	r3, [pc, #704]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	4aaf      	ldr	r2, [pc, #700]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001998:	f043 0310 	orr.w	r3, r3, #16
 800199c:	6313      	str	r3, [r2, #48]	@ 0x30
 800199e:	4bad      	ldr	r3, [pc, #692]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	f003 0310 	and.w	r3, r3, #16
 80019a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019aa:	4baa      	ldr	r3, [pc, #680]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	4aa9      	ldr	r2, [pc, #676]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b6:	4ba7      	ldr	r3, [pc, #668]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019be:	627b      	str	r3, [r7, #36]	@ 0x24
 80019c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c2:	4ba4      	ldr	r3, [pc, #656]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	4aa3      	ldr	r2, [pc, #652]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ce:	4ba1      	ldr	r3, [pc, #644]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	623b      	str	r3, [r7, #32]
 80019d8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019da:	4b9e      	ldr	r3, [pc, #632]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	4a9d      	ldr	r2, [pc, #628]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019e0:	f043 0308 	orr.w	r3, r3, #8
 80019e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e6:	4b9b      	ldr	r3, [pc, #620]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	61fb      	str	r3, [r7, #28]
 80019f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f2:	4b98      	ldr	r3, [pc, #608]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a97      	ldr	r2, [pc, #604]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 80019f8:	f043 0304 	orr.w	r3, r3, #4
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b95      	ldr	r3, [pc, #596]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f003 0304 	and.w	r3, r3, #4
 8001a06:	61bb      	str	r3, [r7, #24]
 8001a08:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0a:	4b92      	ldr	r3, [pc, #584]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a91      	ldr	r2, [pc, #580]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b8f      	ldr	r3, [pc, #572]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001a22:	4b8c      	ldr	r3, [pc, #560]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	4a8b      	ldr	r2, [pc, #556]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a28:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2e:	4b89      	ldr	r3, [pc, #548]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001a3a:	4b86      	ldr	r3, [pc, #536]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3e:	4a85      	ldr	r2, [pc, #532]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a46:	4b83      	ldr	r3, [pc, #524]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001a52:	4b80      	ldr	r3, [pc, #512]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a56:	4a7f      	ldr	r2, [pc, #508]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5e:	4b7d      	ldr	r3, [pc, #500]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a6a:	4b7a      	ldr	r3, [pc, #488]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	4a79      	ldr	r2, [pc, #484]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a70:	f043 0320 	orr.w	r3, r3, #32
 8001a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a76:	4b77      	ldr	r3, [pc, #476]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	f003 0320 	and.w	r3, r3, #32
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a82:	4b74      	ldr	r3, [pc, #464]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	4a73      	ldr	r2, [pc, #460]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	4b71      	ldr	r3, [pc, #452]	@ (8001c54 <MX_GPIO_Init+0x2d8>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a96:	603b      	str	r3, [r7, #0]
 8001a98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	2120      	movs	r1, #32
 8001a9e:	486e      	ldr	r0, [pc, #440]	@ (8001c58 <MX_GPIO_Init+0x2dc>)
 8001aa0:	f006 f994 	bl	8007dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	210c      	movs	r1, #12
 8001aa8:	486c      	ldr	r0, [pc, #432]	@ (8001c5c <MX_GPIO_Init+0x2e0>)
 8001aaa:	f006 f98f 	bl	8007dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001aae:	2201      	movs	r2, #1
 8001ab0:	2108      	movs	r1, #8
 8001ab2:	486b      	ldr	r0, [pc, #428]	@ (8001c60 <MX_GPIO_Init+0x2e4>)
 8001ab4:	f006 f98a 	bl	8007dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001abe:	4867      	ldr	r0, [pc, #412]	@ (8001c5c <MX_GPIO_Init+0x2e0>)
 8001ac0:	f006 f984 	bl	8007dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aca:	4866      	ldr	r0, [pc, #408]	@ (8001c64 <MX_GPIO_Init+0x2e8>)
 8001acc:	f006 f97e 	bl	8007dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	21c8      	movs	r1, #200	@ 0xc8
 8001ad4:	4864      	ldr	r0, [pc, #400]	@ (8001c68 <MX_GPIO_Init+0x2ec>)
 8001ad6:	f006 f979 	bl	8007dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001ada:	2308      	movs	r3, #8
 8001adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ae6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001aea:	4619      	mov	r1, r3
 8001aec:	485f      	ldr	r0, [pc, #380]	@ (8001c6c <MX_GPIO_Init+0x2f0>)
 8001aee:	f005 fe9d 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001af2:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af8:	2302      	movs	r3, #2
 8001afa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b00:	2303      	movs	r3, #3
 8001b02:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001b04:	230a      	movs	r3, #10
 8001b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4858      	ldr	r0, [pc, #352]	@ (8001c70 <MX_GPIO_Init+0x2f4>)
 8001b10:	f005 fe8c 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001b14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001b22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b26:	4619      	mov	r1, r3
 8001b28:	4852      	ldr	r0, [pc, #328]	@ (8001c74 <MX_GPIO_Init+0x2f8>)
 8001b2a:	f005 fe7f 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001b2e:	2340      	movs	r3, #64	@ 0x40
 8001b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b32:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001b36:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001b3c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b40:	4619      	mov	r1, r3
 8001b42:	4845      	ldr	r0, [pc, #276]	@ (8001c58 <MX_GPIO_Init+0x2dc>)
 8001b44:	f005 fe72 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001b48:	2320      	movs	r3, #32
 8001b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b54:	2300      	movs	r3, #0
 8001b56:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	483e      	ldr	r0, [pc, #248]	@ (8001c58 <MX_GPIO_Init+0x2dc>)
 8001b60:	f005 fe64 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001b64:	f241 030c 	movw	r3, #4108	@ 0x100c
 8001b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b72:	2300      	movs	r3, #0
 8001b74:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001b76:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4837      	ldr	r0, [pc, #220]	@ (8001c5c <MX_GPIO_Init+0x2e0>)
 8001b7e:	f005 fe55 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001b82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001b90:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b94:	4619      	mov	r1, r3
 8001b96:	4838      	ldr	r0, [pc, #224]	@ (8001c78 <MX_GPIO_Init+0x2fc>)
 8001b98:	f005 fe48 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001b9c:	2308      	movs	r3, #8
 8001b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001bac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	482b      	ldr	r0, [pc, #172]	@ (8001c60 <MX_GPIO_Init+0x2e4>)
 8001bb4:	f005 fe3a 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001bb8:	2310      	movs	r3, #16
 8001bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001bc4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4823      	ldr	r0, [pc, #140]	@ (8001c58 <MX_GPIO_Init+0x2dc>)
 8001bcc:	f005 fe2e 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001bd0:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001bde:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001be2:	4619      	mov	r1, r3
 8001be4:	481f      	ldr	r0, [pc, #124]	@ (8001c64 <MX_GPIO_Init+0x2e8>)
 8001be6:	f005 fe21 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001bea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001bfc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c00:	4619      	mov	r1, r3
 8001c02:	4818      	ldr	r0, [pc, #96]	@ (8001c64 <MX_GPIO_Init+0x2e8>)
 8001c04:	f005 fe12 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001c08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c0e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001c12:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001c18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	480f      	ldr	r0, [pc, #60]	@ (8001c5c <MX_GPIO_Init+0x2e0>)
 8001c20:	f005 fe04 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001c24:	2310      	movs	r3, #16
 8001c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c30:	2303      	movs	r3, #3
 8001c32:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c34:	230a      	movs	r3, #10
 8001c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001c38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4809      	ldr	r0, [pc, #36]	@ (8001c64 <MX_GPIO_Init+0x2e8>)
 8001c40:	f005 fdf4 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001c44:	23c8      	movs	r3, #200	@ 0xc8
 8001c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c50:	e014      	b.n	8001c7c <MX_GPIO_Init+0x300>
 8001c52:	bf00      	nop
 8001c54:	40023800 	.word	0x40023800
 8001c58:	40020c00 	.word	0x40020c00
 8001c5c:	40022000 	.word	0x40022000
 8001c60:	40022800 	.word	0x40022800
 8001c64:	40021c00 	.word	0x40021c00
 8001c68:	40021800 	.word	0x40021800
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	40020400 	.word	0x40020400
 8001c74:	40022400 	.word	0x40022400
 8001c78:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c84:	4619      	mov	r1, r3
 8001c86:	4819      	ldr	r0, [pc, #100]	@ (8001cec <MX_GPIO_Init+0x370>)
 8001c88:	f005 fdd0 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001c8c:	2305      	movs	r3, #5
 8001c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c90:	2302      	movs	r3, #2
 8001c92:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c9c:	230a      	movs	r3, #10
 8001c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4812      	ldr	r0, [pc, #72]	@ (8001cf0 <MX_GPIO_Init+0x374>)
 8001ca8:	f005 fdc0 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001cac:	2304      	movs	r3, #4
 8001cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001cb8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	480b      	ldr	r0, [pc, #44]	@ (8001cec <MX_GPIO_Init+0x370>)
 8001cc0:	f005 fdb4 	bl	800782c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001cc4:	2328      	movs	r3, #40	@ 0x28
 8001cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001cd4:	230a      	movs	r3, #10
 8001cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4805      	ldr	r0, [pc, #20]	@ (8001cf4 <MX_GPIO_Init+0x378>)
 8001ce0:	f005 fda4 	bl	800782c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ce4:	bf00      	nop
 8001ce6:	3740      	adds	r7, #64	@ 0x40
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40021800 	.word	0x40021800
 8001cf0:	40020800 	.word	0x40020800
 8001cf4:	40020000 	.word	0x40020000

08001cf8 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
    RxCallbackCount++;
 8001cfe:	4b33      	ldr	r3, [pc, #204]	@ (8001dcc <BSP_AUDIO_IN_TransferComplete_CallBack+0xd4>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	3301      	adds	r3, #1
 8001d04:	4a31      	ldr	r2, [pc, #196]	@ (8001dcc <BSP_AUDIO_IN_TransferComplete_CallBack+0xd4>)
 8001d06:	6013      	str	r3, [r2, #0]

    // De-interleave the two microphone channels
    for (int i = 0; i < AUDIO_BUFFER_SIZE / 2; i++)
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	e015      	b.n	8001d3a <BSP_AUDIO_IN_TransferComplete_CallBack+0x42>
    {
        Mic1Buffer[i] = RxBuffer[i * 2];      // Even samples = Mic 1
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4a2f      	ldr	r2, [pc, #188]	@ (8001dd0 <BSP_AUDIO_IN_TransferComplete_CallBack+0xd8>)
 8001d14:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001d18:	4a2e      	ldr	r2, [pc, #184]	@ (8001dd4 <BSP_AUDIO_IN_TransferComplete_CallBack+0xdc>)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        Mic2Buffer[i] = RxBuffer[i * 2 + 1];  // Odd samples = Mic 2
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	3301      	adds	r3, #1
 8001d26:	4a2a      	ldr	r2, [pc, #168]	@ (8001dd0 <BSP_AUDIO_IN_TransferComplete_CallBack+0xd8>)
 8001d28:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001d2c:	4a2a      	ldr	r2, [pc, #168]	@ (8001dd8 <BSP_AUDIO_IN_TransferComplete_CallBack+0xe0>)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < AUDIO_BUFFER_SIZE / 2; i++)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	3301      	adds	r3, #1
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d40:	dbe5      	blt.n	8001d0e <BSP_AUDIO_IN_TransferComplete_CallBack+0x16>
    }

    // Downsample for display: (AUDIO_BUFFER_SIZE/2) samples  WAVE_SAMPLES
    uint16_t decimate = (AUDIO_BUFFER_SIZE / 2) / WAVE_SAMPLES;
 8001d42:	2302      	movs	r3, #2
 8001d44:	807b      	strh	r3, [r7, #2]

    for (int i = 0; i < WAVE_SAMPLES; i++)
 8001d46:	2300      	movs	r3, #0
 8001d48:	60bb      	str	r3, [r7, #8]
 8001d4a:	e01c      	b.n	8001d86 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8e>
    {
        uint16_t src_idx = i * decimate;
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	887a      	ldrh	r2, [r7, #2]
 8001d52:	fb12 f303 	smulbb	r3, r2, r3
 8001d56:	803b      	strh	r3, [r7, #0]

        if (src_idx < AUDIO_BUFFER_SIZE / 2)
 8001d58:	883b      	ldrh	r3, [r7, #0]
 8001d5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d5e:	d20f      	bcs.n	8001d80 <BSP_AUDIO_IN_TransferComplete_CallBack+0x88>
        {
            waveform_mic1[i] = Mic1Buffer[src_idx];
 8001d60:	883b      	ldrh	r3, [r7, #0]
 8001d62:	4a1c      	ldr	r2, [pc, #112]	@ (8001dd4 <BSP_AUDIO_IN_TransferComplete_CallBack+0xdc>)
 8001d64:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001d68:	4a1c      	ldr	r2, [pc, #112]	@ (8001ddc <BSP_AUDIO_IN_TransferComplete_CallBack+0xe4>)
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            waveform_mic2[i] = Mic2Buffer[src_idx];
 8001d70:	883b      	ldrh	r3, [r7, #0]
 8001d72:	4a19      	ldr	r2, [pc, #100]	@ (8001dd8 <BSP_AUDIO_IN_TransferComplete_CallBack+0xe0>)
 8001d74:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001d78:	4a19      	ldr	r2, [pc, #100]	@ (8001de0 <BSP_AUDIO_IN_TransferComplete_CallBack+0xe8>)
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < WAVE_SAMPLES; i++)
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	3301      	adds	r3, #1
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001d8c:	dbde      	blt.n	8001d4c <BSP_AUDIO_IN_TransferComplete_CallBack+0x54>
        }
    }

    // Signal that new waveform data is ready
    waveform_ready = 1;
 8001d8e:	4b15      	ldr	r3, [pc, #84]	@ (8001de4 <BSP_AUDIO_IN_TransferComplete_CallBack+0xec>)
 8001d90:	2201      	movs	r2, #1
 8001d92:	701a      	strb	r2, [r3, #0]

    // Copy audio for loopback (keep for now)
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001d94:	2300      	movs	r3, #0
 8001d96:	607b      	str	r3, [r7, #4]
 8001d98:	e00a      	b.n	8001db0 <BSP_AUDIO_IN_TransferComplete_CallBack+0xb8>
    {
        TxBuffer[i] = RxBuffer[i];
 8001d9a:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd0 <BSP_AUDIO_IN_TransferComplete_CallBack+0xd8>)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001da2:	4a11      	ldr	r2, [pc, #68]	@ (8001de8 <BSP_AUDIO_IN_TransferComplete_CallBack+0xf0>)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	3301      	adds	r3, #1
 8001dae:	607b      	str	r3, [r7, #4]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001db6:	dbf0      	blt.n	8001d9a <BSP_AUDIO_IN_TransferComplete_CallBack+0xa2>
    }

    // Force Flush Data Cache for TxBuffer from CPU -> RAM so DMA sees it
    SCB_CleanDCache_by_Addr((uint32_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2);
 8001db8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001dbc:	480a      	ldr	r0, [pc, #40]	@ (8001de8 <BSP_AUDIO_IN_TransferComplete_CallBack+0xf0>)
 8001dbe:	f7fe fbf1 	bl	80005a4 <SCB_CleanDCache_by_Addr>
}
 8001dc2:	bf00      	nop
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20014014 	.word	0x20014014
 8001dd0:	20010000 	.word	0x20010000
 8001dd4:	20013014 	.word	0x20013014
 8001dd8:	20013814 	.word	0x20013814
 8001ddc:	20014018 	.word	0x20014018
 8001de0:	200143d8 	.word	0x200143d8
 8001de4:	20014798 	.word	0x20014798
 8001de8:	20011000 	.word	0x20011000

08001dec <BSP_AUDIO_OUT_TransferComplete_CallBack>:

void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  // Usually nothing needed here for simple loopback
}
 8001df0:	bf00      	nop
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
	...

08001dfc <User_MPU_Config>:
/* USER CODE END 4 */

void User_MPU_Config(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001e02:	463b      	mov	r3, r7
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001e0e:	f004 fa0d 	bl	800622c <HAL_MPU_Disable>

  /* Region 0: Background Map - Allow FULL ACCESS by default */
  /* This prevents MemManage faults when accessing peripherals (like FMC/SDRAM) */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001e12:	2301      	movs	r3, #1
 8001e14:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001e1e:	231f      	movs	r3, #31
 8001e20:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001e22:	2387      	movs	r3, #135	@ 0x87
 8001e24:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS; // <--- CHANGED FROM NO_ACCESS
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001e32:	2301      	movs	r3, #1
 8001e34:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001e36:	2300      	movs	r3, #0
 8001e38:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001e3e:	463b      	mov	r3, r7
 8001e40:	4618      	mov	r0, r3
 8001e42:	f004 fa2b 	bl	800629c <HAL_MPU_ConfigRegion>

  /* Region 1: SRAM1 (0x20010000) - 32KB - Normal, Non-Cacheable */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001e46:	2301      	movs	r3, #1
 8001e48:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20010000;
 8001e4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ec0 <User_MPU_Config+0xc4>)
 8001e50:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001e52:	230e      	movs	r3, #14
 8001e54:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001e56:	2300      	movs	r3, #0
 8001e58:	727b      	strb	r3, [r7, #9]

  // TEX=1, C=0, B=0 => Normal Memory, Non-Cacheable
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001e62:	2300      	movs	r3, #0
 8001e64:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001e66:	2301      	movs	r3, #1
 8001e68:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001e72:	463b      	mov	r3, r7
 8001e74:	4618      	mov	r0, r3
 8001e76:	f004 fa11 	bl	800629c <HAL_MPU_ConfigRegion>

  /* Region 2: SDRAM (0xC0000000) - 8MB - Normal, Write-back, Write-allocate */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0xC0000000;
 8001e82:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8001e86:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 8001e88:	2316      	movs	r3, #22
 8001e8a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001e90:	2301      	movs	r3, #1
 8001e92:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001e94:	2303      	movs	r3, #3
 8001e96:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001ea8:	463b      	mov	r3, r7
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f004 f9f6 	bl	800629c <HAL_MPU_ConfigRegion>



  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001eb0:	2004      	movs	r0, #4
 8001eb2:	f004 f9d3 	bl	800625c <HAL_MPU_Enable>
}
 8001eb6:	bf00      	nop
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20010000 	.word	0x20010000

08001ec4 <StartDefaultTask>:
//  }
//  /* USER CODE END 5 */
//}

void StartDefaultTask(void const * argument)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af02      	add	r7, sp, #8
 8001eca:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001ecc:	f015 ff0a 	bl	8017ce4 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */

  osDelay(100);
 8001ed0:	2064      	movs	r0, #100	@ 0x64
 8001ed2:	f013 fc05 	bl	80156e0 <osDelay>
  LCD_ClearArea(0, 0, LCD_WIDTH, LCD_HEIGHT, COLOR_BLACK);
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001ede:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	f7fe fbd8 	bl	800069a <LCD_ClearArea>
  LCD_DrawHLine(0, WAVE_Y_MIC1, LCD_WIDTH, COLOR_GRAY);  // Updated
 8001eea:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8001eee:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001ef2:	213c      	movs	r1, #60	@ 0x3c
 8001ef4:	2000      	movs	r0, #0
 8001ef6:	f7fe fba9 	bl	800064c <LCD_DrawHLine>
  LCD_DrawHLine(0, WAVE_Y_MIC2, LCD_WIDTH, COLOR_GRAY);  // Updated
 8001efa:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8001efe:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001f02:	21b4      	movs	r1, #180	@ 0xb4
 8001f04:	2000      	movs	r0, #0
 8001f06:	f7fe fba1 	bl	800064c <LCD_DrawHLine>

  uint32_t draw_counter = 0;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
    if (waveform_ready && (draw_counter++ % 10 == 0))
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f48 <StartDefaultTask+0x84>)
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d012      	beq.n	8001f3e <StartDefaultTask+0x7a>
 8001f18:	68f9      	ldr	r1, [r7, #12]
 8001f1a:	1c4b      	adds	r3, r1, #1
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f4c <StartDefaultTask+0x88>)
 8001f20:	fba3 2301 	umull	r2, r3, r3, r1
 8001f24:	08da      	lsrs	r2, r3, #3
 8001f26:	4613      	mov	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	4413      	add	r3, r2
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	1aca      	subs	r2, r1, r3
 8001f30:	2a00      	cmp	r2, #0
 8001f32:	d104      	bne.n	8001f3e <StartDefaultTask+0x7a>
    {
      LCD_DrawWaveforms();
 8001f34:	f7fe fbf0 	bl	8000718 <LCD_DrawWaveforms>
      waveform_ready = 0;
 8001f38:	4b03      	ldr	r3, [pc, #12]	@ (8001f48 <StartDefaultTask+0x84>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	701a      	strb	r2, [r3, #0]
    }

    osDelay(50);
 8001f3e:	2032      	movs	r0, #50	@ 0x32
 8001f40:	f013 fbce 	bl	80156e0 <osDelay>
    if (waveform_ready && (draw_counter++ % 10 == 0))
 8001f44:	e7e3      	b.n	8001f0e <StartDefaultTask+0x4a>
 8001f46:	bf00      	nop
 8001f48:	20014798 	.word	0x20014798
 8001f4c:	cccccccd 	.word	0xcccccccd

08001f50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a04      	ldr	r2, [pc, #16]	@ (8001f70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d101      	bne.n	8001f66 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001f62:	f003 fda5 	bl	8005ab0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40001000 	.word	0x40001000

08001f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f78:	b672      	cpsid	i
}
 8001f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <Error_Handler+0x8>

08001f80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f86:	4b11      	ldr	r3, [pc, #68]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8a:	4a10      	ldr	r2, [pc, #64]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001f8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f92:	4b0e      	ldr	r3, [pc, #56]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f9a:	607b      	str	r3, [r7, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001fa4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001faa:	4b08      	ldr	r3, [pc, #32]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fb2:	603b      	str	r3, [r7, #0]
 8001fb4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	210f      	movs	r1, #15
 8001fba:	f06f 0001 	mvn.w	r0, #1
 8001fbe:	f004 f90b 	bl	80061d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40023800 	.word	0x40023800

08001fd0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08a      	sub	sp, #40	@ 0x28
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 0314 	add.w	r3, r7, #20
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a21      	ldr	r2, [pc, #132]	@ (8002074 <HAL_ADC_MspInit+0xa4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d13c      	bne.n	800206c <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001ff2:	4b21      	ldr	r3, [pc, #132]	@ (8002078 <HAL_ADC_MspInit+0xa8>)
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff6:	4a20      	ldr	r2, [pc, #128]	@ (8002078 <HAL_ADC_MspInit+0xa8>)
 8001ff8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ffc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8002078 <HAL_ADC_MspInit+0xa8>)
 8002000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002002:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002006:	613b      	str	r3, [r7, #16]
 8002008:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800200a:	4b1b      	ldr	r3, [pc, #108]	@ (8002078 <HAL_ADC_MspInit+0xa8>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	4a1a      	ldr	r2, [pc, #104]	@ (8002078 <HAL_ADC_MspInit+0xa8>)
 8002010:	f043 0320 	orr.w	r3, r3, #32
 8002014:	6313      	str	r3, [r2, #48]	@ 0x30
 8002016:	4b18      	ldr	r3, [pc, #96]	@ (8002078 <HAL_ADC_MspInit+0xa8>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	f003 0320 	and.w	r3, r3, #32
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002022:	4b15      	ldr	r3, [pc, #84]	@ (8002078 <HAL_ADC_MspInit+0xa8>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002026:	4a14      	ldr	r2, [pc, #80]	@ (8002078 <HAL_ADC_MspInit+0xa8>)
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	6313      	str	r3, [r2, #48]	@ 0x30
 800202e:	4b12      	ldr	r3, [pc, #72]	@ (8002078 <HAL_ADC_MspInit+0xa8>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	60bb      	str	r3, [r7, #8]
 8002038:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 800203a:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 800203e:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002040:	2303      	movs	r3, #3
 8002042:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002048:	f107 0314 	add.w	r3, r7, #20
 800204c:	4619      	mov	r1, r3
 800204e:	480b      	ldr	r0, [pc, #44]	@ (800207c <HAL_ADC_MspInit+0xac>)
 8002050:	f005 fbec 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8002054:	2301      	movs	r3, #1
 8002056:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002058:	2303      	movs	r3, #3
 800205a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	4619      	mov	r1, r3
 8002066:	4806      	ldr	r0, [pc, #24]	@ (8002080 <HAL_ADC_MspInit+0xb0>)
 8002068:	f005 fbe0 	bl	800782c <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 800206c:	bf00      	nop
 800206e:	3728      	adds	r7, #40	@ 0x28
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40012200 	.word	0x40012200
 8002078:	40023800 	.word	0x40023800
 800207c:	40021400 	.word	0x40021400
 8002080:	40020000 	.word	0x40020000

08002084 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002084:	b480      	push	{r7}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a0a      	ldr	r2, [pc, #40]	@ (80020bc <HAL_CRC_MspInit+0x38>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d10b      	bne.n	80020ae <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002096:	4b0a      	ldr	r3, [pc, #40]	@ (80020c0 <HAL_CRC_MspInit+0x3c>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	4a09      	ldr	r2, [pc, #36]	@ (80020c0 <HAL_CRC_MspInit+0x3c>)
 800209c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a2:	4b07      	ldr	r3, [pc, #28]	@ (80020c0 <HAL_CRC_MspInit+0x3c>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80020ae:	bf00      	nop
 80020b0:	3714      	adds	r7, #20
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	40023000 	.word	0x40023000
 80020c0:	40023800 	.word	0x40023800

080020c4 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08e      	sub	sp, #56	@ 0x38
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a50      	ldr	r2, [pc, #320]	@ (8002224 <HAL_DCMI_MspInit+0x160>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	f040 809a 	bne.w	800221c <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 80020e8:	4b4f      	ldr	r3, [pc, #316]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 80020ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020ec:	4a4e      	ldr	r2, [pc, #312]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 80020ee:	f043 0301 	orr.w	r3, r3, #1
 80020f2:	6353      	str	r3, [r2, #52]	@ 0x34
 80020f4:	4b4c      	ldr	r3, [pc, #304]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 80020f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f8:	f003 0301 	and.w	r3, r3, #1
 80020fc:	623b      	str	r3, [r7, #32]
 80020fe:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002100:	4b49      	ldr	r3, [pc, #292]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 8002102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002104:	4a48      	ldr	r2, [pc, #288]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 8002106:	f043 0310 	orr.w	r3, r3, #16
 800210a:	6313      	str	r3, [r2, #48]	@ 0x30
 800210c:	4b46      	ldr	r3, [pc, #280]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 800210e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002110:	f003 0310 	and.w	r3, r3, #16
 8002114:	61fb      	str	r3, [r7, #28]
 8002116:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002118:	4b43      	ldr	r3, [pc, #268]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 800211a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211c:	4a42      	ldr	r2, [pc, #264]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 800211e:	f043 0308 	orr.w	r3, r3, #8
 8002122:	6313      	str	r3, [r2, #48]	@ 0x30
 8002124:	4b40      	ldr	r3, [pc, #256]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 8002126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002128:	f003 0308 	and.w	r3, r3, #8
 800212c:	61bb      	str	r3, [r7, #24]
 800212e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002130:	4b3d      	ldr	r3, [pc, #244]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 8002132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002134:	4a3c      	ldr	r2, [pc, #240]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 8002136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800213a:	6313      	str	r3, [r2, #48]	@ 0x30
 800213c:	4b3a      	ldr	r3, [pc, #232]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 800213e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002144:	617b      	str	r3, [r7, #20]
 8002146:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002148:	4b37      	ldr	r3, [pc, #220]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 800214a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214c:	4a36      	ldr	r2, [pc, #216]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 800214e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002152:	6313      	str	r3, [r2, #48]	@ 0x30
 8002154:	4b34      	ldr	r3, [pc, #208]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 8002156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800215c:	613b      	str	r3, [r7, #16]
 800215e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002160:	4b31      	ldr	r3, [pc, #196]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 8002162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002164:	4a30      	ldr	r2, [pc, #192]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 8002166:	f043 0301 	orr.w	r3, r3, #1
 800216a:	6313      	str	r3, [r2, #48]	@ 0x30
 800216c:	4b2e      	ldr	r3, [pc, #184]	@ (8002228 <HAL_DCMI_MspInit+0x164>)
 800216e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002170:	f003 0301 	and.w	r3, r3, #1
 8002174:	60fb      	str	r3, [r7, #12]
 8002176:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8002178:	2360      	movs	r3, #96	@ 0x60
 800217a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217c:	2302      	movs	r3, #2
 800217e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002180:	2300      	movs	r3, #0
 8002182:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002184:	2300      	movs	r3, #0
 8002186:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002188:	230d      	movs	r3, #13
 800218a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800218c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002190:	4619      	mov	r1, r3
 8002192:	4826      	ldr	r0, [pc, #152]	@ (800222c <HAL_DCMI_MspInit+0x168>)
 8002194:	f005 fb4a 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8002198:	2308      	movs	r3, #8
 800219a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219c:	2302      	movs	r3, #2
 800219e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a4:	2300      	movs	r3, #0
 80021a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80021a8:	230d      	movs	r3, #13
 80021aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 80021ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021b0:	4619      	mov	r1, r3
 80021b2:	481f      	ldr	r0, [pc, #124]	@ (8002230 <HAL_DCMI_MspInit+0x16c>)
 80021b4:	f005 fb3a 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 80021b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021be:	2302      	movs	r3, #2
 80021c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c6:	2300      	movs	r3, #0
 80021c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80021ca:	230d      	movs	r3, #13
 80021cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 80021ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021d2:	4619      	mov	r1, r3
 80021d4:	4817      	ldr	r0, [pc, #92]	@ (8002234 <HAL_DCMI_MspInit+0x170>)
 80021d6:	f005 fb29 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 80021da:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 80021de:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e0:	2302      	movs	r3, #2
 80021e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e8:	2300      	movs	r3, #0
 80021ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80021ec:	230d      	movs	r3, #13
 80021ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80021f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021f4:	4619      	mov	r1, r3
 80021f6:	4810      	ldr	r0, [pc, #64]	@ (8002238 <HAL_DCMI_MspInit+0x174>)
 80021f8:	f005 fb18 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 80021fc:	2350      	movs	r3, #80	@ 0x50
 80021fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002200:	2302      	movs	r3, #2
 8002202:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002208:	2300      	movs	r3, #0
 800220a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800220c:	230d      	movs	r3, #13
 800220e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002210:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002214:	4619      	mov	r1, r3
 8002216:	4809      	ldr	r0, [pc, #36]	@ (800223c <HAL_DCMI_MspInit+0x178>)
 8002218:	f005 fb08 	bl	800782c <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 800221c:	bf00      	nop
 800221e:	3738      	adds	r7, #56	@ 0x38
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	50050000 	.word	0x50050000
 8002228:	40023800 	.word	0x40023800
 800222c:	40021000 	.word	0x40021000
 8002230:	40020c00 	.word	0x40020c00
 8002234:	40021800 	.word	0x40021800
 8002238:	40021c00 	.word	0x40021c00
 800223c:	40020000 	.word	0x40020000

08002240 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a0d      	ldr	r2, [pc, #52]	@ (8002284 <HAL_DMA2D_MspInit+0x44>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d113      	bne.n	800227a <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002252:	4b0d      	ldr	r3, [pc, #52]	@ (8002288 <HAL_DMA2D_MspInit+0x48>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002256:	4a0c      	ldr	r2, [pc, #48]	@ (8002288 <HAL_DMA2D_MspInit+0x48>)
 8002258:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800225c:	6313      	str	r3, [r2, #48]	@ 0x30
 800225e:	4b0a      	ldr	r3, [pc, #40]	@ (8002288 <HAL_DMA2D_MspInit+0x48>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 800226a:	2200      	movs	r2, #0
 800226c:	2105      	movs	r1, #5
 800226e:	205a      	movs	r0, #90	@ 0x5a
 8002270:	f003 ffb2 	bl	80061d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8002274:	205a      	movs	r0, #90	@ 0x5a
 8002276:	f003 ffcb 	bl	8006210 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 800227a:	bf00      	nop
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	4002b000 	.word	0x4002b000
 8002288:	40023800 	.word	0x40023800

0800228c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b08e      	sub	sp, #56	@ 0x38
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	60da      	str	r2, [r3, #12]
 80022a2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a3f      	ldr	r2, [pc, #252]	@ (80023a8 <HAL_ETH_MspInit+0x11c>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d178      	bne.n	80023a0 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80022ae:	4b3f      	ldr	r3, [pc, #252]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b2:	4a3e      	ldr	r2, [pc, #248]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 80022b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80022b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ba:	4b3c      	ldr	r3, [pc, #240]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c2:	623b      	str	r3, [r7, #32]
 80022c4:	6a3b      	ldr	r3, [r7, #32]
 80022c6:	4b39      	ldr	r3, [pc, #228]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ca:	4a38      	ldr	r2, [pc, #224]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 80022cc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80022d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022d2:	4b36      	ldr	r3, [pc, #216]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80022da:	61fb      	str	r3, [r7, #28]
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	4b33      	ldr	r3, [pc, #204]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	4a32      	ldr	r2, [pc, #200]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 80022e4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80022e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ea:	4b30      	ldr	r3, [pc, #192]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80022f2:	61bb      	str	r3, [r7, #24]
 80022f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022f6:	4b2d      	ldr	r3, [pc, #180]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	4a2c      	ldr	r2, [pc, #176]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 80022fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002300:	6313      	str	r3, [r2, #48]	@ 0x30
 8002302:	4b2a      	ldr	r3, [pc, #168]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800230e:	4b27      	ldr	r3, [pc, #156]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	4a26      	ldr	r2, [pc, #152]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 8002314:	f043 0304 	orr.w	r3, r3, #4
 8002318:	6313      	str	r3, [r2, #48]	@ 0x30
 800231a:	4b24      	ldr	r3, [pc, #144]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	f003 0304 	and.w	r3, r3, #4
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002326:	4b21      	ldr	r3, [pc, #132]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232a:	4a20      	ldr	r2, [pc, #128]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	6313      	str	r3, [r2, #48]	@ 0x30
 8002332:	4b1e      	ldr	r3, [pc, #120]	@ (80023ac <HAL_ETH_MspInit+0x120>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 800233e:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8002342:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002344:	2302      	movs	r3, #2
 8002346:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800234c:	2302      	movs	r3, #2
 800234e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002350:	230b      	movs	r3, #11
 8002352:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002354:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002358:	4619      	mov	r1, r3
 800235a:	4815      	ldr	r0, [pc, #84]	@ (80023b0 <HAL_ETH_MspInit+0x124>)
 800235c:	f005 fa66 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002360:	2332      	movs	r3, #50	@ 0x32
 8002362:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002364:	2302      	movs	r3, #2
 8002366:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800236c:	2302      	movs	r3, #2
 800236e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002370:	230b      	movs	r3, #11
 8002372:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002374:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002378:	4619      	mov	r1, r3
 800237a:	480e      	ldr	r0, [pc, #56]	@ (80023b4 <HAL_ETH_MspInit+0x128>)
 800237c:	f005 fa56 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002380:	2386      	movs	r3, #134	@ 0x86
 8002382:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002384:	2302      	movs	r3, #2
 8002386:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002388:	2300      	movs	r3, #0
 800238a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800238c:	2302      	movs	r3, #2
 800238e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002390:	230b      	movs	r3, #11
 8002392:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002394:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002398:	4619      	mov	r1, r3
 800239a:	4807      	ldr	r0, [pc, #28]	@ (80023b8 <HAL_ETH_MspInit+0x12c>)
 800239c:	f005 fa46 	bl	800782c <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80023a0:	bf00      	nop
 80023a2:	3738      	adds	r7, #56	@ 0x38
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40028000 	.word	0x40028000
 80023ac:	40023800 	.word	0x40023800
 80023b0:	40021800 	.word	0x40021800
 80023b4:	40020800 	.word	0x40020800
 80023b8:	40020000 	.word	0x40020000

080023bc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b0ac      	sub	sp, #176	@ 0xb0
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
 80023cc:	605a      	str	r2, [r3, #4]
 80023ce:	609a      	str	r2, [r3, #8]
 80023d0:	60da      	str	r2, [r3, #12]
 80023d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023d4:	f107 0318 	add.w	r3, r7, #24
 80023d8:	2284      	movs	r2, #132	@ 0x84
 80023da:	2100      	movs	r1, #0
 80023dc:	4618      	mov	r0, r3
 80023de:	f016 f825 	bl	801842c <memset>
  if(hi2c->Instance==I2C1)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a44      	ldr	r2, [pc, #272]	@ (80024f8 <HAL_I2C_MspInit+0x13c>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d13d      	bne.n	8002468 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80023ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80023f0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80023f2:	2300      	movs	r3, #0
 80023f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023f6:	f107 0318 	add.w	r3, r7, #24
 80023fa:	4618      	mov	r0, r3
 80023fc:	f009 fd62 	bl	800bec4 <HAL_RCCEx_PeriphCLKConfig>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002406:	f7ff fdb5 	bl	8001f74 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800240a:	4b3c      	ldr	r3, [pc, #240]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240e:	4a3b      	ldr	r2, [pc, #236]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 8002410:	f043 0302 	orr.w	r3, r3, #2
 8002414:	6313      	str	r3, [r2, #48]	@ 0x30
 8002416:	4b39      	ldr	r3, [pc, #228]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	617b      	str	r3, [r7, #20]
 8002420:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8002422:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002426:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800242a:	2312      	movs	r3, #18
 800242c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002430:	2301      	movs	r3, #1
 8002432:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002436:	2300      	movs	r3, #0
 8002438:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800243c:	2304      	movs	r3, #4
 800243e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002442:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002446:	4619      	mov	r1, r3
 8002448:	482d      	ldr	r0, [pc, #180]	@ (8002500 <HAL_I2C_MspInit+0x144>)
 800244a:	f005 f9ef 	bl	800782c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800244e:	4b2b      	ldr	r3, [pc, #172]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002452:	4a2a      	ldr	r2, [pc, #168]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 8002454:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002458:	6413      	str	r3, [r2, #64]	@ 0x40
 800245a:	4b28      	ldr	r3, [pc, #160]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002462:	613b      	str	r3, [r7, #16]
 8002464:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002466:	e042      	b.n	80024ee <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a25      	ldr	r2, [pc, #148]	@ (8002504 <HAL_I2C_MspInit+0x148>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d13d      	bne.n	80024ee <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002472:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002476:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002478:	2300      	movs	r3, #0
 800247a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800247e:	f107 0318 	add.w	r3, r7, #24
 8002482:	4618      	mov	r0, r3
 8002484:	f009 fd1e 	bl	800bec4 <HAL_RCCEx_PeriphCLKConfig>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800248e:	f7ff fd71 	bl	8001f74 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002492:	4b1a      	ldr	r3, [pc, #104]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002496:	4a19      	ldr	r2, [pc, #100]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 8002498:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800249c:	6313      	str	r3, [r2, #48]	@ 0x30
 800249e:	4b17      	ldr	r3, [pc, #92]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80024aa:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80024ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024b2:	2312      	movs	r3, #18
 80024b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024b8:	2301      	movs	r3, #1
 80024ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024be:	2303      	movs	r3, #3
 80024c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80024c4:	2304      	movs	r3, #4
 80024c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80024ca:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80024ce:	4619      	mov	r1, r3
 80024d0:	480d      	ldr	r0, [pc, #52]	@ (8002508 <HAL_I2C_MspInit+0x14c>)
 80024d2:	f005 f9ab 	bl	800782c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80024d6:	4b09      	ldr	r3, [pc, #36]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	4a08      	ldr	r2, [pc, #32]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 80024dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80024e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024e2:	4b06      	ldr	r3, [pc, #24]	@ (80024fc <HAL_I2C_MspInit+0x140>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	68bb      	ldr	r3, [r7, #8]
}
 80024ee:	bf00      	nop
 80024f0:	37b0      	adds	r7, #176	@ 0xb0
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40005400 	.word	0x40005400
 80024fc:	40023800 	.word	0x40023800
 8002500:	40020400 	.word	0x40020400
 8002504:	40005c00 	.word	0x40005c00
 8002508:	40021c00 	.word	0x40021c00

0800250c <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a15      	ldr	r2, [pc, #84]	@ (8002570 <HAL_I2C_MspDeInit+0x64>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d110      	bne.n	8002540 <HAL_I2C_MspDeInit+0x34>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800251e:	4b15      	ldr	r3, [pc, #84]	@ (8002574 <HAL_I2C_MspDeInit+0x68>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002522:	4a14      	ldr	r2, [pc, #80]	@ (8002574 <HAL_I2C_MspDeInit+0x68>)
 8002524:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002528:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 800252a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800252e:	4812      	ldr	r0, [pc, #72]	@ (8002578 <HAL_I2C_MspDeInit+0x6c>)
 8002530:	f005 fb28 	bl	8007b84 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8002534:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002538:	480f      	ldr	r0, [pc, #60]	@ (8002578 <HAL_I2C_MspDeInit+0x6c>)
 800253a:	f005 fb23 	bl	8007b84 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800253e:	e013      	b.n	8002568 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a0d      	ldr	r2, [pc, #52]	@ (800257c <HAL_I2C_MspDeInit+0x70>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d10e      	bne.n	8002568 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800254a:	4b0a      	ldr	r3, [pc, #40]	@ (8002574 <HAL_I2C_MspDeInit+0x68>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	4a09      	ldr	r2, [pc, #36]	@ (8002574 <HAL_I2C_MspDeInit+0x68>)
 8002550:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002554:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8002556:	2180      	movs	r1, #128	@ 0x80
 8002558:	4809      	ldr	r0, [pc, #36]	@ (8002580 <HAL_I2C_MspDeInit+0x74>)
 800255a:	f005 fb13 	bl	8007b84 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 800255e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002562:	4807      	ldr	r0, [pc, #28]	@ (8002580 <HAL_I2C_MspDeInit+0x74>)
 8002564:	f005 fb0e 	bl	8007b84 <HAL_GPIO_DeInit>
}
 8002568:	bf00      	nop
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40005400 	.word	0x40005400
 8002574:	40023800 	.word	0x40023800
 8002578:	40020400 	.word	0x40020400
 800257c:	40005c00 	.word	0x40005c00
 8002580:	40021c00 	.word	0x40021c00

08002584 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b08e      	sub	sp, #56	@ 0x38
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800258c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	605a      	str	r2, [r3, #4]
 8002596:	609a      	str	r2, [r3, #8]
 8002598:	60da      	str	r2, [r3, #12]
 800259a:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a55      	ldr	r2, [pc, #340]	@ (80026f8 <HAL_LTDC_MspInit+0x174>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	f040 80a3 	bne.w	80026ee <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80025a8:	4b54      	ldr	r3, [pc, #336]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ac:	4a53      	ldr	r2, [pc, #332]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80025b2:	6453      	str	r3, [r2, #68]	@ 0x44
 80025b4:	4b51      	ldr	r3, [pc, #324]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025bc:	623b      	str	r3, [r7, #32]
 80025be:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025c0:	4b4e      	ldr	r3, [pc, #312]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c4:	4a4d      	ldr	r2, [pc, #308]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025c6:	f043 0310 	orr.w	r3, r3, #16
 80025ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80025cc:	4b4b      	ldr	r3, [pc, #300]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	f003 0310 	and.w	r3, r3, #16
 80025d4:	61fb      	str	r3, [r7, #28]
 80025d6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80025d8:	4b48      	ldr	r3, [pc, #288]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025dc:	4a47      	ldr	r2, [pc, #284]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e4:	4b45      	ldr	r3, [pc, #276]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025ec:	61bb      	str	r3, [r7, #24]
 80025ee:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 80025f0:	4b42      	ldr	r3, [pc, #264]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f4:	4a41      	ldr	r2, [pc, #260]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fc:	4b3f      	ldr	r3, [pc, #252]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 80025fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002600:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002608:	4b3c      	ldr	r3, [pc, #240]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 800260a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260c:	4a3b      	ldr	r2, [pc, #236]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 800260e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002612:	6313      	str	r3, [r2, #48]	@ 0x30
 8002614:	4b39      	ldr	r3, [pc, #228]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 8002616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800261c:	613b      	str	r3, [r7, #16]
 800261e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002620:	4b36      	ldr	r3, [pc, #216]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 8002622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002624:	4a35      	ldr	r2, [pc, #212]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 8002626:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800262a:	6313      	str	r3, [r2, #48]	@ 0x30
 800262c:	4b33      	ldr	r3, [pc, #204]	@ (80026fc <HAL_LTDC_MspInit+0x178>)
 800262e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8002638:	2310      	movs	r3, #16
 800263a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263c:	2302      	movs	r3, #2
 800263e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002640:	2300      	movs	r3, #0
 8002642:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002644:	2300      	movs	r3, #0
 8002646:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002648:	230e      	movs	r3, #14
 800264a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 800264c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002650:	4619      	mov	r1, r3
 8002652:	482b      	ldr	r0, [pc, #172]	@ (8002700 <HAL_LTDC_MspInit+0x17c>)
 8002654:	f005 f8ea 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8002658:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 800265c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265e:	2302      	movs	r3, #2
 8002660:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002662:	2300      	movs	r3, #0
 8002664:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002666:	2300      	movs	r3, #0
 8002668:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800266a:	230e      	movs	r3, #14
 800266c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800266e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002672:	4619      	mov	r1, r3
 8002674:	4823      	ldr	r0, [pc, #140]	@ (8002704 <HAL_LTDC_MspInit+0x180>)
 8002676:	f005 f8d9 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800267a:	23f7      	movs	r3, #247	@ 0xf7
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800267e:	2302      	movs	r3, #2
 8002680:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002682:	2300      	movs	r3, #0
 8002684:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002686:	2300      	movs	r3, #0
 8002688:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800268a:	230e      	movs	r3, #14
 800268c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800268e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002692:	4619      	mov	r1, r3
 8002694:	481c      	ldr	r0, [pc, #112]	@ (8002708 <HAL_LTDC_MspInit+0x184>)
 8002696:	f005 f8c9 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800269a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800269e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a0:	2302      	movs	r3, #2
 80026a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a4:	2300      	movs	r3, #0
 80026a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a8:	2300      	movs	r3, #0
 80026aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80026ac:	2309      	movs	r3, #9
 80026ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80026b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026b4:	4619      	mov	r1, r3
 80026b6:	4815      	ldr	r0, [pc, #84]	@ (800270c <HAL_LTDC_MspInit+0x188>)
 80026b8:	f005 f8b8 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80026bc:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c2:	2302      	movs	r3, #2
 80026c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ca:	2300      	movs	r3, #0
 80026cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026ce:	230e      	movs	r3, #14
 80026d0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80026d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026d6:	4619      	mov	r1, r3
 80026d8:	480d      	ldr	r0, [pc, #52]	@ (8002710 <HAL_LTDC_MspInit+0x18c>)
 80026da:	f005 f8a7 	bl	800782c <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80026de:	2200      	movs	r2, #0
 80026e0:	2105      	movs	r1, #5
 80026e2:	2058      	movs	r0, #88	@ 0x58
 80026e4:	f003 fd78 	bl	80061d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80026e8:	2058      	movs	r0, #88	@ 0x58
 80026ea:	f003 fd91 	bl	8006210 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80026ee:	bf00      	nop
 80026f0:	3738      	adds	r7, #56	@ 0x38
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	40016800 	.word	0x40016800
 80026fc:	40023800 	.word	0x40023800
 8002700:	40021000 	.word	0x40021000
 8002704:	40022400 	.word	0x40022400
 8002708:	40022800 	.word	0x40022800
 800270c:	40021800 	.word	0x40021800
 8002710:	40022000 	.word	0x40022000

08002714 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08c      	sub	sp, #48	@ 0x30
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800271c:	f107 031c 	add.w	r3, r7, #28
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	605a      	str	r2, [r3, #4]
 8002726:	609a      	str	r2, [r3, #8]
 8002728:	60da      	str	r2, [r3, #12]
 800272a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a3b      	ldr	r2, [pc, #236]	@ (8002820 <HAL_QSPI_MspInit+0x10c>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d170      	bne.n	8002818 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002736:	4b3b      	ldr	r3, [pc, #236]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 8002738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800273a:	4a3a      	ldr	r2, [pc, #232]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 800273c:	f043 0302 	orr.w	r3, r3, #2
 8002740:	6393      	str	r3, [r2, #56]	@ 0x38
 8002742:	4b38      	ldr	r3, [pc, #224]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 8002744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	61bb      	str	r3, [r7, #24]
 800274c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800274e:	4b35      	ldr	r3, [pc, #212]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 8002750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002752:	4a34      	ldr	r2, [pc, #208]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 8002754:	f043 0310 	orr.w	r3, r3, #16
 8002758:	6313      	str	r3, [r2, #48]	@ 0x30
 800275a:	4b32      	ldr	r3, [pc, #200]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275e:	f003 0310 	and.w	r3, r3, #16
 8002762:	617b      	str	r3, [r7, #20]
 8002764:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002766:	4b2f      	ldr	r3, [pc, #188]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276a:	4a2e      	ldr	r2, [pc, #184]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 800276c:	f043 0302 	orr.w	r3, r3, #2
 8002770:	6313      	str	r3, [r2, #48]	@ 0x30
 8002772:	4b2c      	ldr	r3, [pc, #176]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	f003 0302 	and.w	r3, r3, #2
 800277a:	613b      	str	r3, [r7, #16]
 800277c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800277e:	4b29      	ldr	r3, [pc, #164]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002782:	4a28      	ldr	r2, [pc, #160]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 8002784:	f043 0308 	orr.w	r3, r3, #8
 8002788:	6313      	str	r3, [r2, #48]	@ 0x30
 800278a:	4b26      	ldr	r3, [pc, #152]	@ (8002824 <HAL_QSPI_MspInit+0x110>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278e:	f003 0308 	and.w	r3, r3, #8
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8002796:	2304      	movs	r3, #4
 8002798:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279a:	2302      	movs	r3, #2
 800279c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279e:	2300      	movs	r3, #0
 80027a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a2:	2303      	movs	r3, #3
 80027a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80027a6:	2309      	movs	r3, #9
 80027a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80027aa:	f107 031c 	add.w	r3, r7, #28
 80027ae:	4619      	mov	r1, r3
 80027b0:	481d      	ldr	r0, [pc, #116]	@ (8002828 <HAL_QSPI_MspInit+0x114>)
 80027b2:	f005 f83b 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80027b6:	2340      	movs	r3, #64	@ 0x40
 80027b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ba:	2302      	movs	r3, #2
 80027bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c2:	2303      	movs	r3, #3
 80027c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80027c6:	230a      	movs	r3, #10
 80027c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80027ca:	f107 031c 	add.w	r3, r7, #28
 80027ce:	4619      	mov	r1, r3
 80027d0:	4816      	ldr	r0, [pc, #88]	@ (800282c <HAL_QSPI_MspInit+0x118>)
 80027d2:	f005 f82b 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027d6:	2304      	movs	r3, #4
 80027d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027da:	2302      	movs	r3, #2
 80027dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027de:	2300      	movs	r3, #0
 80027e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e2:	2303      	movs	r3, #3
 80027e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80027e6:	2309      	movs	r3, #9
 80027e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ea:	f107 031c 	add.w	r3, r7, #28
 80027ee:	4619      	mov	r1, r3
 80027f0:	480e      	ldr	r0, [pc, #56]	@ (800282c <HAL_QSPI_MspInit+0x118>)
 80027f2:	f005 f81b 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 80027f6:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80027fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fc:	2302      	movs	r3, #2
 80027fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002800:	2300      	movs	r3, #0
 8002802:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002804:	2303      	movs	r3, #3
 8002806:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002808:	2309      	movs	r3, #9
 800280a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800280c:	f107 031c 	add.w	r3, r7, #28
 8002810:	4619      	mov	r1, r3
 8002812:	4807      	ldr	r0, [pc, #28]	@ (8002830 <HAL_QSPI_MspInit+0x11c>)
 8002814:	f005 f80a 	bl	800782c <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8002818:	bf00      	nop
 800281a:	3730      	adds	r7, #48	@ 0x30
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	a0001000 	.word	0xa0001000
 8002824:	40023800 	.word	0x40023800
 8002828:	40021000 	.word	0x40021000
 800282c:	40020400 	.word	0x40020400
 8002830:	40020c00 	.word	0x40020c00

08002834 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b0a4      	sub	sp, #144	@ 0x90
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800283c:	f107 030c 	add.w	r3, r7, #12
 8002840:	2284      	movs	r2, #132	@ 0x84
 8002842:	2100      	movs	r1, #0
 8002844:	4618      	mov	r0, r3
 8002846:	f015 fdf1 	bl	801842c <memset>
  if(hrtc->Instance==RTC)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a0e      	ldr	r2, [pc, #56]	@ (8002888 <HAL_RTC_MspInit+0x54>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d114      	bne.n	800287e <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002854:	2320      	movs	r3, #32
 8002856:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002858:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800285c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800285e:	f107 030c 	add.w	r3, r7, #12
 8002862:	4618      	mov	r0, r3
 8002864:	f009 fb2e 	bl	800bec4 <HAL_RCCEx_PeriphCLKConfig>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800286e:	f7ff fb81 	bl	8001f74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002872:	4b06      	ldr	r3, [pc, #24]	@ (800288c <HAL_RTC_MspInit+0x58>)
 8002874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002876:	4a05      	ldr	r2, [pc, #20]	@ (800288c <HAL_RTC_MspInit+0x58>)
 8002878:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800287c:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800287e:	bf00      	nop
 8002880:	3790      	adds	r7, #144	@ 0x90
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	40002800 	.word	0x40002800
 800288c:	40023800 	.word	0x40023800

08002890 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b08a      	sub	sp, #40	@ 0x28
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002898:	f107 0314 	add.w	r3, r7, #20
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	605a      	str	r2, [r3, #4]
 80028a2:	609a      	str	r2, [r3, #8]
 80028a4:	60da      	str	r2, [r3, #12]
 80028a6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a25      	ldr	r2, [pc, #148]	@ (8002944 <HAL_SD_MspInit+0xb4>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d144      	bne.n	800293c <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80028b2:	4b25      	ldr	r3, [pc, #148]	@ (8002948 <HAL_SD_MspInit+0xb8>)
 80028b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b6:	4a24      	ldr	r2, [pc, #144]	@ (8002948 <HAL_SD_MspInit+0xb8>)
 80028b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80028bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80028be:	4b22      	ldr	r3, [pc, #136]	@ (8002948 <HAL_SD_MspInit+0xb8>)
 80028c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028c6:	613b      	str	r3, [r7, #16]
 80028c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002948 <HAL_SD_MspInit+0xb8>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002948 <HAL_SD_MspInit+0xb8>)
 80028d0:	f043 0304 	orr.w	r3, r3, #4
 80028d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002948 <HAL_SD_MspInit+0xb8>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	f003 0304 	and.w	r3, r3, #4
 80028de:	60fb      	str	r3, [r7, #12]
 80028e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028e2:	4b19      	ldr	r3, [pc, #100]	@ (8002948 <HAL_SD_MspInit+0xb8>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	4a18      	ldr	r2, [pc, #96]	@ (8002948 <HAL_SD_MspInit+0xb8>)
 80028e8:	f043 0308 	orr.w	r3, r3, #8
 80028ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ee:	4b16      	ldr	r3, [pc, #88]	@ (8002948 <HAL_SD_MspInit+0xb8>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	f003 0308 	and.w	r3, r3, #8
 80028f6:	60bb      	str	r3, [r7, #8]
 80028f8:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80028fa:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80028fe:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002900:	2302      	movs	r3, #2
 8002902:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002904:	2300      	movs	r3, #0
 8002906:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002908:	2303      	movs	r3, #3
 800290a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800290c:	230c      	movs	r3, #12
 800290e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002910:	f107 0314 	add.w	r3, r7, #20
 8002914:	4619      	mov	r1, r3
 8002916:	480d      	ldr	r0, [pc, #52]	@ (800294c <HAL_SD_MspInit+0xbc>)
 8002918:	f004 ff88 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 800291c:	2304      	movs	r3, #4
 800291e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002920:	2302      	movs	r3, #2
 8002922:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002924:	2300      	movs	r3, #0
 8002926:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002928:	2303      	movs	r3, #3
 800292a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800292c:	230c      	movs	r3, #12
 800292e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8002930:	f107 0314 	add.w	r3, r7, #20
 8002934:	4619      	mov	r1, r3
 8002936:	4806      	ldr	r0, [pc, #24]	@ (8002950 <HAL_SD_MspInit+0xc0>)
 8002938:	f004 ff78 	bl	800782c <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 800293c:	bf00      	nop
 800293e:	3728      	adds	r7, #40	@ 0x28
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40012c00 	.word	0x40012c00
 8002948:	40023800 	.word	0x40023800
 800294c:	40020800 	.word	0x40020800
 8002950:	40020c00 	.word	0x40020c00

08002954 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b0aa      	sub	sp, #168	@ 0xa8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800295c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002960:	2200      	movs	r2, #0
 8002962:	601a      	str	r2, [r3, #0]
 8002964:	605a      	str	r2, [r3, #4]
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	60da      	str	r2, [r3, #12]
 800296a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800296c:	f107 0310 	add.w	r3, r7, #16
 8002970:	2284      	movs	r2, #132	@ 0x84
 8002972:	2100      	movs	r1, #0
 8002974:	4618      	mov	r0, r3
 8002976:	f015 fd59 	bl	801842c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002982:	d143      	bne.n	8002a0c <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002984:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002988:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800298a:	2364      	movs	r3, #100	@ 0x64
 800298c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800298e:	2302      	movs	r3, #2
 8002990:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002992:	2302      	movs	r3, #2
 8002994:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8002996:	2302      	movs	r3, #2
 8002998:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800299a:	2301      	movs	r3, #1
 800299c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800299e:	f107 0310 	add.w	r3, r7, #16
 80029a2:	4618      	mov	r0, r3
 80029a4:	f009 fa8e 	bl	800bec4 <HAL_RCCEx_PeriphCLKConfig>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 80029ae:	f7ff fae1 	bl	8001f74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 80029b2:	4b18      	ldr	r3, [pc, #96]	@ (8002a14 <HAL_SPDIFRX_MspInit+0xc0>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b6:	4a17      	ldr	r2, [pc, #92]	@ (8002a14 <HAL_SPDIFRX_MspInit+0xc0>)
 80029b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80029be:	4b15      	ldr	r3, [pc, #84]	@ (8002a14 <HAL_SPDIFRX_MspInit+0xc0>)
 80029c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029ca:	4b12      	ldr	r3, [pc, #72]	@ (8002a14 <HAL_SPDIFRX_MspInit+0xc0>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ce:	4a11      	ldr	r2, [pc, #68]	@ (8002a14 <HAL_SPDIFRX_MspInit+0xc0>)
 80029d0:	f043 0308 	orr.w	r3, r3, #8
 80029d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002a14 <HAL_SPDIFRX_MspInit+0xc0>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029da:	f003 0308 	and.w	r3, r3, #8
 80029de:	60bb      	str	r3, [r7, #8]
 80029e0:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80029e2:	2380      	movs	r3, #128	@ 0x80
 80029e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e8:	2302      	movs	r3, #2
 80029ea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f4:	2300      	movs	r3, #0
 80029f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80029fa:	2308      	movs	r3, #8
 80029fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8002a00:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002a04:	4619      	mov	r1, r3
 8002a06:	4804      	ldr	r0, [pc, #16]	@ (8002a18 <HAL_SPDIFRX_MspInit+0xc4>)
 8002a08:	f004 ff10 	bl	800782c <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 8002a0c:	bf00      	nop
 8002a0e:	37a8      	adds	r7, #168	@ 0xa8
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40023800 	.word	0x40023800
 8002a18:	40020c00 	.word	0x40020c00

08002a1c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08a      	sub	sp, #40	@ 0x28
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a24:	f107 0314 	add.w	r3, r7, #20
 8002a28:	2200      	movs	r2, #0
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	605a      	str	r2, [r3, #4]
 8002a2e:	609a      	str	r2, [r3, #8]
 8002a30:	60da      	str	r2, [r3, #12]
 8002a32:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a25      	ldr	r2, [pc, #148]	@ (8002ad0 <HAL_SPI_MspInit+0xb4>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d144      	bne.n	8002ac8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a3e:	4b25      	ldr	r3, [pc, #148]	@ (8002ad4 <HAL_SPI_MspInit+0xb8>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	4a24      	ldr	r2, [pc, #144]	@ (8002ad4 <HAL_SPI_MspInit+0xb8>)
 8002a44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a48:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a4a:	4b22      	ldr	r3, [pc, #136]	@ (8002ad4 <HAL_SPI_MspInit+0xb8>)
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a52:	613b      	str	r3, [r7, #16]
 8002a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002a56:	4b1f      	ldr	r3, [pc, #124]	@ (8002ad4 <HAL_SPI_MspInit+0xb8>)
 8002a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ad4 <HAL_SPI_MspInit+0xb8>)
 8002a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a62:	4b1c      	ldr	r3, [pc, #112]	@ (8002ad4 <HAL_SPI_MspInit+0xb8>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a6a:	60fb      	str	r3, [r7, #12]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a6e:	4b19      	ldr	r3, [pc, #100]	@ (8002ad4 <HAL_SPI_MspInit+0xb8>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a72:	4a18      	ldr	r2, [pc, #96]	@ (8002ad4 <HAL_SPI_MspInit+0xb8>)
 8002a74:	f043 0302 	orr.w	r3, r3, #2
 8002a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a7a:	4b16      	ldr	r3, [pc, #88]	@ (8002ad4 <HAL_SPI_MspInit+0xb8>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	60bb      	str	r3, [r7, #8]
 8002a84:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8002a86:	2302      	movs	r3, #2
 8002a88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a92:	2300      	movs	r3, #0
 8002a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a96:	2305      	movs	r3, #5
 8002a98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8002a9a:	f107 0314 	add.w	r3, r7, #20
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	480d      	ldr	r0, [pc, #52]	@ (8002ad8 <HAL_SPI_MspInit+0xbc>)
 8002aa2:	f004 fec3 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8002aa6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aac:	2302      	movs	r3, #2
 8002aae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ab8:	2305      	movs	r3, #5
 8002aba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002abc:	f107 0314 	add.w	r3, r7, #20
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4806      	ldr	r0, [pc, #24]	@ (8002adc <HAL_SPI_MspInit+0xc0>)
 8002ac4:	f004 feb2 	bl	800782c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002ac8:	bf00      	nop
 8002aca:	3728      	adds	r7, #40	@ 0x28
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	40003800 	.word	0x40003800
 8002ad4:	40023800 	.word	0x40023800
 8002ad8:	40022000 	.word	0x40022000
 8002adc:	40020400 	.word	0x40020400

08002ae0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b089      	sub	sp, #36	@ 0x24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a2e      	ldr	r2, [pc, #184]	@ (8002ba8 <HAL_TIM_Base_MspInit+0xc8>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d10c      	bne.n	8002b0c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002af2:	4b2e      	ldr	r3, [pc, #184]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af6:	4a2d      	ldr	r2, [pc, #180]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002afe:	4b2b      	ldr	r3, [pc, #172]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	61fb      	str	r3, [r7, #28]
 8002b08:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002b0a:	e046      	b.n	8002b9a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b14:	d10c      	bne.n	8002b30 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b16:	4b25      	ldr	r3, [pc, #148]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1a:	4a24      	ldr	r2, [pc, #144]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b1c:	f043 0301 	orr.w	r3, r3, #1
 8002b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b22:	4b22      	ldr	r3, [pc, #136]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b26:	f003 0301 	and.w	r3, r3, #1
 8002b2a:	61bb      	str	r3, [r7, #24]
 8002b2c:	69bb      	ldr	r3, [r7, #24]
}
 8002b2e:	e034      	b.n	8002b9a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a1e      	ldr	r2, [pc, #120]	@ (8002bb0 <HAL_TIM_Base_MspInit+0xd0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d10c      	bne.n	8002b54 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b3a:	4b1c      	ldr	r3, [pc, #112]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3e:	4a1b      	ldr	r2, [pc, #108]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b40:	f043 0302 	orr.w	r3, r3, #2
 8002b44:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b46:	4b19      	ldr	r3, [pc, #100]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	617b      	str	r3, [r7, #20]
 8002b50:	697b      	ldr	r3, [r7, #20]
}
 8002b52:	e022      	b.n	8002b9a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a16      	ldr	r2, [pc, #88]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d10c      	bne.n	8002b78 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002b5e:	4b13      	ldr	r3, [pc, #76]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b62:	4a12      	ldr	r2, [pc, #72]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b64:	f043 0308 	orr.w	r3, r3, #8
 8002b68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b6a:	4b10      	ldr	r3, [pc, #64]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6e:	f003 0308 	and.w	r3, r3, #8
 8002b72:	613b      	str	r3, [r7, #16]
 8002b74:	693b      	ldr	r3, [r7, #16]
}
 8002b76:	e010      	b.n	8002b9a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a0e      	ldr	r2, [pc, #56]	@ (8002bb8 <HAL_TIM_Base_MspInit+0xd8>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d10b      	bne.n	8002b9a <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002b82:	4b0a      	ldr	r3, [pc, #40]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b86:	4a09      	ldr	r2, [pc, #36]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b88:	f043 0302 	orr.w	r3, r3, #2
 8002b8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b8e:	4b07      	ldr	r3, [pc, #28]	@ (8002bac <HAL_TIM_Base_MspInit+0xcc>)
 8002b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	60fb      	str	r3, [r7, #12]
 8002b98:	68fb      	ldr	r3, [r7, #12]
}
 8002b9a:	bf00      	nop
 8002b9c:	3724      	adds	r7, #36	@ 0x24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	40010000 	.word	0x40010000
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	40000400 	.word	0x40000400
 8002bb4:	40000c00 	.word	0x40000c00
 8002bb8:	40010400 	.word	0x40010400

08002bbc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf4 <HAL_TIM_PWM_MspInit+0x38>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d10b      	bne.n	8002be6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002bce:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd2:	4a09      	ldr	r2, [pc, #36]	@ (8002bf8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002bd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bda:	4b07      	ldr	r3, [pc, #28]	@ (8002bf8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002be2:	60fb      	str	r3, [r7, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 8002be6:	bf00      	nop
 8002be8:	3714      	adds	r7, #20
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	40001800 	.word	0x40001800
 8002bf8:	40023800 	.word	0x40023800

08002bfc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b08c      	sub	sp, #48	@ 0x30
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c04:	f107 031c 	add.w	r3, r7, #28
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]
 8002c0c:	605a      	str	r2, [r3, #4]
 8002c0e:	609a      	str	r2, [r3, #8]
 8002c10:	60da      	str	r2, [r3, #12]
 8002c12:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a56      	ldr	r2, [pc, #344]	@ (8002d74 <HAL_TIM_MspPostInit+0x178>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d11d      	bne.n	8002c5a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1e:	4b56      	ldr	r3, [pc, #344]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c22:	4a55      	ldr	r2, [pc, #340]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c2a:	4b53      	ldr	r3, [pc, #332]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	61bb      	str	r3, [r7, #24]
 8002c34:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8002c36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c40:	2300      	movs	r3, #0
 8002c42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c44:	2300      	movs	r3, #0
 8002c46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8002c4c:	f107 031c 	add.w	r3, r7, #28
 8002c50:	4619      	mov	r1, r3
 8002c52:	484a      	ldr	r0, [pc, #296]	@ (8002d7c <HAL_TIM_MspPostInit+0x180>)
 8002c54:	f004 fdea 	bl	800782c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002c58:	e087      	b.n	8002d6a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c62:	d11d      	bne.n	8002ca0 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c64:	4b44      	ldr	r3, [pc, #272]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c68:	4a43      	ldr	r2, [pc, #268]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002c6a:	f043 0301 	orr.w	r3, r3, #1
 8002c6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c70:	4b41      	ldr	r3, [pc, #260]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	617b      	str	r3, [r7, #20]
 8002c7a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8002c7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c82:	2302      	movs	r3, #2
 8002c84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c86:	2300      	movs	r3, #0
 8002c88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8002c92:	f107 031c 	add.w	r3, r7, #28
 8002c96:	4619      	mov	r1, r3
 8002c98:	4838      	ldr	r0, [pc, #224]	@ (8002d7c <HAL_TIM_MspPostInit+0x180>)
 8002c9a:	f004 fdc7 	bl	800782c <HAL_GPIO_Init>
}
 8002c9e:	e064      	b.n	8002d6a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a36      	ldr	r2, [pc, #216]	@ (8002d80 <HAL_TIM_MspPostInit+0x184>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d11c      	bne.n	8002ce4 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002caa:	4b33      	ldr	r3, [pc, #204]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	4a32      	ldr	r2, [pc, #200]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002cb0:	f043 0302 	orr.w	r3, r3, #2
 8002cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cb6:	4b30      	ldr	r3, [pc, #192]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8002cc2:	2310      	movs	r3, #16
 8002cc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8002cd6:	f107 031c 	add.w	r3, r7, #28
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4829      	ldr	r0, [pc, #164]	@ (8002d84 <HAL_TIM_MspPostInit+0x188>)
 8002cde:	f004 fda5 	bl	800782c <HAL_GPIO_Init>
}
 8002ce2:	e042      	b.n	8002d6a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a27      	ldr	r2, [pc, #156]	@ (8002d88 <HAL_TIM_MspPostInit+0x18c>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d11c      	bne.n	8002d28 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002cee:	4b22      	ldr	r3, [pc, #136]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf2:	4a21      	ldr	r2, [pc, #132]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002cf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cfa:	4b1f      	ldr	r3, [pc, #124]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d02:	60fb      	str	r3, [r7, #12]
 8002d04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8002d06:	2301      	movs	r3, #1
 8002d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d12:	2300      	movs	r3, #0
 8002d14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002d16:	2302      	movs	r3, #2
 8002d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8002d1a:	f107 031c 	add.w	r3, r7, #28
 8002d1e:	4619      	mov	r1, r3
 8002d20:	481a      	ldr	r0, [pc, #104]	@ (8002d8c <HAL_TIM_MspPostInit+0x190>)
 8002d22:	f004 fd83 	bl	800782c <HAL_GPIO_Init>
}
 8002d26:	e020      	b.n	8002d6a <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a18      	ldr	r2, [pc, #96]	@ (8002d90 <HAL_TIM_MspPostInit+0x194>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d11b      	bne.n	8002d6a <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d32:	4b11      	ldr	r3, [pc, #68]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d36:	4a10      	ldr	r2, [pc, #64]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002d38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d78 <HAL_TIM_MspPostInit+0x17c>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d46:	60bb      	str	r3, [r7, #8]
 8002d48:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8002d4a:	2340      	movs	r3, #64	@ 0x40
 8002d4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d52:	2300      	movs	r3, #0
 8002d54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d56:	2300      	movs	r3, #0
 8002d58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002d5a:	2309      	movs	r3, #9
 8002d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8002d5e:	f107 031c 	add.w	r3, r7, #28
 8002d62:	4619      	mov	r1, r3
 8002d64:	480b      	ldr	r0, [pc, #44]	@ (8002d94 <HAL_TIM_MspPostInit+0x198>)
 8002d66:	f004 fd61 	bl	800782c <HAL_GPIO_Init>
}
 8002d6a:	bf00      	nop
 8002d6c:	3730      	adds	r7, #48	@ 0x30
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40010000 	.word	0x40010000
 8002d78:	40023800 	.word	0x40023800
 8002d7c:	40020000 	.word	0x40020000
 8002d80:	40000400 	.word	0x40000400
 8002d84:	40020400 	.word	0x40020400
 8002d88:	40000c00 	.word	0x40000c00
 8002d8c:	40022000 	.word	0x40022000
 8002d90:	40001800 	.word	0x40001800
 8002d94:	40021c00 	.word	0x40021c00

08002d98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b0ae      	sub	sp, #184	@ 0xb8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	605a      	str	r2, [r3, #4]
 8002daa:	609a      	str	r2, [r3, #8]
 8002dac:	60da      	str	r2, [r3, #12]
 8002dae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002db0:	f107 0320 	add.w	r3, r7, #32
 8002db4:	2284      	movs	r2, #132	@ 0x84
 8002db6:	2100      	movs	r1, #0
 8002db8:	4618      	mov	r0, r3
 8002dba:	f015 fb37 	bl	801842c <memset>
  if(huart->Instance==USART1)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a53      	ldr	r2, [pc, #332]	@ (8002f10 <HAL_UART_MspInit+0x178>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d15d      	bne.n	8002e84 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002dc8:	2340      	movs	r3, #64	@ 0x40
 8002dca:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dd0:	f107 0320 	add.w	r3, r7, #32
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f009 f875 	bl	800bec4 <HAL_RCCEx_PeriphCLKConfig>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d001      	beq.n	8002de4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002de0:	f7ff f8c8 	bl	8001f74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002de4:	4b4b      	ldr	r3, [pc, #300]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de8:	4a4a      	ldr	r2, [pc, #296]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002dea:	f043 0310 	orr.w	r3, r3, #16
 8002dee:	6453      	str	r3, [r2, #68]	@ 0x44
 8002df0:	4b48      	ldr	r3, [pc, #288]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df4:	f003 0310 	and.w	r3, r3, #16
 8002df8:	61fb      	str	r3, [r7, #28]
 8002dfa:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfc:	4b45      	ldr	r3, [pc, #276]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e00:	4a44      	ldr	r2, [pc, #272]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002e02:	f043 0302 	orr.w	r3, r3, #2
 8002e06:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e08:	4b42      	ldr	r3, [pc, #264]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	61bb      	str	r3, [r7, #24]
 8002e12:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e14:	4b3f      	ldr	r3, [pc, #252]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e18:	4a3e      	ldr	r2, [pc, #248]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002e1a:	f043 0301 	orr.w	r3, r3, #1
 8002e1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e20:	4b3c      	ldr	r3, [pc, #240]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e24:	f003 0301 	and.w	r3, r3, #1
 8002e28:	617b      	str	r3, [r7, #20]
 8002e2a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002e2c:	2380      	movs	r3, #128	@ 0x80
 8002e2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e32:	2302      	movs	r3, #2
 8002e34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e44:	2307      	movs	r3, #7
 8002e46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002e4a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002e4e:	4619      	mov	r1, r3
 8002e50:	4831      	ldr	r0, [pc, #196]	@ (8002f18 <HAL_UART_MspInit+0x180>)
 8002e52:	f004 fceb 	bl	800782c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002e56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e5e:	2302      	movs	r3, #2
 8002e60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e64:	2300      	movs	r3, #0
 8002e66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e70:	2307      	movs	r3, #7
 8002e72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002e76:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	4827      	ldr	r0, [pc, #156]	@ (8002f1c <HAL_UART_MspInit+0x184>)
 8002e7e:	f004 fcd5 	bl	800782c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002e82:	e040      	b.n	8002f06 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a25      	ldr	r2, [pc, #148]	@ (8002f20 <HAL_UART_MspInit+0x188>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d13b      	bne.n	8002f06 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002e8e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e92:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002e94:	2300      	movs	r3, #0
 8002e96:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e98:	f107 0320 	add.w	r3, r7, #32
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f009 f811 	bl	800bec4 <HAL_RCCEx_PeriphCLKConfig>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002ea8:	f7ff f864 	bl	8001f74 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002eac:	4b19      	ldr	r3, [pc, #100]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb0:	4a18      	ldr	r2, [pc, #96]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002eb2:	f043 0320 	orr.w	r3, r3, #32
 8002eb6:	6453      	str	r3, [r2, #68]	@ 0x44
 8002eb8:	4b16      	ldr	r3, [pc, #88]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002eba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ebc:	f003 0320 	and.w	r3, r3, #32
 8002ec0:	613b      	str	r3, [r7, #16]
 8002ec2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ec4:	4b13      	ldr	r3, [pc, #76]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec8:	4a12      	ldr	r2, [pc, #72]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002eca:	f043 0304 	orr.w	r3, r3, #4
 8002ece:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ed0:	4b10      	ldr	r3, [pc, #64]	@ (8002f14 <HAL_UART_MspInit+0x17c>)
 8002ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed4:	f003 0304 	and.w	r3, r3, #4
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002edc:	23c0      	movs	r3, #192	@ 0xc0
 8002ede:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002ef4:	2308      	movs	r3, #8
 8002ef6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002efa:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002efe:	4619      	mov	r1, r3
 8002f00:	4808      	ldr	r0, [pc, #32]	@ (8002f24 <HAL_UART_MspInit+0x18c>)
 8002f02:	f004 fc93 	bl	800782c <HAL_GPIO_Init>
}
 8002f06:	bf00      	nop
 8002f08:	37b8      	adds	r7, #184	@ 0xb8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40011000 	.word	0x40011000
 8002f14:	40023800 	.word	0x40023800
 8002f18:	40020400 	.word	0x40020400
 8002f1c:	40020000 	.word	0x40020000
 8002f20:	40011400 	.word	0x40011400
 8002f24:	40020800 	.word	0x40020800

08002f28 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b086      	sub	sp, #24
 8002f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002f2e:	1d3b      	adds	r3, r7, #4
 8002f30:	2200      	movs	r2, #0
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	605a      	str	r2, [r3, #4]
 8002f36:	609a      	str	r2, [r3, #8]
 8002f38:	60da      	str	r2, [r3, #12]
 8002f3a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002f3c:	4b3a      	ldr	r3, [pc, #232]	@ (8003028 <HAL_FMC_MspInit+0x100>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d16d      	bne.n	8003020 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002f44:	4b38      	ldr	r3, [pc, #224]	@ (8003028 <HAL_FMC_MspInit+0x100>)
 8002f46:	2201      	movs	r2, #1
 8002f48:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002f4a:	4b38      	ldr	r3, [pc, #224]	@ (800302c <HAL_FMC_MspInit+0x104>)
 8002f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f4e:	4a37      	ldr	r2, [pc, #220]	@ (800302c <HAL_FMC_MspInit+0x104>)
 8002f50:	f043 0301 	orr.w	r3, r3, #1
 8002f54:	6393      	str	r3, [r2, #56]	@ 0x38
 8002f56:	4b35      	ldr	r3, [pc, #212]	@ (800302c <HAL_FMC_MspInit+0x104>)
 8002f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	603b      	str	r3, [r7, #0]
 8002f60:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002f62:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002f66:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f68:	2302      	movs	r3, #2
 8002f6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f70:	2303      	movs	r3, #3
 8002f72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f74:	230c      	movs	r3, #12
 8002f76:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f78:	1d3b      	adds	r3, r7, #4
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	482c      	ldr	r0, [pc, #176]	@ (8003030 <HAL_FMC_MspInit+0x108>)
 8002f7e:	f004 fc55 	bl	800782c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002f82:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002f86:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f88:	2302      	movs	r3, #2
 8002f8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f90:	2303      	movs	r3, #3
 8002f92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f94:	230c      	movs	r3, #12
 8002f96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f98:	1d3b      	adds	r3, r7, #4
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	4825      	ldr	r0, [pc, #148]	@ (8003034 <HAL_FMC_MspInit+0x10c>)
 8002f9e:	f004 fc45 	bl	800782c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002fa2:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002fa6:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa8:	2302      	movs	r3, #2
 8002faa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fac:	2300      	movs	r3, #0
 8002fae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002fb4:	230c      	movs	r3, #12
 8002fb6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fb8:	1d3b      	adds	r3, r7, #4
 8002fba:	4619      	mov	r1, r3
 8002fbc:	481e      	ldr	r0, [pc, #120]	@ (8003038 <HAL_FMC_MspInit+0x110>)
 8002fbe:	f004 fc35 	bl	800782c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002fc2:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002fc6:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc8:	2302      	movs	r3, #2
 8002fca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002fd4:	230c      	movs	r3, #12
 8002fd6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002fd8:	1d3b      	adds	r3, r7, #4
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4817      	ldr	r0, [pc, #92]	@ (800303c <HAL_FMC_MspInit+0x114>)
 8002fde:	f004 fc25 	bl	800782c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002fe2:	2328      	movs	r3, #40	@ 0x28
 8002fe4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ff2:	230c      	movs	r3, #12
 8002ff4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002ff6:	1d3b      	adds	r3, r7, #4
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	4811      	ldr	r0, [pc, #68]	@ (8003040 <HAL_FMC_MspInit+0x118>)
 8002ffc:	f004 fc16 	bl	800782c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8003000:	2308      	movs	r3, #8
 8003002:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003004:	2302      	movs	r3, #2
 8003006:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003008:	2300      	movs	r3, #0
 800300a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800300c:	2303      	movs	r3, #3
 800300e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003010:	230c      	movs	r3, #12
 8003012:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8003014:	1d3b      	adds	r3, r7, #4
 8003016:	4619      	mov	r1, r3
 8003018:	480a      	ldr	r0, [pc, #40]	@ (8003044 <HAL_FMC_MspInit+0x11c>)
 800301a:	f004 fc07 	bl	800782c <HAL_GPIO_Init>
 800301e:	e000      	b.n	8003022 <HAL_FMC_MspInit+0xfa>
    return;
 8003020:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8003022:	3718      	adds	r7, #24
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	200147a4 	.word	0x200147a4
 800302c:	40023800 	.word	0x40023800
 8003030:	40021000 	.word	0x40021000
 8003034:	40021800 	.word	0x40021800
 8003038:	40020c00 	.word	0x40020c00
 800303c:	40021400 	.word	0x40021400
 8003040:	40021c00 	.word	0x40021c00
 8003044:	40020800 	.word	0x40020800

08003048 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8003050:	f7ff ff6a 	bl	8002f28 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8003054:	bf00      	nop
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b08a      	sub	sp, #40	@ 0x28
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a62      	ldr	r2, [pc, #392]	@ (80031f4 <HAL_SAI_MspInit+0x198>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d15c      	bne.n	8003128 <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 800306e:	4b62      	ldr	r3, [pc, #392]	@ (80031f8 <HAL_SAI_MspInit+0x19c>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d10b      	bne.n	800308e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003076:	4b61      	ldr	r3, [pc, #388]	@ (80031fc <HAL_SAI_MspInit+0x1a0>)
 8003078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800307a:	4a60      	ldr	r2, [pc, #384]	@ (80031fc <HAL_SAI_MspInit+0x1a0>)
 800307c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003080:	6453      	str	r3, [r2, #68]	@ 0x44
 8003082:	4b5e      	ldr	r3, [pc, #376]	@ (80031fc <HAL_SAI_MspInit+0x1a0>)
 8003084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003086:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800308a:	613b      	str	r3, [r7, #16]
 800308c:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 800308e:	4b5a      	ldr	r3, [pc, #360]	@ (80031f8 <HAL_SAI_MspInit+0x19c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	3301      	adds	r3, #1
 8003094:	4a58      	ldr	r2, [pc, #352]	@ (80031f8 <HAL_SAI_MspInit+0x19c>)
 8003096:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8003098:	23f0      	movs	r3, #240	@ 0xf0
 800309a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800309c:	2302      	movs	r3, #2
 800309e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030a4:	2300      	movs	r3, #0
 80030a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80030a8:	230a      	movs	r3, #10
 80030aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80030ac:	f107 0314 	add.w	r3, r7, #20
 80030b0:	4619      	mov	r1, r3
 80030b2:	4853      	ldr	r0, [pc, #332]	@ (8003200 <HAL_SAI_MspInit+0x1a4>)
 80030b4:	f004 fbba 	bl	800782c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 80030b8:	4b52      	ldr	r3, [pc, #328]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 80030ba:	4a53      	ldr	r2, [pc, #332]	@ (8003208 <HAL_SAI_MspInit+0x1ac>)
 80030bc:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 80030be:	4b51      	ldr	r3, [pc, #324]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 80030c0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80030c4:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030c6:	4b4f      	ldr	r3, [pc, #316]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 80030c8:	2240      	movs	r2, #64	@ 0x40
 80030ca:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80030cc:	4b4d      	ldr	r3, [pc, #308]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 80030d2:	4b4c      	ldr	r3, [pc, #304]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 80030d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030d8:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80030da:	4b4a      	ldr	r3, [pc, #296]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 80030dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80030e0:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80030e2:	4b48      	ldr	r3, [pc, #288]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 80030e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030e8:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 80030ea:	4b46      	ldr	r3, [pc, #280]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 80030ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030f0:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 80030f2:	4b44      	ldr	r3, [pc, #272]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 80030f4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80030f8:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030fa:	4b42      	ldr	r3, [pc, #264]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8003100:	4840      	ldr	r0, [pc, #256]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 8003102:	f003 fa77 	bl	80065f4 <HAL_DMA_Init>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 800310c:	f7fe ff32 	bl	8001f74 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	4a3c      	ldr	r2, [pc, #240]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 8003114:	671a      	str	r2, [r3, #112]	@ 0x70
 8003116:	4a3b      	ldr	r2, [pc, #236]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a39      	ldr	r2, [pc, #228]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 8003120:	66da      	str	r2, [r3, #108]	@ 0x6c
 8003122:	4a38      	ldr	r2, [pc, #224]	@ (8003204 <HAL_SAI_MspInit+0x1a8>)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a37      	ldr	r2, [pc, #220]	@ (800320c <HAL_SAI_MspInit+0x1b0>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d15c      	bne.n	80031ec <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8003132:	4b31      	ldr	r3, [pc, #196]	@ (80031f8 <HAL_SAI_MspInit+0x19c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10b      	bne.n	8003152 <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800313a:	4b30      	ldr	r3, [pc, #192]	@ (80031fc <HAL_SAI_MspInit+0x1a0>)
 800313c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313e:	4a2f      	ldr	r2, [pc, #188]	@ (80031fc <HAL_SAI_MspInit+0x1a0>)
 8003140:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003144:	6453      	str	r3, [r2, #68]	@ 0x44
 8003146:	4b2d      	ldr	r3, [pc, #180]	@ (80031fc <HAL_SAI_MspInit+0x1a0>)
 8003148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800314a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800314e:	60fb      	str	r3, [r7, #12]
 8003150:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8003152:	4b29      	ldr	r3, [pc, #164]	@ (80031f8 <HAL_SAI_MspInit+0x19c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	3301      	adds	r3, #1
 8003158:	4a27      	ldr	r2, [pc, #156]	@ (80031f8 <HAL_SAI_MspInit+0x19c>)
 800315a:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 800315c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003160:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003162:	2302      	movs	r3, #2
 8003164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003166:	2300      	movs	r3, #0
 8003168:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800316a:	2300      	movs	r3, #0
 800316c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800316e:	230a      	movs	r3, #10
 8003170:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8003172:	f107 0314 	add.w	r3, r7, #20
 8003176:	4619      	mov	r1, r3
 8003178:	4825      	ldr	r0, [pc, #148]	@ (8003210 <HAL_SAI_MspInit+0x1b4>)
 800317a:	f004 fb57 	bl	800782c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 800317e:	4b25      	ldr	r3, [pc, #148]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 8003180:	4a25      	ldr	r2, [pc, #148]	@ (8003218 <HAL_SAI_MspInit+0x1bc>)
 8003182:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8003184:	4b23      	ldr	r3, [pc, #140]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 8003186:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800318a:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800318c:	4b21      	ldr	r3, [pc, #132]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 800318e:	2200      	movs	r2, #0
 8003190:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8003192:	4b20      	ldr	r3, [pc, #128]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 8003194:	2200      	movs	r2, #0
 8003196:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8003198:	4b1e      	ldr	r3, [pc, #120]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 800319a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800319e:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80031a0:	4b1c      	ldr	r3, [pc, #112]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 80031a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80031a6:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80031a8:	4b1a      	ldr	r3, [pc, #104]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 80031aa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031ae:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 80031b0:	4b18      	ldr	r3, [pc, #96]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 80031b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80031b6:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 80031b8:	4b16      	ldr	r3, [pc, #88]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031be:	4b15      	ldr	r3, [pc, #84]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 80031c4:	4813      	ldr	r0, [pc, #76]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 80031c6:	f003 fa15 	bl	80065f4 <HAL_DMA_Init>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 80031d0:	f7fe fed0 	bl	8001f74 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 80031d8:	671a      	str	r2, [r3, #112]	@ 0x70
 80031da:	4a0e      	ldr	r2, [pc, #56]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a0c      	ldr	r2, [pc, #48]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 80031e4:	66da      	str	r2, [r3, #108]	@ 0x6c
 80031e6:	4a0b      	ldr	r2, [pc, #44]	@ (8003214 <HAL_SAI_MspInit+0x1b8>)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 80031ec:	bf00      	nop
 80031ee:	3728      	adds	r7, #40	@ 0x28
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	40015c04 	.word	0x40015c04
 80031f8:	200147a8 	.word	0x200147a8
 80031fc:	40023800 	.word	0x40023800
 8003200:	40022000 	.word	0x40022000
 8003204:	20012b10 	.word	0x20012b10
 8003208:	40026470 	.word	0x40026470
 800320c:	40015c24 	.word	0x40015c24
 8003210:	40021800 	.word	0x40021800
 8003214:	20012b70 	.word	0x20012b70
 8003218:	400264a0 	.word	0x400264a0

0800321c <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a23      	ldr	r2, [pc, #140]	@ (80032b8 <HAL_SAI_MspDeInit+0x9c>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d11c      	bne.n	8003268 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 800322e:	4b23      	ldr	r3, [pc, #140]	@ (80032bc <HAL_SAI_MspDeInit+0xa0>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	3b01      	subs	r3, #1
 8003234:	4a21      	ldr	r2, [pc, #132]	@ (80032bc <HAL_SAI_MspDeInit+0xa0>)
 8003236:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 8003238:	4b20      	ldr	r3, [pc, #128]	@ (80032bc <HAL_SAI_MspDeInit+0xa0>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d105      	bne.n	800324c <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 8003240:	4b1f      	ldr	r3, [pc, #124]	@ (80032c0 <HAL_SAI_MspDeInit+0xa4>)
 8003242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003244:	4a1e      	ldr	r2, [pc, #120]	@ (80032c0 <HAL_SAI_MspDeInit+0xa4>)
 8003246:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800324a:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 800324c:	21f0      	movs	r1, #240	@ 0xf0
 800324e:	481d      	ldr	r0, [pc, #116]	@ (80032c4 <HAL_SAI_MspDeInit+0xa8>)
 8003250:	f004 fc98 	bl	8007b84 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003258:	4618      	mov	r0, r3
 800325a:	f003 fa79 	bl	8006750 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003262:	4618      	mov	r0, r3
 8003264:	f003 fa74 	bl	8006750 <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a16      	ldr	r2, [pc, #88]	@ (80032c8 <HAL_SAI_MspDeInit+0xac>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d11d      	bne.n	80032ae <HAL_SAI_MspDeInit+0x92>
    {
    SAI2_client --;
 8003272:	4b12      	ldr	r3, [pc, #72]	@ (80032bc <HAL_SAI_MspDeInit+0xa0>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	3b01      	subs	r3, #1
 8003278:	4a10      	ldr	r2, [pc, #64]	@ (80032bc <HAL_SAI_MspDeInit+0xa0>)
 800327a:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 800327c:	4b0f      	ldr	r3, [pc, #60]	@ (80032bc <HAL_SAI_MspDeInit+0xa0>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d105      	bne.n	8003290 <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 8003284:	4b0e      	ldr	r3, [pc, #56]	@ (80032c0 <HAL_SAI_MspDeInit+0xa4>)
 8003286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003288:	4a0d      	ldr	r2, [pc, #52]	@ (80032c0 <HAL_SAI_MspDeInit+0xa4>)
 800328a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800328e:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 8003290:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003294:	480d      	ldr	r0, [pc, #52]	@ (80032cc <HAL_SAI_MspDeInit+0xb0>)
 8003296:	f004 fc75 	bl	8007b84 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329e:	4618      	mov	r0, r3
 80032a0:	f003 fa56 	bl	8006750 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032a8:	4618      	mov	r0, r3
 80032aa:	f003 fa51 	bl	8006750 <HAL_DMA_DeInit>
    }
}
 80032ae:	bf00      	nop
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	40015c04 	.word	0x40015c04
 80032bc:	200147a8 	.word	0x200147a8
 80032c0:	40023800 	.word	0x40023800
 80032c4:	40022000 	.word	0x40022000
 80032c8:	40015c24 	.word	0x40015c24
 80032cc:	40021800 	.word	0x40021800

080032d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b08e      	sub	sp, #56	@ 0x38
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80032d8:	2300      	movs	r3, #0
 80032da:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80032dc:	2300      	movs	r3, #0
 80032de:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80032e0:	4b33      	ldr	r3, [pc, #204]	@ (80033b0 <HAL_InitTick+0xe0>)
 80032e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e4:	4a32      	ldr	r2, [pc, #200]	@ (80033b0 <HAL_InitTick+0xe0>)
 80032e6:	f043 0310 	orr.w	r3, r3, #16
 80032ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80032ec:	4b30      	ldr	r3, [pc, #192]	@ (80033b0 <HAL_InitTick+0xe0>)
 80032ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f0:	f003 0310 	and.w	r3, r3, #16
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80032f8:	f107 0210 	add.w	r2, r7, #16
 80032fc:	f107 0314 	add.w	r3, r7, #20
 8003300:	4611      	mov	r1, r2
 8003302:	4618      	mov	r0, r3
 8003304:	f008 fdac 	bl	800be60 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003308:	6a3b      	ldr	r3, [r7, #32]
 800330a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800330c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800330e:	2b00      	cmp	r3, #0
 8003310:	d103      	bne.n	800331a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003312:	f008 fd7d 	bl	800be10 <HAL_RCC_GetPCLK1Freq>
 8003316:	6378      	str	r0, [r7, #52]	@ 0x34
 8003318:	e004      	b.n	8003324 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800331a:	f008 fd79 	bl	800be10 <HAL_RCC_GetPCLK1Freq>
 800331e:	4603      	mov	r3, r0
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003326:	4a23      	ldr	r2, [pc, #140]	@ (80033b4 <HAL_InitTick+0xe4>)
 8003328:	fba2 2303 	umull	r2, r3, r2, r3
 800332c:	0c9b      	lsrs	r3, r3, #18
 800332e:	3b01      	subs	r3, #1
 8003330:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003332:	4b21      	ldr	r3, [pc, #132]	@ (80033b8 <HAL_InitTick+0xe8>)
 8003334:	4a21      	ldr	r2, [pc, #132]	@ (80033bc <HAL_InitTick+0xec>)
 8003336:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003338:	4b1f      	ldr	r3, [pc, #124]	@ (80033b8 <HAL_InitTick+0xe8>)
 800333a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800333e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003340:	4a1d      	ldr	r2, [pc, #116]	@ (80033b8 <HAL_InitTick+0xe8>)
 8003342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003344:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003346:	4b1c      	ldr	r3, [pc, #112]	@ (80033b8 <HAL_InitTick+0xe8>)
 8003348:	2200      	movs	r2, #0
 800334a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800334c:	4b1a      	ldr	r3, [pc, #104]	@ (80033b8 <HAL_InitTick+0xe8>)
 800334e:	2200      	movs	r2, #0
 8003350:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003352:	4b19      	ldr	r3, [pc, #100]	@ (80033b8 <HAL_InitTick+0xe8>)
 8003354:	2200      	movs	r2, #0
 8003356:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003358:	4817      	ldr	r0, [pc, #92]	@ (80033b8 <HAL_InitTick+0xe8>)
 800335a:	f00b ff72 	bl	800f242 <HAL_TIM_Base_Init>
 800335e:	4603      	mov	r3, r0
 8003360:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003364:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003368:	2b00      	cmp	r3, #0
 800336a:	d11b      	bne.n	80033a4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800336c:	4812      	ldr	r0, [pc, #72]	@ (80033b8 <HAL_InitTick+0xe8>)
 800336e:	f00b ffbf 	bl	800f2f0 <HAL_TIM_Base_Start_IT>
 8003372:	4603      	mov	r3, r0
 8003374:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003378:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800337c:	2b00      	cmp	r3, #0
 800337e:	d111      	bne.n	80033a4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003380:	2036      	movs	r0, #54	@ 0x36
 8003382:	f002 ff45 	bl	8006210 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b0f      	cmp	r3, #15
 800338a:	d808      	bhi.n	800339e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800338c:	2200      	movs	r2, #0
 800338e:	6879      	ldr	r1, [r7, #4]
 8003390:	2036      	movs	r0, #54	@ 0x36
 8003392:	f002 ff21 	bl	80061d8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003396:	4a0a      	ldr	r2, [pc, #40]	@ (80033c0 <HAL_InitTick+0xf0>)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6013      	str	r3, [r2, #0]
 800339c:	e002      	b.n	80033a4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80033a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3738      	adds	r7, #56	@ 0x38
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40023800 	.word	0x40023800
 80033b4:	431bde83 	.word	0x431bde83
 80033b8:	200147ac 	.word	0x200147ac
 80033bc:	40001000 	.word	0x40001000
 80033c0:	20012038 	.word	0x20012038

080033c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80033c8:	bf00      	nop
 80033ca:	e7fd      	b.n	80033c8 <NMI_Handler+0x4>

080033cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033d0:	bf00      	nop
 80033d2:	e7fd      	b.n	80033d0 <HardFault_Handler+0x4>

080033d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033d8:	bf00      	nop
 80033da:	e7fd      	b.n	80033d8 <MemManage_Handler+0x4>

080033dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033e0:	bf00      	nop
 80033e2:	e7fd      	b.n	80033e0 <BusFault_Handler+0x4>

080033e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033e8:	bf00      	nop
 80033ea:	e7fd      	b.n	80033e8 <UsageFault_Handler+0x4>

080033ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033f0:	bf00      	nop
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
	...

080033fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003400:	4802      	ldr	r0, [pc, #8]	@ (800340c <TIM6_DAC_IRQHandler+0x10>)
 8003402:	f00c f844 	bl	800f48e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003406:	bf00      	nop
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	200147ac 	.word	0x200147ac

08003410 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8003414:	4802      	ldr	r0, [pc, #8]	@ (8003420 <DMA2_Stream4_IRQHandler+0x10>)
 8003416:	f003 fa59 	bl	80068cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800341a:	bf00      	nop
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	20012b10 	.word	0x20012b10

08003424 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8003428:	4802      	ldr	r0, [pc, #8]	@ (8003434 <OTG_FS_IRQHandler+0x10>)
 800342a:	f004 ffa5 	bl	8008378 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	2001d034 	.word	0x2001d034

08003438 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 800343c:	4802      	ldr	r0, [pc, #8]	@ (8003448 <DMA2_Stream6_IRQHandler+0x10>)
 800343e:	f003 fa45 	bl	80068cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003442:	bf00      	nop
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	20012b70 	.word	0x20012b70

0800344c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8003450:	4802      	ldr	r0, [pc, #8]	@ (800345c <LTDC_IRQHandler+0x10>)
 8003452:	f007 fce3 	bl	800ae1c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8003456:	bf00      	nop
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	200128f4 	.word	0x200128f4

08003460 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003464:	4802      	ldr	r0, [pc, #8]	@ (8003470 <DMA2D_IRQHandler+0x10>)
 8003466:	f003 fcf1 	bl	8006e4c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800346a:	bf00      	nop
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	2001275c 	.word	0x2001275c

08003474 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b086      	sub	sp, #24
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800347c:	4a14      	ldr	r2, [pc, #80]	@ (80034d0 <_sbrk+0x5c>)
 800347e:	4b15      	ldr	r3, [pc, #84]	@ (80034d4 <_sbrk+0x60>)
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003488:	4b13      	ldr	r3, [pc, #76]	@ (80034d8 <_sbrk+0x64>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d102      	bne.n	8003496 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003490:	4b11      	ldr	r3, [pc, #68]	@ (80034d8 <_sbrk+0x64>)
 8003492:	4a12      	ldr	r2, [pc, #72]	@ (80034dc <_sbrk+0x68>)
 8003494:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003496:	4b10      	ldr	r3, [pc, #64]	@ (80034d8 <_sbrk+0x64>)
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4413      	add	r3, r2
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d207      	bcs.n	80034b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80034a4:	f014 ffda 	bl	801845c <__errno>
 80034a8:	4603      	mov	r3, r0
 80034aa:	220c      	movs	r2, #12
 80034ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034b2:	e009      	b.n	80034c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034b4:	4b08      	ldr	r3, [pc, #32]	@ (80034d8 <_sbrk+0x64>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034ba:	4b07      	ldr	r3, [pc, #28]	@ (80034d8 <_sbrk+0x64>)
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4413      	add	r3, r2
 80034c2:	4a05      	ldr	r2, [pc, #20]	@ (80034d8 <_sbrk+0x64>)
 80034c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034c6:	68fb      	ldr	r3, [r7, #12]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3718      	adds	r7, #24
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	20010000 	.word	0x20010000
 80034d4:	00000400 	.word	0x00000400
 80034d8:	200147f8 	.word	0x200147f8
 80034dc:	20000000 	.word	0x20000000

080034e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034e4:	4b06      	ldr	r3, [pc, #24]	@ (8003500 <SystemInit+0x20>)
 80034e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ea:	4a05      	ldr	r2, [pc, #20]	@ (8003500 <SystemInit+0x20>)
 80034ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80034f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80034f4:	bf00      	nop
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	e000ed00 	.word	0xe000ed00

08003504 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003504:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800353c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003508:	f7ff ffea 	bl	80034e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800350c:	480c      	ldr	r0, [pc, #48]	@ (8003540 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800350e:	490d      	ldr	r1, [pc, #52]	@ (8003544 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003510:	4a0d      	ldr	r2, [pc, #52]	@ (8003548 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003512:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003514:	e002      	b.n	800351c <LoopCopyDataInit>

08003516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800351a:	3304      	adds	r3, #4

0800351c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800351c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800351e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003520:	d3f9      	bcc.n	8003516 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003522:	4a0a      	ldr	r2, [pc, #40]	@ (800354c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003524:	4c0a      	ldr	r4, [pc, #40]	@ (8003550 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003528:	e001      	b.n	800352e <LoopFillZerobss>

0800352a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800352a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800352c:	3204      	adds	r2, #4

0800352e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800352e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003530:	d3fb      	bcc.n	800352a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003532:	f014 ff99 	bl	8018468 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003536:	f7fd f977 	bl	8000828 <main>
  bx  lr    
 800353a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800353c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003540:	20012000 	.word	0x20012000
  ldr r1, =_edata
 8003544:	200120b4 	.word	0x200120b4
  ldr r2, =_sidata
 8003548:	0801863c 	.word	0x0801863c
  ldr r2, =_sbss
 800354c:	200121f4 	.word	0x200121f4
  ldr r4, =_ebss
 8003550:	2001d55c 	.word	0x2001d55c

08003554 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003554:	e7fe      	b.n	8003554 <ADC_IRQHandler>
	...

08003558 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b088      	sub	sp, #32
 800355c:	af00      	add	r7, sp, #0
 800355e:	607b      	str	r3, [r7, #4]
 8003560:	4603      	mov	r3, r0
 8003562:	81fb      	strh	r3, [r7, #14]
 8003564:	460b      	mov	r3, r1
 8003566:	81bb      	strh	r3, [r7, #12]
 8003568:	4613      	mov	r3, r2
 800356a:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 800356c:	2300      	movs	r3, #0
 800356e:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8003570:	89bb      	ldrh	r3, [r7, #12]
 8003572:	b2db      	uxtb	r3, r3
 8003574:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8003576:	89bb      	ldrh	r3, [r7, #12]
 8003578:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800357c:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 800357e:	2300      	movs	r3, #0
 8003580:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003582:	f001 fc71 	bl	8004e68 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8003586:	89fb      	ldrh	r3, [r7, #14]
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2203      	movs	r2, #3
 800358c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003590:	4618      	mov	r0, r3
 8003592:	f001 fafb 	bl	8004b8c <CODEC_IO_Write>
 8003596:	4603      	mov	r3, r0
 8003598:	461a      	mov	r2, r3
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	4413      	add	r3, r2
 800359e:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 80035a0:	89fb      	ldrh	r3, [r7, #14]
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	2200      	movs	r2, #0
 80035a6:	f640 0117 	movw	r1, #2071	@ 0x817
 80035aa:	4618      	mov	r0, r3
 80035ac:	f001 faee 	bl	8004b8c <CODEC_IO_Write>
 80035b0:	4603      	mov	r3, r0
 80035b2:	461a      	mov	r2, r3
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	4413      	add	r3, r2
 80035b8:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 80035ba:	89fb      	ldrh	r3, [r7, #14]
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2200      	movs	r2, #0
 80035c0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80035c4:	4618      	mov	r0, r3
 80035c6:	f001 fae1 	bl	8004b8c <CODEC_IO_Write>
 80035ca:	4603      	mov	r3, r0
 80035cc:	461a      	mov	r2, r3
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	4413      	add	r3, r2
 80035d2:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 80035d4:	89fb      	ldrh	r3, [r7, #14]
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	226c      	movs	r2, #108	@ 0x6c
 80035da:	2139      	movs	r1, #57	@ 0x39
 80035dc:	4618      	mov	r0, r3
 80035de:	f001 fad5 	bl	8004b8c <CODEC_IO_Write>
 80035e2:	4603      	mov	r3, r0
 80035e4:	461a      	mov	r2, r3
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	4413      	add	r3, r2
 80035ea:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 80035ec:	8afb      	ldrh	r3, [r7, #22]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00c      	beq.n	800360c <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 80035f2:	89fb      	ldrh	r3, [r7, #14]
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2213      	movs	r2, #19
 80035f8:	2101      	movs	r1, #1
 80035fa:	4618      	mov	r0, r3
 80035fc:	f001 fac6 	bl	8004b8c <CODEC_IO_Write>
 8003600:	4603      	mov	r3, r0
 8003602:	461a      	mov	r2, r3
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	4413      	add	r3, r2
 8003608:	61fb      	str	r3, [r7, #28]
 800360a:	e00b      	b.n	8003624 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 800360c:	89fb      	ldrh	r3, [r7, #14]
 800360e:	b2db      	uxtb	r3, r3
 8003610:	2203      	movs	r2, #3
 8003612:	2101      	movs	r1, #1
 8003614:	4618      	mov	r0, r3
 8003616:	f001 fab9 	bl	8004b8c <CODEC_IO_Write>
 800361a:	4603      	mov	r3, r0
 800361c:	461a      	mov	r2, r3
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	4413      	add	r3, r2
 8003622:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 8003624:	2032      	movs	r0, #50	@ 0x32
 8003626:	f001 fc87 	bl	8004f38 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 800362a:	8b3b      	ldrh	r3, [r7, #24]
 800362c:	2b00      	cmp	r3, #0
 800362e:	f000 815f 	beq.w	80038f0 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 8003632:	4bae      	ldr	r3, [pc, #696]	@ (80038ec <wm8994_Init+0x394>)
 8003634:	2201      	movs	r2, #1
 8003636:	601a      	str	r2, [r3, #0]

    switch (output_device)
 8003638:	8b3b      	ldrh	r3, [r7, #24]
 800363a:	2b03      	cmp	r3, #3
 800363c:	f000 808c 	beq.w	8003758 <wm8994_Init+0x200>
 8003640:	2b03      	cmp	r3, #3
 8003642:	f300 8111 	bgt.w	8003868 <wm8994_Init+0x310>
 8003646:	2b01      	cmp	r3, #1
 8003648:	d002      	beq.n	8003650 <wm8994_Init+0xf8>
 800364a:	2b02      	cmp	r3, #2
 800364c:	d042      	beq.n	80036d4 <wm8994_Init+0x17c>
 800364e:	e10b      	b.n	8003868 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8003650:	89fb      	ldrh	r3, [r7, #14]
 8003652:	b2db      	uxtb	r3, r3
 8003654:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8003658:	2105      	movs	r1, #5
 800365a:	4618      	mov	r0, r3
 800365c:	f001 fa96 	bl	8004b8c <CODEC_IO_Write>
 8003660:	4603      	mov	r3, r0
 8003662:	461a      	mov	r2, r3
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	4413      	add	r3, r2
 8003668:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 800366a:	89fb      	ldrh	r3, [r7, #14]
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2200      	movs	r2, #0
 8003670:	f240 6101 	movw	r1, #1537	@ 0x601
 8003674:	4618      	mov	r0, r3
 8003676:	f001 fa89 	bl	8004b8c <CODEC_IO_Write>
 800367a:	4603      	mov	r3, r0
 800367c:	461a      	mov	r2, r3
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	4413      	add	r3, r2
 8003682:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003684:	89fb      	ldrh	r3, [r7, #14]
 8003686:	b2db      	uxtb	r3, r3
 8003688:	2200      	movs	r2, #0
 800368a:	f240 6102 	movw	r1, #1538	@ 0x602
 800368e:	4618      	mov	r0, r3
 8003690:	f001 fa7c 	bl	8004b8c <CODEC_IO_Write>
 8003694:	4603      	mov	r3, r0
 8003696:	461a      	mov	r2, r3
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	4413      	add	r3, r2
 800369c:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800369e:	89fb      	ldrh	r3, [r7, #14]
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2202      	movs	r2, #2
 80036a4:	f240 6104 	movw	r1, #1540	@ 0x604
 80036a8:	4618      	mov	r0, r3
 80036aa:	f001 fa6f 	bl	8004b8c <CODEC_IO_Write>
 80036ae:	4603      	mov	r3, r0
 80036b0:	461a      	mov	r2, r3
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	4413      	add	r3, r2
 80036b6:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80036b8:	89fb      	ldrh	r3, [r7, #14]
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	2202      	movs	r2, #2
 80036be:	f240 6105 	movw	r1, #1541	@ 0x605
 80036c2:	4618      	mov	r0, r3
 80036c4:	f001 fa62 	bl	8004b8c <CODEC_IO_Write>
 80036c8:	4603      	mov	r3, r0
 80036ca:	461a      	mov	r2, r3
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	4413      	add	r3, r2
 80036d0:	61fb      	str	r3, [r7, #28]
      break;
 80036d2:	e110      	b.n	80038f6 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80036d4:	89fb      	ldrh	r3, [r7, #14]
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	f240 3203 	movw	r2, #771	@ 0x303
 80036dc:	2105      	movs	r1, #5
 80036de:	4618      	mov	r0, r3
 80036e0:	f001 fa54 	bl	8004b8c <CODEC_IO_Write>
 80036e4:	4603      	mov	r3, r0
 80036e6:	461a      	mov	r2, r3
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	4413      	add	r3, r2
 80036ec:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80036ee:	89fb      	ldrh	r3, [r7, #14]
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2201      	movs	r2, #1
 80036f4:	f240 6101 	movw	r1, #1537	@ 0x601
 80036f8:	4618      	mov	r0, r3
 80036fa:	f001 fa47 	bl	8004b8c <CODEC_IO_Write>
 80036fe:	4603      	mov	r3, r0
 8003700:	461a      	mov	r2, r3
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	4413      	add	r3, r2
 8003706:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003708:	89fb      	ldrh	r3, [r7, #14]
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2201      	movs	r2, #1
 800370e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003712:	4618      	mov	r0, r3
 8003714:	f001 fa3a 	bl	8004b8c <CODEC_IO_Write>
 8003718:	4603      	mov	r3, r0
 800371a:	461a      	mov	r2, r3
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	4413      	add	r3, r2
 8003720:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003722:	89fb      	ldrh	r3, [r7, #14]
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2200      	movs	r2, #0
 8003728:	f240 6104 	movw	r1, #1540	@ 0x604
 800372c:	4618      	mov	r0, r3
 800372e:	f001 fa2d 	bl	8004b8c <CODEC_IO_Write>
 8003732:	4603      	mov	r3, r0
 8003734:	461a      	mov	r2, r3
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	4413      	add	r3, r2
 800373a:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800373c:	89fb      	ldrh	r3, [r7, #14]
 800373e:	b2db      	uxtb	r3, r3
 8003740:	2200      	movs	r2, #0
 8003742:	f240 6105 	movw	r1, #1541	@ 0x605
 8003746:	4618      	mov	r0, r3
 8003748:	f001 fa20 	bl	8004b8c <CODEC_IO_Write>
 800374c:	4603      	mov	r3, r0
 800374e:	461a      	mov	r2, r3
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	4413      	add	r3, r2
 8003754:	61fb      	str	r3, [r7, #28]
      break;
 8003756:	e0ce      	b.n	80038f6 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003758:	8afb      	ldrh	r3, [r7, #22]
 800375a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800375e:	d141      	bne.n	80037e4 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003760:	89fb      	ldrh	r3, [r7, #14]
 8003762:	b2db      	uxtb	r3, r3
 8003764:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003768:	2105      	movs	r1, #5
 800376a:	4618      	mov	r0, r3
 800376c:	f001 fa0e 	bl	8004b8c <CODEC_IO_Write>
 8003770:	4603      	mov	r3, r0
 8003772:	461a      	mov	r2, r3
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	4413      	add	r3, r2
 8003778:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 800377a:	89fb      	ldrh	r3, [r7, #14]
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2203      	movs	r2, #3
 8003780:	f240 6101 	movw	r1, #1537	@ 0x601
 8003784:	4618      	mov	r0, r3
 8003786:	f001 fa01 	bl	8004b8c <CODEC_IO_Write>
 800378a:	4603      	mov	r3, r0
 800378c:	461a      	mov	r2, r3
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	4413      	add	r3, r2
 8003792:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8003794:	89fb      	ldrh	r3, [r7, #14]
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2203      	movs	r2, #3
 800379a:	f240 6102 	movw	r1, #1538	@ 0x602
 800379e:	4618      	mov	r0, r3
 80037a0:	f001 f9f4 	bl	8004b8c <CODEC_IO_Write>
 80037a4:	4603      	mov	r3, r0
 80037a6:	461a      	mov	r2, r3
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	4413      	add	r3, r2
 80037ac:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 80037ae:	89fb      	ldrh	r3, [r7, #14]
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2203      	movs	r2, #3
 80037b4:	f240 6104 	movw	r1, #1540	@ 0x604
 80037b8:	4618      	mov	r0, r3
 80037ba:	f001 f9e7 	bl	8004b8c <CODEC_IO_Write>
 80037be:	4603      	mov	r3, r0
 80037c0:	461a      	mov	r2, r3
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	4413      	add	r3, r2
 80037c6:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 80037c8:	89fb      	ldrh	r3, [r7, #14]
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2203      	movs	r2, #3
 80037ce:	f240 6105 	movw	r1, #1541	@ 0x605
 80037d2:	4618      	mov	r0, r3
 80037d4:	f001 f9da 	bl	8004b8c <CODEC_IO_Write>
 80037d8:	4603      	mov	r3, r0
 80037da:	461a      	mov	r2, r3
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	4413      	add	r3, r2
 80037e0:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 80037e2:	e088      	b.n	80038f6 <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80037e4:	89fb      	ldrh	r3, [r7, #14]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80037ec:	2105      	movs	r1, #5
 80037ee:	4618      	mov	r0, r3
 80037f0:	f001 f9cc 	bl	8004b8c <CODEC_IO_Write>
 80037f4:	4603      	mov	r3, r0
 80037f6:	461a      	mov	r2, r3
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	4413      	add	r3, r2
 80037fc:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80037fe:	89fb      	ldrh	r3, [r7, #14]
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2201      	movs	r2, #1
 8003804:	f240 6101 	movw	r1, #1537	@ 0x601
 8003808:	4618      	mov	r0, r3
 800380a:	f001 f9bf 	bl	8004b8c <CODEC_IO_Write>
 800380e:	4603      	mov	r3, r0
 8003810:	461a      	mov	r2, r3
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	4413      	add	r3, r2
 8003816:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003818:	89fb      	ldrh	r3, [r7, #14]
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2201      	movs	r2, #1
 800381e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003822:	4618      	mov	r0, r3
 8003824:	f001 f9b2 	bl	8004b8c <CODEC_IO_Write>
 8003828:	4603      	mov	r3, r0
 800382a:	461a      	mov	r2, r3
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	4413      	add	r3, r2
 8003830:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003832:	89fb      	ldrh	r3, [r7, #14]
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2202      	movs	r2, #2
 8003838:	f240 6104 	movw	r1, #1540	@ 0x604
 800383c:	4618      	mov	r0, r3
 800383e:	f001 f9a5 	bl	8004b8c <CODEC_IO_Write>
 8003842:	4603      	mov	r3, r0
 8003844:	461a      	mov	r2, r3
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	4413      	add	r3, r2
 800384a:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 800384c:	89fb      	ldrh	r3, [r7, #14]
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2202      	movs	r2, #2
 8003852:	f240 6105 	movw	r1, #1541	@ 0x605
 8003856:	4618      	mov	r0, r3
 8003858:	f001 f998 	bl	8004b8c <CODEC_IO_Write>
 800385c:	4603      	mov	r3, r0
 800385e:	461a      	mov	r2, r3
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	4413      	add	r3, r2
 8003864:	61fb      	str	r3, [r7, #28]
      break;
 8003866:	e046      	b.n	80038f6 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003868:	89fb      	ldrh	r3, [r7, #14]
 800386a:	b2db      	uxtb	r3, r3
 800386c:	f240 3203 	movw	r2, #771	@ 0x303
 8003870:	2105      	movs	r1, #5
 8003872:	4618      	mov	r0, r3
 8003874:	f001 f98a 	bl	8004b8c <CODEC_IO_Write>
 8003878:	4603      	mov	r3, r0
 800387a:	461a      	mov	r2, r3
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	4413      	add	r3, r2
 8003880:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003882:	89fb      	ldrh	r3, [r7, #14]
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2201      	movs	r2, #1
 8003888:	f240 6101 	movw	r1, #1537	@ 0x601
 800388c:	4618      	mov	r0, r3
 800388e:	f001 f97d 	bl	8004b8c <CODEC_IO_Write>
 8003892:	4603      	mov	r3, r0
 8003894:	461a      	mov	r2, r3
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	4413      	add	r3, r2
 800389a:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800389c:	89fb      	ldrh	r3, [r7, #14]
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2201      	movs	r2, #1
 80038a2:	f240 6102 	movw	r1, #1538	@ 0x602
 80038a6:	4618      	mov	r0, r3
 80038a8:	f001 f970 	bl	8004b8c <CODEC_IO_Write>
 80038ac:	4603      	mov	r3, r0
 80038ae:	461a      	mov	r2, r3
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	4413      	add	r3, r2
 80038b4:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80038b6:	89fb      	ldrh	r3, [r7, #14]
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2200      	movs	r2, #0
 80038bc:	f240 6104 	movw	r1, #1540	@ 0x604
 80038c0:	4618      	mov	r0, r3
 80038c2:	f001 f963 	bl	8004b8c <CODEC_IO_Write>
 80038c6:	4603      	mov	r3, r0
 80038c8:	461a      	mov	r2, r3
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	4413      	add	r3, r2
 80038ce:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80038d0:	89fb      	ldrh	r3, [r7, #14]
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2200      	movs	r2, #0
 80038d6:	f240 6105 	movw	r1, #1541	@ 0x605
 80038da:	4618      	mov	r0, r3
 80038dc:	f001 f956 	bl	8004b8c <CODEC_IO_Write>
 80038e0:	4603      	mov	r3, r0
 80038e2:	461a      	mov	r2, r3
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	4413      	add	r3, r2
 80038e8:	61fb      	str	r3, [r7, #28]
      break;
 80038ea:	e004      	b.n	80038f6 <wm8994_Init+0x39e>
 80038ec:	200147fc 	.word	0x200147fc
    }
  }
  else
  {
    outputEnabled = 0;
 80038f0:	4b99      	ldr	r3, [pc, #612]	@ (8003b58 <wm8994_Init+0x600>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 80038f6:	8afb      	ldrh	r3, [r7, #22]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f000 81ab 	beq.w	8003c54 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 80038fe:	4b97      	ldr	r3, [pc, #604]	@ (8003b5c <wm8994_Init+0x604>)
 8003900:	2201      	movs	r2, #1
 8003902:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8003904:	8afb      	ldrh	r3, [r7, #22]
 8003906:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800390a:	f000 8129 	beq.w	8003b60 <wm8994_Init+0x608>
 800390e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003912:	f300 819b 	bgt.w	8003c4c <wm8994_Init+0x6f4>
 8003916:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800391a:	d05a      	beq.n	80039d2 <wm8994_Init+0x47a>
 800391c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003920:	f300 8194 	bgt.w	8003c4c <wm8994_Init+0x6f4>
 8003924:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003928:	f000 80c6 	beq.w	8003ab8 <wm8994_Init+0x560>
 800392c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003930:	f040 818c 	bne.w	8003c4c <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 8003934:	89fb      	ldrh	r3, [r7, #14]
 8003936:	b2db      	uxtb	r3, r3
 8003938:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 800393c:	2104      	movs	r1, #4
 800393e:	4618      	mov	r0, r3
 8003940:	f001 f924 	bl	8004b8c <CODEC_IO_Write>
 8003944:	4603      	mov	r3, r0
 8003946:	461a      	mov	r2, r3
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	4413      	add	r3, r2
 800394c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800394e:	89fb      	ldrh	r3, [r7, #14]
 8003950:	b2db      	uxtb	r3, r3
 8003952:	22db      	movs	r2, #219	@ 0xdb
 8003954:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003958:	4618      	mov	r0, r3
 800395a:	f001 f917 	bl	8004b8c <CODEC_IO_Write>
 800395e:	4603      	mov	r3, r0
 8003960:	461a      	mov	r2, r3
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	4413      	add	r3, r2
 8003966:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 8003968:	89fb      	ldrh	r3, [r7, #14]
 800396a:	b2db      	uxtb	r3, r3
 800396c:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8003970:	2102      	movs	r1, #2
 8003972:	4618      	mov	r0, r3
 8003974:	f001 f90a 	bl	8004b8c <CODEC_IO_Write>
 8003978:	4603      	mov	r3, r0
 800397a:	461a      	mov	r2, r3
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	4413      	add	r3, r2
 8003980:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003982:	89fb      	ldrh	r3, [r7, #14]
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2202      	movs	r2, #2
 8003988:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800398c:	4618      	mov	r0, r3
 800398e:	f001 f8fd 	bl	8004b8c <CODEC_IO_Write>
 8003992:	4603      	mov	r3, r0
 8003994:	461a      	mov	r2, r3
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	4413      	add	r3, r2
 800399a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 800399c:	89fb      	ldrh	r3, [r7, #14]
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	2202      	movs	r2, #2
 80039a2:	f240 6109 	movw	r1, #1545	@ 0x609
 80039a6:	4618      	mov	r0, r3
 80039a8:	f001 f8f0 	bl	8004b8c <CODEC_IO_Write>
 80039ac:	4603      	mov	r3, r0
 80039ae:	461a      	mov	r2, r3
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	4413      	add	r3, r2
 80039b4:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 80039b6:	89fb      	ldrh	r3, [r7, #14]
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	220e      	movs	r2, #14
 80039bc:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80039c0:	4618      	mov	r0, r3
 80039c2:	f001 f8e3 	bl	8004b8c <CODEC_IO_Write>
 80039c6:	4603      	mov	r3, r0
 80039c8:	461a      	mov	r2, r3
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	4413      	add	r3, r2
 80039ce:	61fb      	str	r3, [r7, #28]
      break;
 80039d0:	e143      	b.n	8003c5a <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 80039d2:	89fb      	ldrh	r3, [r7, #14]
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2211      	movs	r2, #17
 80039d8:	2128      	movs	r1, #40	@ 0x28
 80039da:	4618      	mov	r0, r3
 80039dc:	f001 f8d6 	bl	8004b8c <CODEC_IO_Write>
 80039e0:	4603      	mov	r3, r0
 80039e2:	461a      	mov	r2, r3
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	4413      	add	r3, r2
 80039e8:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 80039ea:	89fb      	ldrh	r3, [r7, #14]
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	2235      	movs	r2, #53	@ 0x35
 80039f0:	2129      	movs	r1, #41	@ 0x29
 80039f2:	4618      	mov	r0, r3
 80039f4:	f001 f8ca 	bl	8004b8c <CODEC_IO_Write>
 80039f8:	4603      	mov	r3, r0
 80039fa:	461a      	mov	r2, r3
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	4413      	add	r3, r2
 8003a00:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 8003a02:	89fb      	ldrh	r3, [r7, #14]
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2235      	movs	r2, #53	@ 0x35
 8003a08:	212a      	movs	r1, #42	@ 0x2a
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f001 f8be 	bl	8004b8c <CODEC_IO_Write>
 8003a10:	4603      	mov	r3, r0
 8003a12:	461a      	mov	r2, r3
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	4413      	add	r3, r2
 8003a18:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 8003a1a:	89fb      	ldrh	r3, [r7, #14]
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	f240 3203 	movw	r2, #771	@ 0x303
 8003a22:	2104      	movs	r1, #4
 8003a24:	4618      	mov	r0, r3
 8003a26:	f001 f8b1 	bl	8004b8c <CODEC_IO_Write>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	4413      	add	r3, r2
 8003a32:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003a34:	89fb      	ldrh	r3, [r7, #14]
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	22db      	movs	r2, #219	@ 0xdb
 8003a3a:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f001 f8a4 	bl	8004b8c <CODEC_IO_Write>
 8003a44:	4603      	mov	r3, r0
 8003a46:	461a      	mov	r2, r3
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8003a4e:	89fb      	ldrh	r3, [r7, #14]
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003a56:	2102      	movs	r1, #2
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f001 f897 	bl	8004b8c <CODEC_IO_Write>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	461a      	mov	r2, r3
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	4413      	add	r3, r2
 8003a66:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003a68:	89fb      	ldrh	r3, [r7, #14]
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	f240 6106 	movw	r1, #1542	@ 0x606
 8003a72:	4618      	mov	r0, r3
 8003a74:	f001 f88a 	bl	8004b8c <CODEC_IO_Write>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	4413      	add	r3, r2
 8003a80:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003a82:	89fb      	ldrh	r3, [r7, #14]
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	2202      	movs	r2, #2
 8003a88:	f240 6107 	movw	r1, #1543	@ 0x607
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f001 f87d 	bl	8004b8c <CODEC_IO_Write>
 8003a92:	4603      	mov	r3, r0
 8003a94:	461a      	mov	r2, r3
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	4413      	add	r3, r2
 8003a9a:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003a9c:	89fb      	ldrh	r3, [r7, #14]
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	220d      	movs	r2, #13
 8003aa2:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f001 f870 	bl	8004b8c <CODEC_IO_Write>
 8003aac:	4603      	mov	r3, r0
 8003aae:	461a      	mov	r2, r3
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	61fb      	str	r3, [r7, #28]
      break;
 8003ab6:	e0d0      	b.n	8003c5a <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8003ab8:	89fb      	ldrh	r3, [r7, #14]
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 8003ac0:	2104      	movs	r1, #4
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f001 f862 	bl	8004b8c <CODEC_IO_Write>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	461a      	mov	r2, r3
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	4413      	add	r3, r2
 8003ad0:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003ad2:	89fb      	ldrh	r3, [r7, #14]
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	22db      	movs	r2, #219	@ 0xdb
 8003ad8:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003adc:	4618      	mov	r0, r3
 8003ade:	f001 f855 	bl	8004b8c <CODEC_IO_Write>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	4413      	add	r3, r2
 8003aea:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8003aec:	89fb      	ldrh	r3, [r7, #14]
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003af4:	2102      	movs	r1, #2
 8003af6:	4618      	mov	r0, r3
 8003af8:	f001 f848 	bl	8004b8c <CODEC_IO_Write>
 8003afc:	4603      	mov	r3, r0
 8003afe:	461a      	mov	r2, r3
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	4413      	add	r3, r2
 8003b04:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003b06:	89fb      	ldrh	r3, [r7, #14]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f240 6106 	movw	r1, #1542	@ 0x606
 8003b10:	4618      	mov	r0, r3
 8003b12:	f001 f83b 	bl	8004b8c <CODEC_IO_Write>
 8003b16:	4603      	mov	r3, r0
 8003b18:	461a      	mov	r2, r3
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003b20:	89fb      	ldrh	r3, [r7, #14]
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2202      	movs	r2, #2
 8003b26:	f240 6107 	movw	r1, #1543	@ 0x607
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f001 f82e 	bl	8004b8c <CODEC_IO_Write>
 8003b30:	4603      	mov	r3, r0
 8003b32:	461a      	mov	r2, r3
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	4413      	add	r3, r2
 8003b38:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003b3a:	89fb      	ldrh	r3, [r7, #14]
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	220d      	movs	r2, #13
 8003b40:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003b44:	4618      	mov	r0, r3
 8003b46:	f001 f821 	bl	8004b8c <CODEC_IO_Write>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	4413      	add	r3, r2
 8003b52:	61fb      	str	r3, [r7, #28]
      break; 
 8003b54:	e081      	b.n	8003c5a <wm8994_Init+0x702>
 8003b56:	bf00      	nop
 8003b58:	200147fc 	.word	0x200147fc
 8003b5c:	20014800 	.word	0x20014800
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 8003b60:	89fb      	ldrh	r3, [r7, #14]
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8003b68:	2104      	movs	r1, #4
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f001 f80e 	bl	8004b8c <CODEC_IO_Write>
 8003b70:	4603      	mov	r3, r0
 8003b72:	461a      	mov	r2, r3
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	4413      	add	r3, r2
 8003b78:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8003b7a:	89fb      	ldrh	r3, [r7, #14]
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	22db      	movs	r2, #219	@ 0xdb
 8003b80:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003b84:	4618      	mov	r0, r3
 8003b86:	f001 f801 	bl	8004b8c <CODEC_IO_Write>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	4413      	add	r3, r2
 8003b92:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003b94:	89fb      	ldrh	r3, [r7, #14]
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	22db      	movs	r2, #219	@ 0xdb
 8003b9a:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f000 fff4 	bl	8004b8c <CODEC_IO_Write>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	4413      	add	r3, r2
 8003bac:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 8003bae:	89fb      	ldrh	r3, [r7, #14]
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 8003bb6:	2102      	movs	r1, #2
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f000 ffe7 	bl	8004b8c <CODEC_IO_Write>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	4413      	add	r3, r2
 8003bc6:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8003bc8:	89fb      	ldrh	r3, [r7, #14]
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2202      	movs	r2, #2
 8003bce:	f240 6106 	movw	r1, #1542	@ 0x606
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f000 ffda 	bl	8004b8c <CODEC_IO_Write>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	461a      	mov	r2, r3
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	4413      	add	r3, r2
 8003be0:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003be2:	89fb      	ldrh	r3, [r7, #14]
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	2202      	movs	r2, #2
 8003be8:	f240 6107 	movw	r1, #1543	@ 0x607
 8003bec:	4618      	mov	r0, r3
 8003bee:	f000 ffcd 	bl	8004b8c <CODEC_IO_Write>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003bfc:	89fb      	ldrh	r3, [r7, #14]
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	2202      	movs	r2, #2
 8003c02:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 ffc0 	bl	8004b8c <CODEC_IO_Write>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	461a      	mov	r2, r3
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	4413      	add	r3, r2
 8003c14:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8003c16:	89fb      	ldrh	r3, [r7, #14]
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f240 6109 	movw	r1, #1545	@ 0x609
 8003c20:	4618      	mov	r0, r3
 8003c22:	f000 ffb3 	bl	8004b8c <CODEC_IO_Write>
 8003c26:	4603      	mov	r3, r0
 8003c28:	461a      	mov	r2, r3
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003c30:	89fb      	ldrh	r3, [r7, #14]
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	220d      	movs	r2, #13
 8003c36:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f000 ffa6 	bl	8004b8c <CODEC_IO_Write>
 8003c40:	4603      	mov	r3, r0
 8003c42:	461a      	mov	r2, r3
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	4413      	add	r3, r2
 8003c48:	61fb      	str	r3, [r7, #28]
      break;    
 8003c4a:	e006      	b.n	8003c5a <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	61fb      	str	r3, [r7, #28]
      break;
 8003c52:	e002      	b.n	8003c5a <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 8003c54:	4ba4      	ldr	r3, [pc, #656]	@ (8003ee8 <wm8994_Init+0x990>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4aa3      	ldr	r2, [pc, #652]	@ (8003eec <wm8994_Init+0x994>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d079      	beq.n	8003d56 <wm8994_Init+0x7fe>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4aa1      	ldr	r2, [pc, #644]	@ (8003eec <wm8994_Init+0x994>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	f200 80ad 	bhi.w	8003dc6 <wm8994_Init+0x86e>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d061      	beq.n	8003d3a <wm8994_Init+0x7e2>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	f200 80a2 	bhi.w	8003dc6 <wm8994_Init+0x86e>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	f000 808e 	beq.w	8003daa <wm8994_Init+0x852>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003c94:	4293      	cmp	r3, r2
 8003c96:	f200 8096 	bhi.w	8003dc6 <wm8994_Init+0x86e>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003ca0:	d03d      	beq.n	8003d1e <wm8994_Init+0x7c6>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003ca8:	f200 808d 	bhi.w	8003dc6 <wm8994_Init+0x86e>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d06b      	beq.n	8003d8e <wm8994_Init+0x836>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	f200 8082 	bhi.w	8003dc6 <wm8994_Init+0x86e>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003cc8:	d01b      	beq.n	8003d02 <wm8994_Init+0x7aa>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003cd0:	d879      	bhi.n	8003dc6 <wm8994_Init+0x86e>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003cd8:	d005      	beq.n	8003ce6 <wm8994_Init+0x78e>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d046      	beq.n	8003d72 <wm8994_Init+0x81a>
 8003ce4:	e06f      	b.n	8003dc6 <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8003ce6:	89fb      	ldrh	r3, [r7, #14]
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2203      	movs	r2, #3
 8003cec:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f000 ff4b 	bl	8004b8c <CODEC_IO_Write>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	4413      	add	r3, r2
 8003cfe:	61fb      	str	r3, [r7, #28]
    break;
 8003d00:	e06f      	b.n	8003de2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8003d02:	89fb      	ldrh	r3, [r7, #14]
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2233      	movs	r2, #51	@ 0x33
 8003d08:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f000 ff3d 	bl	8004b8c <CODEC_IO_Write>
 8003d12:	4603      	mov	r3, r0
 8003d14:	461a      	mov	r2, r3
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	4413      	add	r3, r2
 8003d1a:	61fb      	str	r3, [r7, #28]
    break;
 8003d1c:	e061      	b.n	8003de2 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8003d1e:	89fb      	ldrh	r3, [r7, #14]
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2263      	movs	r2, #99	@ 0x63
 8003d24:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f000 ff2f 	bl	8004b8c <CODEC_IO_Write>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	461a      	mov	r2, r3
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	4413      	add	r3, r2
 8003d36:	61fb      	str	r3, [r7, #28]
    break;
 8003d38:	e053      	b.n	8003de2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003d3a:	89fb      	ldrh	r3, [r7, #14]
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2283      	movs	r2, #131	@ 0x83
 8003d40:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d44:	4618      	mov	r0, r3
 8003d46:	f000 ff21 	bl	8004b8c <CODEC_IO_Write>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	4413      	add	r3, r2
 8003d52:	61fb      	str	r3, [r7, #28]
    break;
 8003d54:	e045      	b.n	8003de2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8003d56:	89fb      	ldrh	r3, [r7, #14]
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	22a3      	movs	r2, #163	@ 0xa3
 8003d5c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d60:	4618      	mov	r0, r3
 8003d62:	f000 ff13 	bl	8004b8c <CODEC_IO_Write>
 8003d66:	4603      	mov	r3, r0
 8003d68:	461a      	mov	r2, r3
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	4413      	add	r3, r2
 8003d6e:	61fb      	str	r3, [r7, #28]
    break;
 8003d70:	e037      	b.n	8003de2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8003d72:	89fb      	ldrh	r3, [r7, #14]
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	2213      	movs	r2, #19
 8003d78:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 ff05 	bl	8004b8c <CODEC_IO_Write>
 8003d82:	4603      	mov	r3, r0
 8003d84:	461a      	mov	r2, r3
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	4413      	add	r3, r2
 8003d8a:	61fb      	str	r3, [r7, #28]
    break;
 8003d8c:	e029      	b.n	8003de2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8003d8e:	89fb      	ldrh	r3, [r7, #14]
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2243      	movs	r2, #67	@ 0x43
 8003d94:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 fef7 	bl	8004b8c <CODEC_IO_Write>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	461a      	mov	r2, r3
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	4413      	add	r3, r2
 8003da6:	61fb      	str	r3, [r7, #28]
    break;
 8003da8:	e01b      	b.n	8003de2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003daa:	89fb      	ldrh	r3, [r7, #14]
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2273      	movs	r2, #115	@ 0x73
 8003db0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003db4:	4618      	mov	r0, r3
 8003db6:	f000 fee9 	bl	8004b8c <CODEC_IO_Write>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	61fb      	str	r3, [r7, #28]
    break; 
 8003dc4:	e00d      	b.n	8003de2 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003dc6:	89fb      	ldrh	r3, [r7, #14]
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2283      	movs	r2, #131	@ 0x83
 8003dcc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f000 fedb 	bl	8004b8c <CODEC_IO_Write>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	461a      	mov	r2, r3
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	4413      	add	r3, r2
 8003dde:	61fb      	str	r3, [r7, #28]
    break; 
 8003de0:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003de2:	8afb      	ldrh	r3, [r7, #22]
 8003de4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003de8:	d10e      	bne.n	8003e08 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8003dea:	89fb      	ldrh	r3, [r7, #14]
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	f244 0218 	movw	r2, #16408	@ 0x4018
 8003df2:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003df6:	4618      	mov	r0, r3
 8003df8:	f000 fec8 	bl	8004b8c <CODEC_IO_Write>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	461a      	mov	r2, r3
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	4413      	add	r3, r2
 8003e04:	61fb      	str	r3, [r7, #28]
 8003e06:	e00d      	b.n	8003e24 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8003e08:	89fb      	ldrh	r3, [r7, #14]
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	f244 0210 	movw	r2, #16400	@ 0x4010
 8003e10:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003e14:	4618      	mov	r0, r3
 8003e16:	f000 feb9 	bl	8004b8c <CODEC_IO_Write>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	4413      	add	r3, r2
 8003e22:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8003e24:	89fb      	ldrh	r3, [r7, #14]
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f240 3102 	movw	r1, #770	@ 0x302
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f000 feac 	bl	8004b8c <CODEC_IO_Write>
 8003e34:	4603      	mov	r3, r0
 8003e36:	461a      	mov	r2, r3
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8003e3e:	89fb      	ldrh	r3, [r7, #14]
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	220a      	movs	r2, #10
 8003e44:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f000 fe9f 	bl	8004b8c <CODEC_IO_Write>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	461a      	mov	r2, r3
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	4413      	add	r3, r2
 8003e56:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8003e58:	89fb      	ldrh	r3, [r7, #14]
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 fe92 	bl	8004b8c <CODEC_IO_Write>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	4413      	add	r3, r2
 8003e70:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8003e72:	8b3b      	ldrh	r3, [r7, #24]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f000 817b 	beq.w	8004170 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8003e7a:	8b3b      	ldrh	r3, [r7, #24]
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d157      	bne.n	8003f30 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8003e80:	89fb      	ldrh	r3, [r7, #14]
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e88:	212d      	movs	r1, #45	@ 0x2d
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f000 fe7e 	bl	8004b8c <CODEC_IO_Write>
 8003e90:	4603      	mov	r3, r0
 8003e92:	461a      	mov	r2, r3
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	4413      	add	r3, r2
 8003e98:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8003e9a:	89fb      	ldrh	r3, [r7, #14]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ea2:	212e      	movs	r1, #46	@ 0x2e
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f000 fe71 	bl	8004b8c <CODEC_IO_Write>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	461a      	mov	r2, r3
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8003eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8003ef0 <wm8994_Init+0x998>)
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d01b      	beq.n	8003ef4 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8003ebc:	89fb      	ldrh	r3, [r7, #14]
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8003ec4:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f000 fe5f 	bl	8004b8c <CODEC_IO_Write>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8003ed8:	4b05      	ldr	r3, [pc, #20]	@ (8003ef0 <wm8994_Init+0x998>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8003ede:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003ee2:	f001 f829 	bl	8004f38 <AUDIO_IO_Delay>
 8003ee6:	e016      	b.n	8003f16 <wm8994_Init+0x9be>
 8003ee8:	20014800 	.word	0x20014800
 8003eec:	00017700 	.word	0x00017700
 8003ef0:	20012034 	.word	0x20012034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8003ef4:	89fb      	ldrh	r3, [r7, #14]
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	f248 1208 	movw	r2, #33032	@ 0x8108
 8003efc:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003f00:	4618      	mov	r0, r3
 8003f02:	f000 fe43 	bl	8004b8c <CODEC_IO_Write>
 8003f06:	4603      	mov	r3, r0
 8003f08:	461a      	mov	r2, r3
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	4413      	add	r3, r2
 8003f0e:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8003f10:	2032      	movs	r0, #50	@ 0x32
 8003f12:	f001 f811 	bl	8004f38 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8003f16:	89fb      	ldrh	r3, [r7, #14]
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003f20:	4618      	mov	r0, r3
 8003f22:	f000 fe33 	bl	8004b8c <CODEC_IO_Write>
 8003f26:	4603      	mov	r3, r0
 8003f28:	461a      	mov	r2, r3
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8003f30:	89fb      	ldrh	r3, [r7, #14]
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003f38:	2103      	movs	r1, #3
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f000 fe26 	bl	8004b8c <CODEC_IO_Write>
 8003f40:	4603      	mov	r3, r0
 8003f42:	461a      	mov	r2, r3
 8003f44:	69fb      	ldr	r3, [r7, #28]
 8003f46:	4413      	add	r3, r2
 8003f48:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8003f4a:	89fb      	ldrh	r3, [r7, #14]
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2200      	movs	r2, #0
 8003f50:	2122      	movs	r1, #34	@ 0x22
 8003f52:	4618      	mov	r0, r3
 8003f54:	f000 fe1a 	bl	8004b8c <CODEC_IO_Write>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	4413      	add	r3, r2
 8003f60:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8003f62:	89fb      	ldrh	r3, [r7, #14]
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2200      	movs	r2, #0
 8003f68:	2123      	movs	r1, #35	@ 0x23
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f000 fe0e 	bl	8004b8c <CODEC_IO_Write>
 8003f70:	4603      	mov	r3, r0
 8003f72:	461a      	mov	r2, r3
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	4413      	add	r3, r2
 8003f78:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8003f7a:	89fb      	ldrh	r3, [r7, #14]
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003f82:	2136      	movs	r1, #54	@ 0x36
 8003f84:	4618      	mov	r0, r3
 8003f86:	f000 fe01 	bl	8004b8c <CODEC_IO_Write>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	4413      	add	r3, r2
 8003f92:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8003f94:	89fb      	ldrh	r3, [r7, #14]
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	f243 0203 	movw	r2, #12291	@ 0x3003
 8003f9c:	2101      	movs	r1, #1
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f000 fdf4 	bl	8004b8c <CODEC_IO_Write>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	4413      	add	r3, r2
 8003fac:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003fae:	8afb      	ldrh	r3, [r7, #22]
 8003fb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fb4:	d10d      	bne.n	8003fd2 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8003fb6:	89fb      	ldrh	r3, [r7, #14]
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	f240 2205 	movw	r2, #517	@ 0x205
 8003fbe:	2151      	movs	r1, #81	@ 0x51
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f000 fde3 	bl	8004b8c <CODEC_IO_Write>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	461a      	mov	r2, r3
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	4413      	add	r3, r2
 8003fce:	61fb      	str	r3, [r7, #28]
 8003fd0:	e00b      	b.n	8003fea <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8003fd2:	89fb      	ldrh	r3, [r7, #14]
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2205      	movs	r2, #5
 8003fd8:	2151      	movs	r1, #81	@ 0x51
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f000 fdd6 	bl	8004b8c <CODEC_IO_Write>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8003fea:	8b7b      	ldrh	r3, [r7, #26]
 8003fec:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8003ff0:	f043 0303 	orr.w	r3, r3, #3
 8003ff4:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003ff6:	89fb      	ldrh	r3, [r7, #14]
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	8b7a      	ldrh	r2, [r7, #26]
 8003ffc:	2101      	movs	r1, #1
 8003ffe:	4618      	mov	r0, r3
 8004000:	f000 fdc4 	bl	8004b8c <CODEC_IO_Write>
 8004004:	4603      	mov	r3, r0
 8004006:	461a      	mov	r2, r3
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	4413      	add	r3, r2
 800400c:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 800400e:	89fb      	ldrh	r3, [r7, #14]
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2222      	movs	r2, #34	@ 0x22
 8004014:	2160      	movs	r1, #96	@ 0x60
 8004016:	4618      	mov	r0, r3
 8004018:	f000 fdb8 	bl	8004b8c <CODEC_IO_Write>
 800401c:	4603      	mov	r3, r0
 800401e:	461a      	mov	r2, r3
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	4413      	add	r3, r2
 8004024:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8004026:	89fb      	ldrh	r3, [r7, #14]
 8004028:	b2db      	uxtb	r3, r3
 800402a:	f649 7225 	movw	r2, #40741	@ 0x9f25
 800402e:	214c      	movs	r1, #76	@ 0x4c
 8004030:	4618      	mov	r0, r3
 8004032:	f000 fdab 	bl	8004b8c <CODEC_IO_Write>
 8004036:	4603      	mov	r3, r0
 8004038:	461a      	mov	r2, r3
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	4413      	add	r3, r2
 800403e:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8004040:	200f      	movs	r0, #15
 8004042:	f000 ff79 	bl	8004f38 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8004046:	89fb      	ldrh	r3, [r7, #14]
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2201      	movs	r2, #1
 800404c:	212d      	movs	r1, #45	@ 0x2d
 800404e:	4618      	mov	r0, r3
 8004050:	f000 fd9c 	bl	8004b8c <CODEC_IO_Write>
 8004054:	4603      	mov	r3, r0
 8004056:	461a      	mov	r2, r3
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	4413      	add	r3, r2
 800405c:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 800405e:	89fb      	ldrh	r3, [r7, #14]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2201      	movs	r2, #1
 8004064:	212e      	movs	r1, #46	@ 0x2e
 8004066:	4618      	mov	r0, r3
 8004068:	f000 fd90 	bl	8004b8c <CODEC_IO_Write>
 800406c:	4603      	mov	r3, r0
 800406e:	461a      	mov	r2, r3
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	4413      	add	r3, r2
 8004074:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8004076:	89fb      	ldrh	r3, [r7, #14]
 8004078:	b2db      	uxtb	r3, r3
 800407a:	f44f 724c 	mov.w	r2, #816	@ 0x330
 800407e:	2103      	movs	r1, #3
 8004080:	4618      	mov	r0, r3
 8004082:	f000 fd83 	bl	8004b8c <CODEC_IO_Write>
 8004086:	4603      	mov	r3, r0
 8004088:	461a      	mov	r2, r3
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	4413      	add	r3, r2
 800408e:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8004090:	89fb      	ldrh	r3, [r7, #14]
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2233      	movs	r2, #51	@ 0x33
 8004096:	2154      	movs	r1, #84	@ 0x54
 8004098:	4618      	mov	r0, r3
 800409a:	f000 fd77 	bl	8004b8c <CODEC_IO_Write>
 800409e:	4603      	mov	r3, r0
 80040a0:	461a      	mov	r2, r3
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	4413      	add	r3, r2
 80040a6:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 80040a8:	f240 1001 	movw	r0, #257	@ 0x101
 80040ac:	f000 ff44 	bl	8004f38 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 80040b0:	89fb      	ldrh	r3, [r7, #14]
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	22ee      	movs	r2, #238	@ 0xee
 80040b6:	2160      	movs	r1, #96	@ 0x60
 80040b8:	4618      	mov	r0, r3
 80040ba:	f000 fd67 	bl	8004b8c <CODEC_IO_Write>
 80040be:	4603      	mov	r3, r0
 80040c0:	461a      	mov	r2, r3
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	4413      	add	r3, r2
 80040c6:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 80040c8:	89fb      	ldrh	r3, [r7, #14]
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	22c0      	movs	r2, #192	@ 0xc0
 80040ce:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 fd5a 	bl	8004b8c <CODEC_IO_Write>
 80040d8:	4603      	mov	r3, r0
 80040da:	461a      	mov	r2, r3
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	4413      	add	r3, r2
 80040e0:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 80040e2:	89fb      	ldrh	r3, [r7, #14]
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	22c0      	movs	r2, #192	@ 0xc0
 80040e8:	f240 6111 	movw	r1, #1553	@ 0x611
 80040ec:	4618      	mov	r0, r3
 80040ee:	f000 fd4d 	bl	8004b8c <CODEC_IO_Write>
 80040f2:	4603      	mov	r3, r0
 80040f4:	461a      	mov	r2, r3
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	4413      	add	r3, r2
 80040fa:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 80040fc:	89fb      	ldrh	r3, [r7, #14]
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2210      	movs	r2, #16
 8004102:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004106:	4618      	mov	r0, r3
 8004108:	f000 fd40 	bl	8004b8c <CODEC_IO_Write>
 800410c:	4603      	mov	r3, r0
 800410e:	461a      	mov	r2, r3
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	4413      	add	r3, r2
 8004114:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8004116:	89fb      	ldrh	r3, [r7, #14]
 8004118:	b2db      	uxtb	r3, r3
 800411a:	22c0      	movs	r2, #192	@ 0xc0
 800411c:	f240 6112 	movw	r1, #1554	@ 0x612
 8004120:	4618      	mov	r0, r3
 8004122:	f000 fd33 	bl	8004b8c <CODEC_IO_Write>
 8004126:	4603      	mov	r3, r0
 8004128:	461a      	mov	r2, r3
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	4413      	add	r3, r2
 800412e:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8004130:	89fb      	ldrh	r3, [r7, #14]
 8004132:	b2db      	uxtb	r3, r3
 8004134:	22c0      	movs	r2, #192	@ 0xc0
 8004136:	f240 6113 	movw	r1, #1555	@ 0x613
 800413a:	4618      	mov	r0, r3
 800413c:	f000 fd26 	bl	8004b8c <CODEC_IO_Write>
 8004140:	4603      	mov	r3, r0
 8004142:	461a      	mov	r2, r3
 8004144:	69fb      	ldr	r3, [r7, #28]
 8004146:	4413      	add	r3, r2
 8004148:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 800414a:	89fb      	ldrh	r3, [r7, #14]
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2210      	movs	r2, #16
 8004150:	f240 4122 	movw	r1, #1058	@ 0x422
 8004154:	4618      	mov	r0, r3
 8004156:	f000 fd19 	bl	8004b8c <CODEC_IO_Write>
 800415a:	4603      	mov	r3, r0
 800415c:	461a      	mov	r2, r3
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	4413      	add	r3, r2
 8004162:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8004164:	7afa      	ldrb	r2, [r7, #11]
 8004166:	89fb      	ldrh	r3, [r7, #14]
 8004168:	4611      	mov	r1, r2
 800416a:	4618      	mov	r0, r3
 800416c:	f000 f984 	bl	8004478 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8004170:	8afb      	ldrh	r3, [r7, #22]
 8004172:	2b00      	cmp	r3, #0
 8004174:	f000 80a6 	beq.w	80042c4 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8004178:	8afb      	ldrh	r3, [r7, #22]
 800417a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800417e:	d003      	beq.n	8004188 <wm8994_Init+0xc30>
 8004180:	8afb      	ldrh	r3, [r7, #22]
 8004182:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004186:	d12b      	bne.n	80041e0 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8004188:	8b7b      	ldrh	r3, [r7, #26]
 800418a:	f043 0313 	orr.w	r3, r3, #19
 800418e:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8004190:	89fb      	ldrh	r3, [r7, #14]
 8004192:	b2db      	uxtb	r3, r3
 8004194:	8b7a      	ldrh	r2, [r7, #26]
 8004196:	2101      	movs	r1, #1
 8004198:	4618      	mov	r0, r3
 800419a:	f000 fcf7 	bl	8004b8c <CODEC_IO_Write>
 800419e:	4603      	mov	r3, r0
 80041a0:	461a      	mov	r2, r3
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	4413      	add	r3, r2
 80041a6:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 80041a8:	89fb      	ldrh	r3, [r7, #14]
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2202      	movs	r2, #2
 80041ae:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 80041b2:	4618      	mov	r0, r3
 80041b4:	f000 fcea 	bl	8004b8c <CODEC_IO_Write>
 80041b8:	4603      	mov	r3, r0
 80041ba:	461a      	mov	r2, r3
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	4413      	add	r3, r2
 80041c0:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 80041c2:	89fb      	ldrh	r3, [r7, #14]
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80041ca:	f240 4111 	movw	r1, #1041	@ 0x411
 80041ce:	4618      	mov	r0, r3
 80041d0:	f000 fcdc 	bl	8004b8c <CODEC_IO_Write>
 80041d4:	4603      	mov	r3, r0
 80041d6:	461a      	mov	r2, r3
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	4413      	add	r3, r2
 80041dc:	61fb      	str	r3, [r7, #28]
 80041de:	e06b      	b.n	80042b8 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80041e0:	8afb      	ldrh	r3, [r7, #22]
 80041e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041e6:	d139      	bne.n	800425c <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 80041e8:	8b7b      	ldrh	r3, [r7, #26]
 80041ea:	f043 0313 	orr.w	r3, r3, #19
 80041ee:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 80041f0:	89fb      	ldrh	r3, [r7, #14]
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	8b7a      	ldrh	r2, [r7, #26]
 80041f6:	2101      	movs	r1, #1
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 fcc7 	bl	8004b8c <CODEC_IO_Write>
 80041fe:	4603      	mov	r3, r0
 8004200:	461a      	mov	r2, r3
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	4413      	add	r3, r2
 8004206:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8004208:	89fb      	ldrh	r3, [r7, #14]
 800420a:	b2db      	uxtb	r3, r3
 800420c:	2202      	movs	r2, #2
 800420e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8004212:	4618      	mov	r0, r3
 8004214:	f000 fcba 	bl	8004b8c <CODEC_IO_Write>
 8004218:	4603      	mov	r3, r0
 800421a:	461a      	mov	r2, r3
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	4413      	add	r3, r2
 8004220:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8004222:	89fb      	ldrh	r3, [r7, #14]
 8004224:	b2db      	uxtb	r3, r3
 8004226:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 800422a:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 800422e:	4618      	mov	r0, r3
 8004230:	f000 fcac 	bl	8004b8c <CODEC_IO_Write>
 8004234:	4603      	mov	r3, r0
 8004236:	461a      	mov	r2, r3
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	4413      	add	r3, r2
 800423c:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 800423e:	89fb      	ldrh	r3, [r7, #14]
 8004240:	b2db      	uxtb	r3, r3
 8004242:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8004246:	f240 4111 	movw	r1, #1041	@ 0x411
 800424a:	4618      	mov	r0, r3
 800424c:	f000 fc9e 	bl	8004b8c <CODEC_IO_Write>
 8004250:	4603      	mov	r3, r0
 8004252:	461a      	mov	r2, r3
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	4413      	add	r3, r2
 8004258:	61fb      	str	r3, [r7, #28]
 800425a:	e02d      	b.n	80042b8 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 800425c:	8afb      	ldrh	r3, [r7, #22]
 800425e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004262:	d003      	beq.n	800426c <wm8994_Init+0xd14>
 8004264:	8afb      	ldrh	r3, [r7, #22]
 8004266:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800426a:	d125      	bne.n	80042b8 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 800426c:	89fb      	ldrh	r3, [r7, #14]
 800426e:	b2db      	uxtb	r3, r3
 8004270:	220b      	movs	r2, #11
 8004272:	2118      	movs	r1, #24
 8004274:	4618      	mov	r0, r3
 8004276:	f000 fc89 	bl	8004b8c <CODEC_IO_Write>
 800427a:	4603      	mov	r3, r0
 800427c:	461a      	mov	r2, r3
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	4413      	add	r3, r2
 8004282:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8004284:	89fb      	ldrh	r3, [r7, #14]
 8004286:	b2db      	uxtb	r3, r3
 8004288:	220b      	movs	r2, #11
 800428a:	211a      	movs	r1, #26
 800428c:	4618      	mov	r0, r3
 800428e:	f000 fc7d 	bl	8004b8c <CODEC_IO_Write>
 8004292:	4603      	mov	r3, r0
 8004294:	461a      	mov	r2, r3
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	4413      	add	r3, r2
 800429a:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 800429c:	89fb      	ldrh	r3, [r7, #14]
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 80042a4:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 80042a8:	4618      	mov	r0, r3
 80042aa:	f000 fc6f 	bl	8004b8c <CODEC_IO_Write>
 80042ae:	4603      	mov	r3, r0
 80042b0:	461a      	mov	r2, r3
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	4413      	add	r3, r2
 80042b6:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 80042b8:	7afa      	ldrb	r2, [r7, #11]
 80042ba:	89fb      	ldrh	r3, [r7, #14]
 80042bc:	4611      	mov	r1, r2
 80042be:	4618      	mov	r0, r3
 80042c0:	f000 f8da 	bl	8004478 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 80042c4:	69fb      	ldr	r3, [r7, #28]
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3720      	adds	r7, #32
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop

080042d0 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 80042d4:	f000 fdd2 	bl	8004e7c <AUDIO_IO_DeInit>
}
 80042d8:	bf00      	nop
 80042da:	bd80      	pop	{r7, pc}

080042dc <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	4603      	mov	r3, r0
 80042e4:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 80042e6:	f000 fdbf 	bl	8004e68 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 80042ea:	88fb      	ldrh	r3, [r7, #6]
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2100      	movs	r1, #0
 80042f0:	4618      	mov	r0, r3
 80042f2:	f000 fdf5 	bl	8004ee0 <AUDIO_IO_Read>
 80042f6:	4603      	mov	r3, r0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3708      	adds	r7, #8
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	4603      	mov	r3, r0
 8004308:	6039      	str	r1, [r7, #0]
 800430a:	80fb      	strh	r3, [r7, #6]
 800430c:	4613      	mov	r3, r2
 800430e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8004310:	2300      	movs	r3, #0
 8004312:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004314:	88fb      	ldrh	r3, [r7, #6]
 8004316:	2100      	movs	r1, #0
 8004318:	4618      	mov	r0, r3
 800431a:	f000 f9d1 	bl	80046c0 <wm8994_SetMute>
 800431e:	4602      	mov	r2, r0
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	4413      	add	r3, r2
 8004324:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8004326:	68fb      	ldr	r3, [r7, #12]
}
 8004328:	4618      	mov	r0, r3
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	4603      	mov	r3, r0
 8004338:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800433a:	2300      	movs	r3, #0
 800433c:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800433e:	88fb      	ldrh	r3, [r7, #6]
 8004340:	2101      	movs	r1, #1
 8004342:	4618      	mov	r0, r3
 8004344:	f000 f9bc 	bl	80046c0 <wm8994_SetMute>
 8004348:	4602      	mov	r2, r0
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	4413      	add	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8004350:	88fb      	ldrh	r3, [r7, #6]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2201      	movs	r2, #1
 8004356:	2102      	movs	r1, #2
 8004358:	4618      	mov	r0, r3
 800435a:	f000 fc17 	bl	8004b8c <CODEC_IO_Write>
 800435e:	4603      	mov	r3, r0
 8004360:	461a      	mov	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	4413      	add	r3, r2
 8004366:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8004368:	68fb      	ldr	r3, [r7, #12]
}
 800436a:	4618      	mov	r0, r3
 800436c:	3710      	adds	r7, #16
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b084      	sub	sp, #16
 8004376:	af00      	add	r7, sp, #0
 8004378:	4603      	mov	r3, r0
 800437a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800437c:	2300      	movs	r3, #0
 800437e:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004380:	88fb      	ldrh	r3, [r7, #6]
 8004382:	2100      	movs	r1, #0
 8004384:	4618      	mov	r0, r3
 8004386:	f000 f99b 	bl	80046c0 <wm8994_SetMute>
 800438a:	4602      	mov	r2, r0
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	4413      	add	r3, r2
 8004390:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8004392:	68fb      	ldr	r3, [r7, #12]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3710      	adds	r7, #16
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	4603      	mov	r3, r0
 80043a4:	6039      	str	r1, [r7, #0]
 80043a6:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80043a8:	2300      	movs	r3, #0
 80043aa:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 80043ac:	4b31      	ldr	r3, [pc, #196]	@ (8004474 <wm8994_Stop+0xd8>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d05a      	beq.n	800446a <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80043b4:	88fb      	ldrh	r3, [r7, #6]
 80043b6:	2101      	movs	r1, #1
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 f981 	bl	80046c0 <wm8994_SetMute>
 80043be:	4602      	mov	r2, r0
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	4413      	add	r3, r2
 80043c4:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d04e      	beq.n	800446a <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 80043cc:	88fb      	ldrh	r3, [r7, #6]
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043d4:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80043d8:	4618      	mov	r0, r3
 80043da:	f000 fbd7 	bl	8004b8c <CODEC_IO_Write>
 80043de:	4603      	mov	r3, r0
 80043e0:	461a      	mov	r2, r3
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	4413      	add	r3, r2
 80043e6:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 80043e8:	88fb      	ldrh	r3, [r7, #6]
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043f0:	f240 4122 	movw	r1, #1058	@ 0x422
 80043f4:	4618      	mov	r0, r3
 80043f6:	f000 fbc9 	bl	8004b8c <CODEC_IO_Write>
 80043fa:	4603      	mov	r3, r0
 80043fc:	461a      	mov	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	4413      	add	r3, r2
 8004402:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8004404:	88fb      	ldrh	r3, [r7, #6]
 8004406:	b2db      	uxtb	r3, r3
 8004408:	2200      	movs	r2, #0
 800440a:	212d      	movs	r1, #45	@ 0x2d
 800440c:	4618      	mov	r0, r3
 800440e:	f000 fbbd 	bl	8004b8c <CODEC_IO_Write>
 8004412:	4603      	mov	r3, r0
 8004414:	461a      	mov	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	4413      	add	r3, r2
 800441a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 800441c:	88fb      	ldrh	r3, [r7, #6]
 800441e:	b2db      	uxtb	r3, r3
 8004420:	2200      	movs	r2, #0
 8004422:	212e      	movs	r1, #46	@ 0x2e
 8004424:	4618      	mov	r0, r3
 8004426:	f000 fbb1 	bl	8004b8c <CODEC_IO_Write>
 800442a:	4603      	mov	r3, r0
 800442c:	461a      	mov	r2, r3
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	4413      	add	r3, r2
 8004432:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 8004434:	88fb      	ldrh	r3, [r7, #6]
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2200      	movs	r2, #0
 800443a:	2105      	movs	r1, #5
 800443c:	4618      	mov	r0, r3
 800443e:	f000 fba5 	bl	8004b8c <CODEC_IO_Write>
 8004442:	4603      	mov	r3, r0
 8004444:	461a      	mov	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	4413      	add	r3, r2
 800444a:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800444c:	88fb      	ldrh	r3, [r7, #6]
 800444e:	b2db      	uxtb	r3, r3
 8004450:	2200      	movs	r2, #0
 8004452:	2100      	movs	r1, #0
 8004454:	4618      	mov	r0, r3
 8004456:	f000 fb99 	bl	8004b8c <CODEC_IO_Write>
 800445a:	4603      	mov	r3, r0
 800445c:	461a      	mov	r2, r3
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	4413      	add	r3, r2
 8004462:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8004464:	4b03      	ldr	r3, [pc, #12]	@ (8004474 <wm8994_Stop+0xd8>)
 8004466:	2200      	movs	r2, #0
 8004468:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 800446a:	68fb      	ldr	r3, [r7, #12]
}
 800446c:	4618      	mov	r0, r3
 800446e:	3710      	adds	r7, #16
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	200147fc 	.word	0x200147fc

08004478 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	4603      	mov	r3, r0
 8004480:	460a      	mov	r2, r1
 8004482:	80fb      	strh	r3, [r7, #6]
 8004484:	4613      	mov	r3, r2
 8004486:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8004488:	2300      	movs	r3, #0
 800448a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 800448c:	797b      	ldrb	r3, [r7, #5]
 800448e:	2b64      	cmp	r3, #100	@ 0x64
 8004490:	d80b      	bhi.n	80044aa <wm8994_SetVolume+0x32>
 8004492:	797a      	ldrb	r2, [r7, #5]
 8004494:	4613      	mov	r3, r2
 8004496:	019b      	lsls	r3, r3, #6
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	4a86      	ldr	r2, [pc, #536]	@ (80046b4 <wm8994_SetVolume+0x23c>)
 800449c:	fb82 1203 	smull	r1, r2, r2, r3
 80044a0:	1152      	asrs	r2, r2, #5
 80044a2:	17db      	asrs	r3, r3, #31
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	e000      	b.n	80044ac <wm8994_SetVolume+0x34>
 80044aa:	2364      	movs	r3, #100	@ 0x64
 80044ac:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 80044ae:	4b82      	ldr	r3, [pc, #520]	@ (80046b8 <wm8994_SetVolume+0x240>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	f000 809b 	beq.w	80045ee <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 80044b8:	7afb      	ldrb	r3, [r7, #11]
 80044ba:	2b3e      	cmp	r3, #62	@ 0x3e
 80044bc:	d93d      	bls.n	800453a <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80044be:	88fb      	ldrh	r3, [r7, #6]
 80044c0:	2100      	movs	r1, #0
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 f8fc 	bl	80046c0 <wm8994_SetMute>
 80044c8:	4602      	mov	r2, r0
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	4413      	add	r3, r2
 80044ce:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 80044d0:	88fb      	ldrh	r3, [r7, #6]
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	f240 127f 	movw	r2, #383	@ 0x17f
 80044d8:	211c      	movs	r1, #28
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 fb56 	bl	8004b8c <CODEC_IO_Write>
 80044e0:	4603      	mov	r3, r0
 80044e2:	461a      	mov	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4413      	add	r3, r2
 80044e8:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 80044ea:	88fb      	ldrh	r3, [r7, #6]
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	f240 127f 	movw	r2, #383	@ 0x17f
 80044f2:	211d      	movs	r1, #29
 80044f4:	4618      	mov	r0, r3
 80044f6:	f000 fb49 	bl	8004b8c <CODEC_IO_Write>
 80044fa:	4603      	mov	r3, r0
 80044fc:	461a      	mov	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	4413      	add	r3, r2
 8004502:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8004504:	88fb      	ldrh	r3, [r7, #6]
 8004506:	b2db      	uxtb	r3, r3
 8004508:	f240 127f 	movw	r2, #383	@ 0x17f
 800450c:	2126      	movs	r1, #38	@ 0x26
 800450e:	4618      	mov	r0, r3
 8004510:	f000 fb3c 	bl	8004b8c <CODEC_IO_Write>
 8004514:	4603      	mov	r3, r0
 8004516:	461a      	mov	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	4413      	add	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 800451e:	88fb      	ldrh	r3, [r7, #6]
 8004520:	b2db      	uxtb	r3, r3
 8004522:	f240 127f 	movw	r2, #383	@ 0x17f
 8004526:	2127      	movs	r1, #39	@ 0x27
 8004528:	4618      	mov	r0, r3
 800452a:	f000 fb2f 	bl	8004b8c <CODEC_IO_Write>
 800452e:	4603      	mov	r3, r0
 8004530:	461a      	mov	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	4413      	add	r3, r2
 8004536:	60fb      	str	r3, [r7, #12]
 8004538:	e059      	b.n	80045ee <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 800453a:	797b      	ldrb	r3, [r7, #5]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d109      	bne.n	8004554 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004540:	88fb      	ldrh	r3, [r7, #6]
 8004542:	2101      	movs	r1, #1
 8004544:	4618      	mov	r0, r3
 8004546:	f000 f8bb 	bl	80046c0 <wm8994_SetMute>
 800454a:	4602      	mov	r2, r0
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	4413      	add	r3, r2
 8004550:	60fb      	str	r3, [r7, #12]
 8004552:	e04c      	b.n	80045ee <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004554:	88fb      	ldrh	r3, [r7, #6]
 8004556:	2100      	movs	r1, #0
 8004558:	4618      	mov	r0, r3
 800455a:	f000 f8b1 	bl	80046c0 <wm8994_SetMute>
 800455e:	4602      	mov	r2, r0
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4413      	add	r3, r2
 8004564:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 8004566:	88fb      	ldrh	r3, [r7, #6]
 8004568:	b2d8      	uxtb	r0, r3
 800456a:	7afb      	ldrb	r3, [r7, #11]
 800456c:	b21b      	sxth	r3, r3
 800456e:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004572:	b21b      	sxth	r3, r3
 8004574:	b29b      	uxth	r3, r3
 8004576:	461a      	mov	r2, r3
 8004578:	211c      	movs	r1, #28
 800457a:	f000 fb07 	bl	8004b8c <CODEC_IO_Write>
 800457e:	4603      	mov	r3, r0
 8004580:	461a      	mov	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	4413      	add	r3, r2
 8004586:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8004588:	88fb      	ldrh	r3, [r7, #6]
 800458a:	b2d8      	uxtb	r0, r3
 800458c:	7afb      	ldrb	r3, [r7, #11]
 800458e:	b21b      	sxth	r3, r3
 8004590:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004594:	b21b      	sxth	r3, r3
 8004596:	b29b      	uxth	r3, r3
 8004598:	461a      	mov	r2, r3
 800459a:	211d      	movs	r1, #29
 800459c:	f000 faf6 	bl	8004b8c <CODEC_IO_Write>
 80045a0:	4603      	mov	r3, r0
 80045a2:	461a      	mov	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	4413      	add	r3, r2
 80045a8:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 80045aa:	88fb      	ldrh	r3, [r7, #6]
 80045ac:	b2d8      	uxtb	r0, r3
 80045ae:	7afb      	ldrb	r3, [r7, #11]
 80045b0:	b21b      	sxth	r3, r3
 80045b2:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80045b6:	b21b      	sxth	r3, r3
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	461a      	mov	r2, r3
 80045bc:	2126      	movs	r1, #38	@ 0x26
 80045be:	f000 fae5 	bl	8004b8c <CODEC_IO_Write>
 80045c2:	4603      	mov	r3, r0
 80045c4:	461a      	mov	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	4413      	add	r3, r2
 80045ca:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 80045cc:	88fb      	ldrh	r3, [r7, #6]
 80045ce:	b2d8      	uxtb	r0, r3
 80045d0:	7afb      	ldrb	r3, [r7, #11]
 80045d2:	b21b      	sxth	r3, r3
 80045d4:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80045d8:	b21b      	sxth	r3, r3
 80045da:	b29b      	uxth	r3, r3
 80045dc:	461a      	mov	r2, r3
 80045de:	2127      	movs	r1, #39	@ 0x27
 80045e0:	f000 fad4 	bl	8004b8c <CODEC_IO_Write>
 80045e4:	4603      	mov	r3, r0
 80045e6:	461a      	mov	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	4413      	add	r3, r2
 80045ec:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 80045ee:	4b33      	ldr	r3, [pc, #204]	@ (80046bc <wm8994_SetVolume+0x244>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d059      	beq.n	80046aa <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 80045f6:	797b      	ldrb	r3, [r7, #5]
 80045f8:	2b63      	cmp	r3, #99	@ 0x63
 80045fa:	d80c      	bhi.n	8004616 <wm8994_SetVolume+0x19e>
 80045fc:	797a      	ldrb	r2, [r7, #5]
 80045fe:	4613      	mov	r3, r2
 8004600:	011b      	lsls	r3, r3, #4
 8004602:	1a9b      	subs	r3, r3, r2
 8004604:	011b      	lsls	r3, r3, #4
 8004606:	4a2b      	ldr	r2, [pc, #172]	@ (80046b4 <wm8994_SetVolume+0x23c>)
 8004608:	fb82 1203 	smull	r1, r2, r2, r3
 800460c:	1152      	asrs	r2, r2, #5
 800460e:	17db      	asrs	r3, r3, #31
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	b2db      	uxtb	r3, r3
 8004614:	e000      	b.n	8004618 <wm8994_SetVolume+0x1a0>
 8004616:	23ef      	movs	r3, #239	@ 0xef
 8004618:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 800461a:	88fb      	ldrh	r3, [r7, #6]
 800461c:	b2d8      	uxtb	r0, r3
 800461e:	7afb      	ldrb	r3, [r7, #11]
 8004620:	b21b      	sxth	r3, r3
 8004622:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004626:	b21b      	sxth	r3, r3
 8004628:	b29b      	uxth	r3, r3
 800462a:	461a      	mov	r2, r3
 800462c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004630:	f000 faac 	bl	8004b8c <CODEC_IO_Write>
 8004634:	4603      	mov	r3, r0
 8004636:	461a      	mov	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	4413      	add	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	b2d8      	uxtb	r0, r3
 8004642:	7afb      	ldrb	r3, [r7, #11]
 8004644:	b21b      	sxth	r3, r3
 8004646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800464a:	b21b      	sxth	r3, r3
 800464c:	b29b      	uxth	r3, r3
 800464e:	461a      	mov	r2, r3
 8004650:	f240 4101 	movw	r1, #1025	@ 0x401
 8004654:	f000 fa9a 	bl	8004b8c <CODEC_IO_Write>
 8004658:	4603      	mov	r3, r0
 800465a:	461a      	mov	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	4413      	add	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8004662:	88fb      	ldrh	r3, [r7, #6]
 8004664:	b2d8      	uxtb	r0, r3
 8004666:	7afb      	ldrb	r3, [r7, #11]
 8004668:	b21b      	sxth	r3, r3
 800466a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800466e:	b21b      	sxth	r3, r3
 8004670:	b29b      	uxth	r3, r3
 8004672:	461a      	mov	r2, r3
 8004674:	f240 4104 	movw	r1, #1028	@ 0x404
 8004678:	f000 fa88 	bl	8004b8c <CODEC_IO_Write>
 800467c:	4603      	mov	r3, r0
 800467e:	461a      	mov	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	4413      	add	r3, r2
 8004684:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8004686:	88fb      	ldrh	r3, [r7, #6]
 8004688:	b2d8      	uxtb	r0, r3
 800468a:	7afb      	ldrb	r3, [r7, #11]
 800468c:	b21b      	sxth	r3, r3
 800468e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004692:	b21b      	sxth	r3, r3
 8004694:	b29b      	uxth	r3, r3
 8004696:	461a      	mov	r2, r3
 8004698:	f240 4105 	movw	r1, #1029	@ 0x405
 800469c:	f000 fa76 	bl	8004b8c <CODEC_IO_Write>
 80046a0:	4603      	mov	r3, r0
 80046a2:	461a      	mov	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	4413      	add	r3, r2
 80046a8:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80046aa:	68fb      	ldr	r3, [r7, #12]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	51eb851f 	.word	0x51eb851f
 80046b8:	200147fc 	.word	0x200147fc
 80046bc:	20014800 	.word	0x20014800

080046c0 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	4603      	mov	r3, r0
 80046c8:	6039      	str	r1, [r7, #0]
 80046ca:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80046cc:	2300      	movs	r3, #0
 80046ce:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 80046d0:	4b21      	ldr	r3, [pc, #132]	@ (8004758 <wm8994_SetMute+0x98>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d039      	beq.n	800474c <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d11c      	bne.n	8004718 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 80046de:	88fb      	ldrh	r3, [r7, #6]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046e6:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80046ea:	4618      	mov	r0, r3
 80046ec:	f000 fa4e 	bl	8004b8c <CODEC_IO_Write>
 80046f0:	4603      	mov	r3, r0
 80046f2:	461a      	mov	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	4413      	add	r3, r2
 80046f8:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 80046fa:	88fb      	ldrh	r3, [r7, #6]
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004702:	f240 4122 	movw	r1, #1058	@ 0x422
 8004706:	4618      	mov	r0, r3
 8004708:	f000 fa40 	bl	8004b8c <CODEC_IO_Write>
 800470c:	4603      	mov	r3, r0
 800470e:	461a      	mov	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	4413      	add	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]
 8004716:	e019      	b.n	800474c <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8004718:	88fb      	ldrh	r3, [r7, #6]
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2210      	movs	r2, #16
 800471e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8004722:	4618      	mov	r0, r3
 8004724:	f000 fa32 	bl	8004b8c <CODEC_IO_Write>
 8004728:	4603      	mov	r3, r0
 800472a:	461a      	mov	r2, r3
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	4413      	add	r3, r2
 8004730:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8004732:	88fb      	ldrh	r3, [r7, #6]
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2210      	movs	r2, #16
 8004738:	f240 4122 	movw	r1, #1058	@ 0x422
 800473c:	4618      	mov	r0, r3
 800473e:	f000 fa25 	bl	8004b8c <CODEC_IO_Write>
 8004742:	4603      	mov	r3, r0
 8004744:	461a      	mov	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	4413      	add	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 800474c:	68fb      	ldr	r3, [r7, #12]
}
 800474e:	4618      	mov	r0, r3
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	200147fc 	.word	0x200147fc

0800475c <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	4603      	mov	r3, r0
 8004764:	460a      	mov	r2, r1
 8004766:	80fb      	strh	r3, [r7, #6]
 8004768:	4613      	mov	r3, r2
 800476a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 800476c:	2300      	movs	r3, #0
 800476e:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8004770:	797b      	ldrb	r3, [r7, #5]
 8004772:	2b03      	cmp	r3, #3
 8004774:	f000 808c 	beq.w	8004890 <wm8994_SetOutputMode+0x134>
 8004778:	2b03      	cmp	r3, #3
 800477a:	f300 80cb 	bgt.w	8004914 <wm8994_SetOutputMode+0x1b8>
 800477e:	2b01      	cmp	r3, #1
 8004780:	d002      	beq.n	8004788 <wm8994_SetOutputMode+0x2c>
 8004782:	2b02      	cmp	r3, #2
 8004784:	d042      	beq.n	800480c <wm8994_SetOutputMode+0xb0>
 8004786:	e0c5      	b.n	8004914 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8004788:	88fb      	ldrh	r3, [r7, #6]
 800478a:	b2db      	uxtb	r3, r3
 800478c:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8004790:	2105      	movs	r1, #5
 8004792:	4618      	mov	r0, r3
 8004794:	f000 f9fa 	bl	8004b8c <CODEC_IO_Write>
 8004798:	4603      	mov	r3, r0
 800479a:	461a      	mov	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	4413      	add	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80047a2:	88fb      	ldrh	r3, [r7, #6]
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	2200      	movs	r2, #0
 80047a8:	f240 6101 	movw	r1, #1537	@ 0x601
 80047ac:	4618      	mov	r0, r3
 80047ae:	f000 f9ed 	bl	8004b8c <CODEC_IO_Write>
 80047b2:	4603      	mov	r3, r0
 80047b4:	461a      	mov	r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	4413      	add	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 80047bc:	88fb      	ldrh	r3, [r7, #6]
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2200      	movs	r2, #0
 80047c2:	f240 6102 	movw	r1, #1538	@ 0x602
 80047c6:	4618      	mov	r0, r3
 80047c8:	f000 f9e0 	bl	8004b8c <CODEC_IO_Write>
 80047cc:	4603      	mov	r3, r0
 80047ce:	461a      	mov	r2, r3
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	4413      	add	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80047d6:	88fb      	ldrh	r3, [r7, #6]
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2202      	movs	r2, #2
 80047dc:	f240 6104 	movw	r1, #1540	@ 0x604
 80047e0:	4618      	mov	r0, r3
 80047e2:	f000 f9d3 	bl	8004b8c <CODEC_IO_Write>
 80047e6:	4603      	mov	r3, r0
 80047e8:	461a      	mov	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	4413      	add	r3, r2
 80047ee:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80047f0:	88fb      	ldrh	r3, [r7, #6]
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	2202      	movs	r2, #2
 80047f6:	f240 6105 	movw	r1, #1541	@ 0x605
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 f9c6 	bl	8004b8c <CODEC_IO_Write>
 8004800:	4603      	mov	r3, r0
 8004802:	461a      	mov	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	4413      	add	r3, r2
 8004808:	60fb      	str	r3, [r7, #12]
    break;
 800480a:	e0c5      	b.n	8004998 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800480c:	88fb      	ldrh	r3, [r7, #6]
 800480e:	b2db      	uxtb	r3, r3
 8004810:	f240 3203 	movw	r2, #771	@ 0x303
 8004814:	2105      	movs	r1, #5
 8004816:	4618      	mov	r0, r3
 8004818:	f000 f9b8 	bl	8004b8c <CODEC_IO_Write>
 800481c:	4603      	mov	r3, r0
 800481e:	461a      	mov	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4413      	add	r3, r2
 8004824:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8004826:	88fb      	ldrh	r3, [r7, #6]
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2201      	movs	r2, #1
 800482c:	f240 6101 	movw	r1, #1537	@ 0x601
 8004830:	4618      	mov	r0, r3
 8004832:	f000 f9ab 	bl	8004b8c <CODEC_IO_Write>
 8004836:	4603      	mov	r3, r0
 8004838:	461a      	mov	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	4413      	add	r3, r2
 800483e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004840:	88fb      	ldrh	r3, [r7, #6]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2201      	movs	r2, #1
 8004846:	f240 6102 	movw	r1, #1538	@ 0x602
 800484a:	4618      	mov	r0, r3
 800484c:	f000 f99e 	bl	8004b8c <CODEC_IO_Write>
 8004850:	4603      	mov	r3, r0
 8004852:	461a      	mov	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4413      	add	r3, r2
 8004858:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800485a:	88fb      	ldrh	r3, [r7, #6]
 800485c:	b2db      	uxtb	r3, r3
 800485e:	2200      	movs	r2, #0
 8004860:	f240 6104 	movw	r1, #1540	@ 0x604
 8004864:	4618      	mov	r0, r3
 8004866:	f000 f991 	bl	8004b8c <CODEC_IO_Write>
 800486a:	4603      	mov	r3, r0
 800486c:	461a      	mov	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	4413      	add	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004874:	88fb      	ldrh	r3, [r7, #6]
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2200      	movs	r2, #0
 800487a:	f240 6105 	movw	r1, #1541	@ 0x605
 800487e:	4618      	mov	r0, r3
 8004880:	f000 f984 	bl	8004b8c <CODEC_IO_Write>
 8004884:	4603      	mov	r3, r0
 8004886:	461a      	mov	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	4413      	add	r3, r2
 800488c:	60fb      	str	r3, [r7, #12]
    break;
 800488e:	e083      	b.n	8004998 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8004890:	88fb      	ldrh	r3, [r7, #6]
 8004892:	b2db      	uxtb	r3, r3
 8004894:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8004898:	2105      	movs	r1, #5
 800489a:	4618      	mov	r0, r3
 800489c:	f000 f976 	bl	8004b8c <CODEC_IO_Write>
 80048a0:	4603      	mov	r3, r0
 80048a2:	461a      	mov	r2, r3
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4413      	add	r3, r2
 80048a8:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80048aa:	88fb      	ldrh	r3, [r7, #6]
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2201      	movs	r2, #1
 80048b0:	f240 6101 	movw	r1, #1537	@ 0x601
 80048b4:	4618      	mov	r0, r3
 80048b6:	f000 f969 	bl	8004b8c <CODEC_IO_Write>
 80048ba:	4603      	mov	r3, r0
 80048bc:	461a      	mov	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	4413      	add	r3, r2
 80048c2:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80048c4:	88fb      	ldrh	r3, [r7, #6]
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2201      	movs	r2, #1
 80048ca:	f240 6102 	movw	r1, #1538	@ 0x602
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 f95c 	bl	8004b8c <CODEC_IO_Write>
 80048d4:	4603      	mov	r3, r0
 80048d6:	461a      	mov	r2, r3
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4413      	add	r3, r2
 80048dc:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80048de:	88fb      	ldrh	r3, [r7, #6]
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2202      	movs	r2, #2
 80048e4:	f240 6104 	movw	r1, #1540	@ 0x604
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 f94f 	bl	8004b8c <CODEC_IO_Write>
 80048ee:	4603      	mov	r3, r0
 80048f0:	461a      	mov	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	4413      	add	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80048f8:	88fb      	ldrh	r3, [r7, #6]
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	2202      	movs	r2, #2
 80048fe:	f240 6105 	movw	r1, #1541	@ 0x605
 8004902:	4618      	mov	r0, r3
 8004904:	f000 f942 	bl	8004b8c <CODEC_IO_Write>
 8004908:	4603      	mov	r3, r0
 800490a:	461a      	mov	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4413      	add	r3, r2
 8004910:	60fb      	str	r3, [r7, #12]
    break;
 8004912:	e041      	b.n	8004998 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004914:	88fb      	ldrh	r3, [r7, #6]
 8004916:	b2db      	uxtb	r3, r3
 8004918:	f240 3203 	movw	r2, #771	@ 0x303
 800491c:	2105      	movs	r1, #5
 800491e:	4618      	mov	r0, r3
 8004920:	f000 f934 	bl	8004b8c <CODEC_IO_Write>
 8004924:	4603      	mov	r3, r0
 8004926:	461a      	mov	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4413      	add	r3, r2
 800492c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800492e:	88fb      	ldrh	r3, [r7, #6]
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2201      	movs	r2, #1
 8004934:	f240 6101 	movw	r1, #1537	@ 0x601
 8004938:	4618      	mov	r0, r3
 800493a:	f000 f927 	bl	8004b8c <CODEC_IO_Write>
 800493e:	4603      	mov	r3, r0
 8004940:	461a      	mov	r2, r3
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	4413      	add	r3, r2
 8004946:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004948:	88fb      	ldrh	r3, [r7, #6]
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2201      	movs	r2, #1
 800494e:	f240 6102 	movw	r1, #1538	@ 0x602
 8004952:	4618      	mov	r0, r3
 8004954:	f000 f91a 	bl	8004b8c <CODEC_IO_Write>
 8004958:	4603      	mov	r3, r0
 800495a:	461a      	mov	r2, r3
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	4413      	add	r3, r2
 8004960:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8004962:	88fb      	ldrh	r3, [r7, #6]
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2200      	movs	r2, #0
 8004968:	f240 6104 	movw	r1, #1540	@ 0x604
 800496c:	4618      	mov	r0, r3
 800496e:	f000 f90d 	bl	8004b8c <CODEC_IO_Write>
 8004972:	4603      	mov	r3, r0
 8004974:	461a      	mov	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	4413      	add	r3, r2
 800497a:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800497c:	88fb      	ldrh	r3, [r7, #6]
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2200      	movs	r2, #0
 8004982:	f240 6105 	movw	r1, #1541	@ 0x605
 8004986:	4618      	mov	r0, r3
 8004988:	f000 f900 	bl	8004b8c <CODEC_IO_Write>
 800498c:	4603      	mov	r3, r0
 800498e:	461a      	mov	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	4413      	add	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]
    break;    
 8004996:	bf00      	nop
  }  
  return counter;
 8004998:	68fb      	ldr	r3, [r7, #12]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
	...

080049a4 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	4603      	mov	r3, r0
 80049ac:	6039      	str	r1, [r7, #0]
 80049ae:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80049b0:	2300      	movs	r3, #0
 80049b2:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	4a64      	ldr	r2, [pc, #400]	@ (8004b48 <wm8994_SetFrequency+0x1a4>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d079      	beq.n	8004ab0 <wm8994_SetFrequency+0x10c>
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	4a62      	ldr	r2, [pc, #392]	@ (8004b48 <wm8994_SetFrequency+0x1a4>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	f200 80ad 	bhi.w	8004b20 <wm8994_SetFrequency+0x17c>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d061      	beq.n	8004a94 <wm8994_SetFrequency+0xf0>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80049d6:	4293      	cmp	r3, r2
 80049d8:	f200 80a2 	bhi.w	8004b20 <wm8994_SetFrequency+0x17c>
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80049e2:	4293      	cmp	r3, r2
 80049e4:	f000 808e 	beq.w	8004b04 <wm8994_SetFrequency+0x160>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80049ee:	4293      	cmp	r3, r2
 80049f0:	f200 8096 	bhi.w	8004b20 <wm8994_SetFrequency+0x17c>
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80049fa:	d03d      	beq.n	8004a78 <wm8994_SetFrequency+0xd4>
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004a02:	f200 808d 	bhi.w	8004b20 <wm8994_SetFrequency+0x17c>
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d06b      	beq.n	8004ae8 <wm8994_SetFrequency+0x144>
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004a16:	4293      	cmp	r3, r2
 8004a18:	f200 8082 	bhi.w	8004b20 <wm8994_SetFrequency+0x17c>
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8004a22:	d01b      	beq.n	8004a5c <wm8994_SetFrequency+0xb8>
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8004a2a:	d879      	bhi.n	8004b20 <wm8994_SetFrequency+0x17c>
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8004a32:	d005      	beq.n	8004a40 <wm8994_SetFrequency+0x9c>
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d046      	beq.n	8004acc <wm8994_SetFrequency+0x128>
 8004a3e:	e06f      	b.n	8004b20 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8004a40:	88fb      	ldrh	r3, [r7, #6]
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2203      	movs	r2, #3
 8004a46:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 f89e 	bl	8004b8c <CODEC_IO_Write>
 8004a50:	4603      	mov	r3, r0
 8004a52:	461a      	mov	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	4413      	add	r3, r2
 8004a58:	60fb      	str	r3, [r7, #12]
    break;
 8004a5a:	e06f      	b.n	8004b3c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8004a5c:	88fb      	ldrh	r3, [r7, #6]
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2233      	movs	r2, #51	@ 0x33
 8004a62:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a66:	4618      	mov	r0, r3
 8004a68:	f000 f890 	bl	8004b8c <CODEC_IO_Write>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	461a      	mov	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	4413      	add	r3, r2
 8004a74:	60fb      	str	r3, [r7, #12]
    break;
 8004a76:	e061      	b.n	8004b3c <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8004a78:	88fb      	ldrh	r3, [r7, #6]
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	2263      	movs	r2, #99	@ 0x63
 8004a7e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a82:	4618      	mov	r0, r3
 8004a84:	f000 f882 	bl	8004b8c <CODEC_IO_Write>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	4413      	add	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]
    break;
 8004a92:	e053      	b.n	8004b3c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004a94:	88fb      	ldrh	r3, [r7, #6]
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2283      	movs	r2, #131	@ 0x83
 8004a9a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f000 f874 	bl	8004b8c <CODEC_IO_Write>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	4413      	add	r3, r2
 8004aac:	60fb      	str	r3, [r7, #12]
    break;
 8004aae:	e045      	b.n	8004b3c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8004ab0:	88fb      	ldrh	r3, [r7, #6]
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	22a3      	movs	r2, #163	@ 0xa3
 8004ab6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 f866 	bl	8004b8c <CODEC_IO_Write>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]
    break;
 8004aca:	e037      	b.n	8004b3c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8004acc:	88fb      	ldrh	r3, [r7, #6]
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	2213      	movs	r2, #19
 8004ad2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f000 f858 	bl	8004b8c <CODEC_IO_Write>
 8004adc:	4603      	mov	r3, r0
 8004ade:	461a      	mov	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	60fb      	str	r3, [r7, #12]
    break;
 8004ae6:	e029      	b.n	8004b3c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8004ae8:	88fb      	ldrh	r3, [r7, #6]
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2243      	movs	r2, #67	@ 0x43
 8004aee:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004af2:	4618      	mov	r0, r3
 8004af4:	f000 f84a 	bl	8004b8c <CODEC_IO_Write>
 8004af8:	4603      	mov	r3, r0
 8004afa:	461a      	mov	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	4413      	add	r3, r2
 8004b00:	60fb      	str	r3, [r7, #12]
    break;
 8004b02:	e01b      	b.n	8004b3c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8004b04:	88fb      	ldrh	r3, [r7, #6]
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2273      	movs	r2, #115	@ 0x73
 8004b0a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 f83c 	bl	8004b8c <CODEC_IO_Write>
 8004b14:	4603      	mov	r3, r0
 8004b16:	461a      	mov	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	60fb      	str	r3, [r7, #12]
    break; 
 8004b1e:	e00d      	b.n	8004b3c <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004b20:	88fb      	ldrh	r3, [r7, #6]
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2283      	movs	r2, #131	@ 0x83
 8004b26:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f000 f82e 	bl	8004b8c <CODEC_IO_Write>
 8004b30:	4603      	mov	r3, r0
 8004b32:	461a      	mov	r2, r3
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4413      	add	r3, r2
 8004b38:	60fb      	str	r3, [r7, #12]
    break; 
 8004b3a:	bf00      	nop
  }
  return counter;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3710      	adds	r7, #16
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	00017700 	.word	0x00017700

08004b4c <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	4603      	mov	r3, r0
 8004b54:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004b56:	2300      	movs	r3, #0
 8004b58:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8004b5a:	88fb      	ldrh	r3, [r7, #6]
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2200      	movs	r2, #0
 8004b60:	2100      	movs	r1, #0
 8004b62:	4618      	mov	r0, r3
 8004b64:	f000 f812 	bl	8004b8c <CODEC_IO_Write>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 8004b6c:	4b05      	ldr	r3, [pc, #20]	@ (8004b84 <wm8994_Reset+0x38>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8004b72:	4b05      	ldr	r3, [pc, #20]	@ (8004b88 <wm8994_Reset+0x3c>)
 8004b74:	2200      	movs	r2, #0
 8004b76:	601a      	str	r2, [r3, #0]

  return counter;
 8004b78:	68fb      	ldr	r3, [r7, #12]
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3710      	adds	r7, #16
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	200147fc 	.word	0x200147fc
 8004b88:	20014800 	.word	0x20014800

08004b8c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	4603      	mov	r3, r0
 8004b94:	71fb      	strb	r3, [r7, #7]
 8004b96:	460b      	mov	r3, r1
 8004b98:	80bb      	strh	r3, [r7, #4]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 8004ba2:	887a      	ldrh	r2, [r7, #2]
 8004ba4:	88b9      	ldrh	r1, [r7, #4]
 8004ba6:	79fb      	ldrb	r3, [r7, #7]
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f000 f96f 	bl	8004e8c <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	b2db      	uxtb	r3, r3
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3710      	adds	r7, #16
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
	...

08004bbc <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b08c      	sub	sp, #48	@ 0x30
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	4a51      	ldr	r2, [pc, #324]	@ (8004d0c <I2Cx_MspInit+0x150>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d14d      	bne.n	8004c68 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004bcc:	4b50      	ldr	r3, [pc, #320]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd0:	4a4f      	ldr	r2, [pc, #316]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bd6:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bd8:	4b4d      	ldr	r3, [pc, #308]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004be0:	61bb      	str	r3, [r7, #24]
 8004be2:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8004be4:	2380      	movs	r3, #128	@ 0x80
 8004be6:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004be8:	2312      	movs	r3, #18
 8004bea:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8004bec:	2300      	movs	r3, #0
 8004bee:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004bf0:	2302      	movs	r3, #2
 8004bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8004bf4:	2304      	movs	r3, #4
 8004bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004bf8:	f107 031c 	add.w	r3, r7, #28
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	4845      	ldr	r0, [pc, #276]	@ (8004d14 <I2Cx_MspInit+0x158>)
 8004c00:	f002 fe14 	bl	800782c <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8004c04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004c0a:	f107 031c 	add.w	r3, r7, #28
 8004c0e:	4619      	mov	r1, r3
 8004c10:	4840      	ldr	r0, [pc, #256]	@ (8004d14 <I2Cx_MspInit+0x158>)
 8004c12:	f002 fe0b 	bl	800782c <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8004c16:	4b3e      	ldr	r3, [pc, #248]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1a:	4a3d      	ldr	r2, [pc, #244]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004c1c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004c20:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c22:	4b3b      	ldr	r3, [pc, #236]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8004c2e:	4b38      	ldr	r3, [pc, #224]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	4a37      	ldr	r2, [pc, #220]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004c34:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004c38:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8004c3a:	4b35      	ldr	r3, [pc, #212]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	4a34      	ldr	r2, [pc, #208]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004c40:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004c44:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8004c46:	2200      	movs	r2, #0
 8004c48:	210f      	movs	r1, #15
 8004c4a:	2048      	movs	r0, #72	@ 0x48
 8004c4c:	f001 fac4 	bl	80061d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8004c50:	2048      	movs	r0, #72	@ 0x48
 8004c52:	f001 fadd 	bl	8006210 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8004c56:	2200      	movs	r2, #0
 8004c58:	210f      	movs	r1, #15
 8004c5a:	2049      	movs	r0, #73	@ 0x49
 8004c5c:	f001 fabc 	bl	80061d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8004c60:	2049      	movs	r0, #73	@ 0x49
 8004c62:	f001 fad5 	bl	8006210 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8004c66:	e04d      	b.n	8004d04 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004c68:	4b29      	ldr	r3, [pc, #164]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c6c:	4a28      	ldr	r2, [pc, #160]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004c6e:	f043 0302 	orr.w	r3, r3, #2
 8004c72:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c74:	4b26      	ldr	r3, [pc, #152]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c78:	f003 0302 	and.w	r3, r3, #2
 8004c7c:	613b      	str	r3, [r7, #16]
 8004c7e:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8004c80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c84:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004c86:	2312      	movs	r3, #18
 8004c88:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004c8e:	2302      	movs	r3, #2
 8004c90:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8004c92:	2304      	movs	r3, #4
 8004c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004c96:	f107 031c 	add.w	r3, r7, #28
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	481e      	ldr	r0, [pc, #120]	@ (8004d18 <I2Cx_MspInit+0x15c>)
 8004c9e:	f002 fdc5 	bl	800782c <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8004ca2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ca6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004ca8:	f107 031c 	add.w	r3, r7, #28
 8004cac:	4619      	mov	r1, r3
 8004cae:	481a      	ldr	r0, [pc, #104]	@ (8004d18 <I2Cx_MspInit+0x15c>)
 8004cb0:	f002 fdbc 	bl	800782c <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8004cb4:	4b16      	ldr	r3, [pc, #88]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb8:	4a15      	ldr	r2, [pc, #84]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004cba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004cbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cc0:	4b13      	ldr	r3, [pc, #76]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004cc8:	60fb      	str	r3, [r7, #12]
 8004cca:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8004ccc:	4b10      	ldr	r3, [pc, #64]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004cce:	6a1b      	ldr	r3, [r3, #32]
 8004cd0:	4a0f      	ldr	r2, [pc, #60]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004cd2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004cd6:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8004cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	4a0c      	ldr	r2, [pc, #48]	@ (8004d10 <I2Cx_MspInit+0x154>)
 8004cde:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004ce2:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	210f      	movs	r1, #15
 8004ce8:	201f      	movs	r0, #31
 8004cea:	f001 fa75 	bl	80061d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8004cee:	201f      	movs	r0, #31
 8004cf0:	f001 fa8e 	bl	8006210 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	210f      	movs	r1, #15
 8004cf8:	2020      	movs	r0, #32
 8004cfa:	f001 fa6d 	bl	80061d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8004cfe:	2020      	movs	r0, #32
 8004d00:	f001 fa86 	bl	8006210 <HAL_NVIC_EnableIRQ>
}
 8004d04:	bf00      	nop
 8004d06:	3730      	adds	r7, #48	@ 0x30
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	20014804 	.word	0x20014804
 8004d10:	40023800 	.word	0x40023800
 8004d14:	40021c00 	.word	0x40021c00
 8004d18:	40020400 	.word	0x40020400

08004d1c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f005 fc75 	bl	800a614 <HAL_I2C_GetState>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d125      	bne.n	8004d7c <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a14      	ldr	r2, [pc, #80]	@ (8004d84 <I2Cx_Init+0x68>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d103      	bne.n	8004d40 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a13      	ldr	r2, [pc, #76]	@ (8004d88 <I2Cx_Init+0x6c>)
 8004d3c:	601a      	str	r2, [r3, #0]
 8004d3e:	e002      	b.n	8004d46 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a12      	ldr	r2, [pc, #72]	@ (8004d8c <I2Cx_Init+0x70>)
 8004d44:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a11      	ldr	r2, [pc, #68]	@ (8004d90 <I2Cx_Init+0x74>)
 8004d4a:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f7ff ff23 	bl	8004bbc <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f005 f952 	bl	800a020 <HAL_I2C_Init>
  }
}
 8004d7c:	bf00      	nop
 8004d7e:	3708      	adds	r7, #8
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	20014804 	.word	0x20014804
 8004d88:	40005c00 	.word	0x40005c00
 8004d8c:	40005400 	.word	0x40005400
 8004d90:	40912732 	.word	0x40912732

08004d94 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b08a      	sub	sp, #40	@ 0x28
 8004d98:	af04      	add	r7, sp, #16
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	4608      	mov	r0, r1
 8004d9e:	4611      	mov	r1, r2
 8004da0:	461a      	mov	r2, r3
 8004da2:	4603      	mov	r3, r0
 8004da4:	72fb      	strb	r3, [r7, #11]
 8004da6:	460b      	mov	r3, r1
 8004da8:	813b      	strh	r3, [r7, #8]
 8004daa:	4613      	mov	r3, r2
 8004dac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004dae:	2300      	movs	r3, #0
 8004db0:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004db2:	7afb      	ldrb	r3, [r7, #11]
 8004db4:	b299      	uxth	r1, r3
 8004db6:	88f8      	ldrh	r0, [r7, #6]
 8004db8:	893a      	ldrh	r2, [r7, #8]
 8004dba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004dbe:	9302      	str	r3, [sp, #8]
 8004dc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004dc2:	9301      	str	r3, [sp, #4]
 8004dc4:	6a3b      	ldr	r3, [r7, #32]
 8004dc6:	9300      	str	r3, [sp, #0]
 8004dc8:	4603      	mov	r3, r0
 8004dca:	68f8      	ldr	r0, [r7, #12]
 8004dcc:	f005 fb08 	bl	800a3e0 <HAL_I2C_Mem_Read>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004dd4:	7dfb      	ldrb	r3, [r7, #23]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d004      	beq.n	8004de4 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004dda:	7afb      	ldrb	r3, [r7, #11]
 8004ddc:	4619      	mov	r1, r3
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 f832 	bl	8004e48 <I2Cx_Error>
  }
  return status;    
 8004de4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3718      	adds	r7, #24
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b08a      	sub	sp, #40	@ 0x28
 8004df2:	af04      	add	r7, sp, #16
 8004df4:	60f8      	str	r0, [r7, #12]
 8004df6:	4608      	mov	r0, r1
 8004df8:	4611      	mov	r1, r2
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	72fb      	strb	r3, [r7, #11]
 8004e00:	460b      	mov	r3, r1
 8004e02:	813b      	strh	r3, [r7, #8]
 8004e04:	4613      	mov	r3, r2
 8004e06:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004e0c:	7afb      	ldrb	r3, [r7, #11]
 8004e0e:	b299      	uxth	r1, r3
 8004e10:	88f8      	ldrh	r0, [r7, #6]
 8004e12:	893a      	ldrh	r2, [r7, #8]
 8004e14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004e18:	9302      	str	r3, [sp, #8]
 8004e1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004e1c:	9301      	str	r3, [sp, #4]
 8004e1e:	6a3b      	ldr	r3, [r7, #32]
 8004e20:	9300      	str	r3, [sp, #0]
 8004e22:	4603      	mov	r3, r0
 8004e24:	68f8      	ldr	r0, [r7, #12]
 8004e26:	f005 f9c7 	bl	800a1b8 <HAL_I2C_Mem_Write>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004e2e:	7dfb      	ldrb	r3, [r7, #23]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d004      	beq.n	8004e3e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004e34:	7afb      	ldrb	r3, [r7, #11]
 8004e36:	4619      	mov	r1, r3
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f000 f805 	bl	8004e48 <I2Cx_Error>
  }
  return status;
 8004e3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3718      	adds	r7, #24
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	460b      	mov	r3, r1
 8004e52:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f005 f97f 	bl	800a158 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f7ff ff5e 	bl	8004d1c <I2Cx_Init>
}
 8004e60:	bf00      	nop
 8004e62:	3708      	adds	r7, #8
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8004e6c:	4802      	ldr	r0, [pc, #8]	@ (8004e78 <AUDIO_IO_Init+0x10>)
 8004e6e:	f7ff ff55 	bl	8004d1c <I2Cx_Init>
}
 8004e72:	bf00      	nop
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	20014804 	.word	0x20014804

08004e7c <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	af00      	add	r7, sp, #0
}
 8004e80:	bf00      	nop
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
	...

08004e8c <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af02      	add	r7, sp, #8
 8004e92:	4603      	mov	r3, r0
 8004e94:	71fb      	strb	r3, [r7, #7]
 8004e96:	460b      	mov	r3, r1
 8004e98:	80bb      	strh	r3, [r7, #4]
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8004e9e:	887b      	ldrh	r3, [r7, #2]
 8004ea0:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8004ea2:	89fb      	ldrh	r3, [r7, #14]
 8004ea4:	0a1b      	lsrs	r3, r3, #8
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8004eaa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004eae:	021b      	lsls	r3, r3, #8
 8004eb0:	b21a      	sxth	r2, r3
 8004eb2:	887b      	ldrh	r3, [r7, #2]
 8004eb4:	b21b      	sxth	r3, r3
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	b21b      	sxth	r3, r3
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8004ebe:	88ba      	ldrh	r2, [r7, #4]
 8004ec0:	79f9      	ldrb	r1, [r7, #7]
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	9301      	str	r3, [sp, #4]
 8004ec6:	1cbb      	adds	r3, r7, #2
 8004ec8:	9300      	str	r3, [sp, #0]
 8004eca:	2302      	movs	r3, #2
 8004ecc:	4803      	ldr	r0, [pc, #12]	@ (8004edc <AUDIO_IO_Write+0x50>)
 8004ece:	f7ff ff8e 	bl	8004dee <I2Cx_WriteMultiple>
}
 8004ed2:	bf00      	nop
 8004ed4:	3710      	adds	r7, #16
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	20014804 	.word	0x20014804

08004ee0 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b086      	sub	sp, #24
 8004ee4:	af02      	add	r7, sp, #8
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	460a      	mov	r2, r1
 8004eea:	71fb      	strb	r3, [r7, #7]
 8004eec:	4613      	mov	r3, r2
 8004eee:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	81bb      	strh	r3, [r7, #12]
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8004ef8:	88ba      	ldrh	r2, [r7, #4]
 8004efa:	79f9      	ldrb	r1, [r7, #7]
 8004efc:	2302      	movs	r3, #2
 8004efe:	9301      	str	r3, [sp, #4]
 8004f00:	f107 030c 	add.w	r3, r7, #12
 8004f04:	9300      	str	r3, [sp, #0]
 8004f06:	2302      	movs	r3, #2
 8004f08:	480a      	ldr	r0, [pc, #40]	@ (8004f34 <AUDIO_IO_Read+0x54>)
 8004f0a:	f7ff ff43 	bl	8004d94 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8004f0e:	89bb      	ldrh	r3, [r7, #12]
 8004f10:	0a1b      	lsrs	r3, r3, #8
 8004f12:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8004f14:	89bb      	ldrh	r3, [r7, #12]
 8004f16:	b21b      	sxth	r3, r3
 8004f18:	021b      	lsls	r3, r3, #8
 8004f1a:	b21a      	sxth	r2, r3
 8004f1c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	b21b      	sxth	r3, r3
 8004f24:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8004f26:	89fb      	ldrh	r3, [r7, #14]
 8004f28:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8004f2a:	89bb      	ldrh	r3, [r7, #12]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	20014804 	.word	0x20014804

08004f38 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 fdd5 	bl	8005af0 <HAL_Delay>
}
 8004f46:	bf00      	nop
 8004f48:	3708      	adds	r7, #8
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
	...

08004f50 <BSP_AUDIO_OUT_Play>:
  * @param  Size: Number of audio data in BYTES unit.
  *         In memory, first element is for left channel, second element is for right channel
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(audio_drv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8004f5a:	4b10      	ldr	r3, [pc, #64]	@ (8004f9c <BSP_AUDIO_OUT_Play+0x4c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	b292      	uxth	r2, r2
 8004f64:	6879      	ldr	r1, [r7, #4]
 8004f66:	2034      	movs	r0, #52	@ 0x34
 8004f68:	4798      	blx	r3
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d001      	beq.n	8004f74 <BSP_AUDIO_OUT_Play+0x24>
  {  
    return AUDIO_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e00f      	b.n	8004f94 <BSP_AUDIO_OUT_Play+0x44>
  }
  else
  {
    /* Update the Media layer and enable it for play */  
    HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, DMA_MAX(Size / AUDIODATA_SIZE));
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f7a:	d203      	bcs.n	8004f84 <BSP_AUDIO_OUT_Play+0x34>
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	085b      	lsrs	r3, r3, #1
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	e001      	b.n	8004f88 <BSP_AUDIO_OUT_Play+0x38>
 8004f84:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004f88:	461a      	mov	r2, r3
 8004f8a:	6879      	ldr	r1, [r7, #4]
 8004f8c:	4804      	ldr	r0, [pc, #16]	@ (8004fa0 <BSP_AUDIO_OUT_Play+0x50>)
 8004f8e:	f008 fb8f 	bl	800d6b0 <HAL_SAI_Transmit_DMA>
    
    return AUDIO_OK;
 8004f92:	2300      	movs	r3, #0
  }
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3708      	adds	r7, #8
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	20014858 	.word	0x20014858
 8004fa0:	2001485c 	.word	0x2001485c

08004fa4 <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	4603      	mov	r3, r0
 8004fac:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(audio_drv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8004fae:	4b08      	ldr	r3, [pc, #32]	@ (8004fd0 <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	6a1b      	ldr	r3, [r3, #32]
 8004fb4:	79fa      	ldrb	r2, [r7, #7]
 8004fb6:	4611      	mov	r1, r2
 8004fb8:	2034      	movs	r0, #52	@ 0x34
 8004fba:	4798      	blx	r3
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e000      	b.n	8004fc8 <BSP_AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8004fc6:	2300      	movs	r3, #0
  }
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3708      	adds	r7, #8
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	20014858 	.word	0x20014858

08004fd4 <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 8004fdc:	f7fc ff06 	bl	8001dec <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 8004fe0:	bf00      	nop
 8004fe2:	3708      	adds	r7, #8
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8004ff0:	f000 f82a 	bl	8005048 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 8004ff4:	bf00      	nop
 8004ff6:	3708      	adds	r7, #8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8005004:	480e      	ldr	r0, [pc, #56]	@ (8005040 <HAL_SAI_ErrorCallback+0x44>)
 8005006:	f008 fc91 	bl	800d92c <HAL_SAI_GetState>
 800500a:	4603      	mov	r3, r0
 800500c:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 800500e:	480d      	ldr	r0, [pc, #52]	@ (8005044 <HAL_SAI_ErrorCallback+0x48>)
 8005010:	f008 fc8c 	bl	800d92c <HAL_SAI_GetState>
 8005014:	4603      	mov	r3, r0
 8005016:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8005018:	7bfb      	ldrb	r3, [r7, #15]
 800501a:	2b02      	cmp	r3, #2
 800501c:	d002      	beq.n	8005024 <HAL_SAI_ErrorCallback+0x28>
 800501e:	7bfb      	ldrb	r3, [r7, #15]
 8005020:	2b12      	cmp	r3, #18
 8005022:	d101      	bne.n	8005028 <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8005024:	f000 f817 	bl	8005056 <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8005028:	7bbb      	ldrb	r3, [r7, #14]
 800502a:	2b02      	cmp	r3, #2
 800502c:	d002      	beq.n	8005034 <HAL_SAI_ErrorCallback+0x38>
 800502e:	7bbb      	ldrb	r3, [r7, #14]
 8005030:	2b22      	cmp	r3, #34	@ 0x22
 8005032:	d101      	bne.n	8005038 <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8005034:	f000 f9f3 	bl	800541e <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8005038:	bf00      	nop
 800503a:	3710      	adds	r7, #16
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	2001485c 	.word	0x2001485c
 8005044:	200148e0 	.word	0x200148e0

08005048 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8005048:	b480      	push	{r7}
 800504a:	af00      	add	r7, sp, #0
}
 800504c:	bf00      	nop
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr

08005056 <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8005056:	b480      	push	{r7}
 8005058:	af00      	add	r7, sp, #0
}
 800505a:	bf00      	nop
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8005064:	b580      	push	{r7, lr}
 8005066:	b08c      	sub	sp, #48	@ 0x30
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 800506e:	4b63      	ldr	r3, [pc, #396]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 8005070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005072:	4a62      	ldr	r2, [pc, #392]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 8005074:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005078:	6453      	str	r3, [r2, #68]	@ 0x44
 800507a:	4b60      	ldr	r3, [pc, #384]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 800507c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800507e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005082:	61bb      	str	r3, [r7, #24]
 8005084:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8005086:	4b5d      	ldr	r3, [pc, #372]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 8005088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508a:	4a5c      	ldr	r2, [pc, #368]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 800508c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005090:	6313      	str	r3, [r2, #48]	@ 0x30
 8005092:	4b5a      	ldr	r3, [pc, #360]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 8005094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800509a:	617b      	str	r3, [r7, #20]
 800509c:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 800509e:	4b57      	ldr	r3, [pc, #348]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 80050a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a2:	4a56      	ldr	r2, [pc, #344]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 80050a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80050aa:	4b54      	ldr	r3, [pc, #336]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 80050ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050b2:	613b      	str	r3, [r7, #16]
 80050b4:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 80050b6:	4b51      	ldr	r3, [pc, #324]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 80050b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ba:	4a50      	ldr	r2, [pc, #320]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 80050bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80050c2:	4b4e      	ldr	r3, [pc, #312]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 80050c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ca:	60fb      	str	r3, [r7, #12]
 80050cc:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 80050ce:	2380      	movs	r3, #128	@ 0x80
 80050d0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80050d2:	2302      	movs	r3, #2
 80050d4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80050d6:	2300      	movs	r3, #0
 80050d8:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80050da:	2303      	movs	r3, #3
 80050dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80050de:	230a      	movs	r3, #10
 80050e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 80050e2:	f107 031c 	add.w	r3, r7, #28
 80050e6:	4619      	mov	r1, r3
 80050e8:	4845      	ldr	r0, [pc, #276]	@ (8005200 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80050ea:	f002 fb9f 	bl	800782c <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 80050ee:	2320      	movs	r3, #32
 80050f0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80050f2:	2302      	movs	r3, #2
 80050f4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80050f6:	2300      	movs	r3, #0
 80050f8:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80050fa:	2303      	movs	r3, #3
 80050fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 80050fe:	230a      	movs	r3, #10
 8005100:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8005102:	f107 031c 	add.w	r3, r7, #28
 8005106:	4619      	mov	r1, r3
 8005108:	483d      	ldr	r0, [pc, #244]	@ (8005200 <BSP_AUDIO_OUT_MspInit+0x19c>)
 800510a:	f002 fb8f 	bl	800782c <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 800510e:	2340      	movs	r3, #64	@ 0x40
 8005110:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8005112:	2302      	movs	r3, #2
 8005114:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005116:	2300      	movs	r3, #0
 8005118:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 800511a:	2303      	movs	r3, #3
 800511c:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 800511e:	230a      	movs	r3, #10
 8005120:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8005122:	f107 031c 	add.w	r3, r7, #28
 8005126:	4619      	mov	r1, r3
 8005128:	4835      	ldr	r0, [pc, #212]	@ (8005200 <BSP_AUDIO_OUT_MspInit+0x19c>)
 800512a:	f002 fb7f 	bl	800782c <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 800512e:	2310      	movs	r3, #16
 8005130:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8005132:	2302      	movs	r3, #2
 8005134:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005136:	2300      	movs	r3, #0
 8005138:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 800513a:	2303      	movs	r3, #3
 800513c:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 800513e:	230a      	movs	r3, #10
 8005140:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8005142:	f107 031c 	add.w	r3, r7, #28
 8005146:	4619      	mov	r1, r3
 8005148:	482d      	ldr	r0, [pc, #180]	@ (8005200 <BSP_AUDIO_OUT_MspInit+0x19c>)
 800514a:	f002 fb6f 	bl	800782c <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 800514e:	4b2b      	ldr	r3, [pc, #172]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 8005150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005152:	4a2a      	ldr	r2, [pc, #168]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 8005154:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005158:	6313      	str	r3, [r2, #48]	@ 0x30
 800515a:	4b28      	ldr	r3, [pc, #160]	@ (80051fc <BSP_AUDIO_OUT_MspInit+0x198>)
 800515c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800515e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005162:	60bb      	str	r3, [r7, #8]
 8005164:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a26      	ldr	r2, [pc, #152]	@ (8005204 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d138      	bne.n	80051e2 <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8005170:	4b25      	ldr	r3, [pc, #148]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005172:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8005176:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8005178:	4b23      	ldr	r3, [pc, #140]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800517a:	2240      	movs	r2, #64	@ 0x40
 800517c:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800517e:	4b22      	ldr	r3, [pc, #136]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005180:	2200      	movs	r2, #0
 8005182:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8005184:	4b20      	ldr	r3, [pc, #128]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005186:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800518a:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 800518c:	4b1e      	ldr	r3, [pc, #120]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800518e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005192:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8005194:	4b1c      	ldr	r3, [pc, #112]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8005196:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800519a:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 800519c:	4b1a      	ldr	r3, [pc, #104]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800519e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80051a2:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 80051a4:	4b18      	ldr	r3, [pc, #96]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80051a6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80051aa:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80051ac:	4b16      	ldr	r3, [pc, #88]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80051ae:	2204      	movs	r2, #4
 80051b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80051b2:	4b15      	ldr	r3, [pc, #84]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80051b4:	2203      	movs	r2, #3
 80051b6:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80051b8:	4b13      	ldr	r3, [pc, #76]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80051be:	4b12      	ldr	r3, [pc, #72]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 80051c4:	4b10      	ldr	r3, [pc, #64]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80051c6:	4a11      	ldr	r2, [pc, #68]	@ (800520c <BSP_AUDIO_OUT_MspInit+0x1a8>)
 80051c8:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a0e      	ldr	r2, [pc, #56]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80051ce:	66da      	str	r2, [r3, #108]	@ 0x6c
 80051d0:	4a0d      	ldr	r2, [pc, #52]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 80051d6:	480c      	ldr	r0, [pc, #48]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80051d8:	f001 faba 	bl	8006750 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 80051dc:	480a      	ldr	r0, [pc, #40]	@ (8005208 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80051de:	f001 fa09 	bl	80065f4 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80051e2:	2200      	movs	r2, #0
 80051e4:	210e      	movs	r1, #14
 80051e6:	203c      	movs	r0, #60	@ 0x3c
 80051e8:	f000 fff6 	bl	80061d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 80051ec:	203c      	movs	r0, #60	@ 0x3c
 80051ee:	f001 f80f 	bl	8006210 <HAL_NVIC_EnableIRQ>
}
 80051f2:	bf00      	nop
 80051f4:	3730      	adds	r7, #48	@ 0x30
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	40023800 	.word	0x40023800
 8005200:	40022000 	.word	0x40022000
 8005204:	40015c04 	.word	0x40015c04
 8005208:	20014964 	.word	0x20014964
 800520c:	40026470 	.word	0x40026470

08005210 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8005210:	b580      	push	{r7, lr}
 8005212:	b0a6      	sub	sp, #152	@ 0x98
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 800521c:	f107 0314 	add.w	r3, r7, #20
 8005220:	4618      	mov	r0, r3
 8005222:	f007 fa3f 	bl	800c6a4 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	f642 3211 	movw	r2, #11025	@ 0x2b11
 800522c:	4293      	cmp	r3, r2
 800522e:	d009      	beq.n	8005244 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	f245 6222 	movw	r2, #22050	@ 0x5622
 8005236:	4293      	cmp	r3, r2
 8005238:	d004      	beq.n	8005244 <BSP_AUDIO_OUT_ClockConfig+0x34>
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8005240:	4293      	cmp	r3, r2
 8005242:	d112      	bne.n	800526a <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8005244:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005248:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 800524a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800524e:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8005250:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8005254:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8005256:	2302      	movs	r3, #2
 8005258:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 800525a:	2313      	movs	r3, #19
 800525c:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 800525e:	f107 0314 	add.w	r3, r7, #20
 8005262:	4618      	mov	r0, r3
 8005264:	f006 fe2e 	bl	800bec4 <HAL_RCCEx_PeriphCLKConfig>
 8005268:	e012      	b.n	8005290 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 800526a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800526e:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8005270:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005274:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 8005276:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 800527a:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 800527c:	2307      	movs	r3, #7
 800527e:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8005280:	2301      	movs	r3, #1
 8005282:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8005284:	f107 0314 	add.w	r3, r7, #20
 8005288:	4618      	mov	r0, r3
 800528a:	f006 fe1b 	bl	800bec4 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 800528e:	bf00      	nop
 8005290:	bf00      	nop
 8005292:	3798      	adds	r7, #152	@ 0x98
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <SAIx_Out_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_Out_DeInit(void)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	af00      	add	r7, sp, #0
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 800529c:	4b07      	ldr	r3, [pc, #28]	@ (80052bc <SAIx_Out_DeInit+0x24>)
 800529e:	4a08      	ldr	r2, [pc, #32]	@ (80052c0 <SAIx_Out_DeInit+0x28>)
 80052a0:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 80052a2:	4b06      	ldr	r3, [pc, #24]	@ (80052bc <SAIx_Out_DeInit+0x24>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	4b04      	ldr	r3, [pc, #16]	@ (80052bc <SAIx_Out_DeInit+0x24>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80052b0:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_out_sai);
 80052b2:	4802      	ldr	r0, [pc, #8]	@ (80052bc <SAIx_Out_DeInit+0x24>)
 80052b4:	f008 f9c6 	bl	800d644 <HAL_SAI_DeInit>
}
 80052b8:	bf00      	nop
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	2001485c 	.word	0x2001485c
 80052c0:	40015c04 	.word	0x40015c04

080052c4 <BSP_AUDIO_IN_OUT_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_OUT_Init(uint16_t InputDevice, uint16_t OutputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 80052c4:	b590      	push	{r4, r7, lr}
 80052c6:	b089      	sub	sp, #36	@ 0x24
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60ba      	str	r2, [r7, #8]
 80052cc:	607b      	str	r3, [r7, #4]
 80052ce:	4603      	mov	r3, r0
 80052d0:	81fb      	strh	r3, [r7, #14]
 80052d2:	460b      	mov	r3, r1
 80052d4:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = AUDIO_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 80052da:	2300      	movs	r3, #0
 80052dc:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2)  /* Only MICROPHONE_2 input supported */
 80052de:	89fb      	ldrh	r3, [r7, #14]
 80052e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052e4:	d002      	beq.n	80052ec <BSP_AUDIO_IN_OUT_Init+0x28>
  {
    ret = AUDIO_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	77fb      	strb	r3, [r7, #31]
 80052ea:	e054      	b.n	8005396 <BSP_AUDIO_IN_OUT_Init+0xd2>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 80052ec:	f000 fa06 	bl	80056fc <SAIx_In_DeInit>
    SAIx_Out_DeInit();
 80052f0:	f7ff ffd2 	bl	8005298 <SAIx_Out_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 80052f4:	2200      	movs	r2, #0
 80052f6:	68b9      	ldr	r1, [r7, #8]
 80052f8:	4829      	ldr	r0, [pc, #164]	@ (80053a0 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 80052fa:	f7ff ff89 	bl	8005210 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80052fe:	4b28      	ldr	r3, [pc, #160]	@ (80053a0 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 8005300:	4a28      	ldr	r2, [pc, #160]	@ (80053a4 <BSP_AUDIO_IN_OUT_Init+0xe0>)
 8005302:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 8005304:	4826      	ldr	r0, [pc, #152]	@ (80053a0 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 8005306:	f008 fb11 	bl	800d92c <HAL_SAI_GetState>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d103      	bne.n	8005318 <BSP_AUDIO_IN_OUT_Init+0x54>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 8005310:	2100      	movs	r1, #0
 8005312:	4823      	ldr	r0, [pc, #140]	@ (80053a0 <BSP_AUDIO_IN_OUT_Init+0xdc>)
 8005314:	f000 f88a 	bl	800542c <BSP_AUDIO_IN_MspInit>
    }

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from memory to SAI peripheral */
    haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005318:	4b23      	ldr	r3, [pc, #140]	@ (80053a8 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 800531a:	4a24      	ldr	r2, [pc, #144]	@ (80053ac <BSP_AUDIO_IN_OUT_Init+0xe8>)
 800531c:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_out_sai) == HAL_SAI_STATE_RESET)
 800531e:	4822      	ldr	r0, [pc, #136]	@ (80053a8 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 8005320:	f008 fb04 	bl	800d92c <HAL_SAI_GetState>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d103      	bne.n	8005332 <BSP_AUDIO_IN_OUT_Init+0x6e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
 800532a:	2100      	movs	r1, #0
 800532c:	481e      	ldr	r0, [pc, #120]	@ (80053a8 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 800532e:	f7ff fe99 	bl	8005064 <BSP_AUDIO_OUT_MspInit>

    /* Configure SAI in master mode :
     *   - SAI2_block_A in master TX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 8005332:	89fb      	ldrh	r3, [r7, #14]
 8005334:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005338:	d102      	bne.n	8005340 <BSP_AUDIO_IN_OUT_Init+0x7c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 800533a:	230a      	movs	r3, #10
 800533c:	61bb      	str	r3, [r7, #24]
 800533e:	e001      	b.n	8005344 <BSP_AUDIO_IN_OUT_Init+0x80>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8005340:	2305      	movs	r3, #5
 8005342:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_TX, slot_active, AudioFreq);
 8005344:	68ba      	ldr	r2, [r7, #8]
 8005346:	69b9      	ldr	r1, [r7, #24]
 8005348:	2000      	movs	r0, #0
 800534a:	f000 f921 	bl	8005590 <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 800534e:	4b18      	ldr	r3, [pc, #96]	@ (80053b0 <BSP_AUDIO_IN_OUT_Init+0xec>)
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	2034      	movs	r0, #52	@ 0x34
 8005354:	4798      	blx	r3
 8005356:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f648 1294 	movw	r2, #35220	@ 0x8994
 800535e:	4293      	cmp	r3, r2
 8005360:	d109      	bne.n	8005376 <BSP_AUDIO_IN_OUT_Init+0xb2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8005362:	4b13      	ldr	r3, [pc, #76]	@ (80053b0 <BSP_AUDIO_IN_OUT_Init+0xec>)
 8005364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005366:	2034      	movs	r0, #52	@ 0x34
 8005368:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 800536a:	4b12      	ldr	r3, [pc, #72]	@ (80053b4 <BSP_AUDIO_IN_OUT_Init+0xf0>)
 800536c:	4a10      	ldr	r2, [pc, #64]	@ (80053b0 <BSP_AUDIO_IN_OUT_Init+0xec>)
 800536e:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8005370:	2300      	movs	r3, #0
 8005372:	77fb      	strb	r3, [r7, #31]
 8005374:	e001      	b.n	800537a <BSP_AUDIO_IN_OUT_Init+0xb6>
    }
    else
    {
      ret = AUDIO_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 800537a:	7ffb      	ldrb	r3, [r7, #31]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10a      	bne.n	8005396 <BSP_AUDIO_IN_OUT_Init+0xd2>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice | OutputDevice, 100, AudioFreq);
 8005380:	4b0c      	ldr	r3, [pc, #48]	@ (80053b4 <BSP_AUDIO_IN_OUT_Init+0xf0>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681c      	ldr	r4, [r3, #0]
 8005386:	89fa      	ldrh	r2, [r7, #14]
 8005388:	89bb      	ldrh	r3, [r7, #12]
 800538a:	4313      	orrs	r3, r2
 800538c:	b299      	uxth	r1, r3
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	2264      	movs	r2, #100	@ 0x64
 8005392:	2034      	movs	r0, #52	@ 0x34
 8005394:	47a0      	blx	r4
    }
  }
  return ret;
 8005396:	7ffb      	ldrb	r3, [r7, #31]
}
 8005398:	4618      	mov	r0, r3
 800539a:	3724      	adds	r7, #36	@ 0x24
 800539c:	46bd      	mov	sp, r7
 800539e:	bd90      	pop	{r4, r7, pc}
 80053a0:	200148e0 	.word	0x200148e0
 80053a4:	40015c24 	.word	0x40015c24
 80053a8:	2001485c 	.word	0x2001485c
 80053ac:	40015c04 	.word	0x40015c04
 80053b0:	20012004 	.word	0x20012004
 80053b4:	20014858 	.word	0x20014858

080053b8 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	461a      	mov	r2, r3
 80053cc:	6879      	ldr	r1, [r7, #4]
 80053ce:	4805      	ldr	r0, [pc, #20]	@ (80053e4 <BSP_AUDIO_IN_Record+0x2c>)
 80053d0:	f008 fa1e 	bl	800d810 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 80053d4:	2300      	movs	r3, #0
 80053d6:	60fb      	str	r3, [r7, #12]
  
  return ret;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	b2db      	uxtb	r3, r3
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3710      	adds	r7, #16
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	200148e0 	.word	0x200148e0

080053e8 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 80053f0:	f7fc fc82 	bl	8001cf8 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 80053f4:	bf00      	nop
 80053f6:	3708      	adds	r7, #8
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8005404:	f000 f804 	bl	8005410 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8005408:	bf00      	nop
 800540a:	3708      	adds	r7, #8
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 8005410:	b480      	push	{r7}
 8005412:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8005414:	bf00      	nop
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr

0800541e <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 800541e:	b480      	push	{r7}
 8005420:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8005422:	bf00      	nop
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b08c      	sub	sp, #48	@ 0x30
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 8005436:	4b50      	ldr	r3, [pc, #320]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800543a:	4a4f      	ldr	r2, [pc, #316]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 800543c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005440:	6453      	str	r3, [r2, #68]	@ 0x44
 8005442:	4b4d      	ldr	r3, [pc, #308]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005446:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800544a:	61bb      	str	r3, [r7, #24]
 800544c:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 800544e:	4b4a      	ldr	r3, [pc, #296]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005452:	4a49      	ldr	r2, [pc, #292]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005454:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005458:	6313      	str	r3, [r2, #48]	@ 0x30
 800545a:	4b47      	ldr	r3, [pc, #284]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 800545c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800545e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005462:	617b      	str	r3, [r7, #20]
 8005464:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 8005466:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800546a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800546c:	2302      	movs	r3, #2
 800546e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005470:	2300      	movs	r3, #0
 8005472:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005474:	2302      	movs	r3, #2
 8005476:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 8005478:	230a      	movs	r3, #10
 800547a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 800547c:	f107 031c 	add.w	r3, r7, #28
 8005480:	4619      	mov	r1, r3
 8005482:	483e      	ldr	r0, [pc, #248]	@ (800557c <BSP_AUDIO_IN_MspInit+0x150>)
 8005484:	f002 f9d2 	bl	800782c <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8005488:	4b3b      	ldr	r3, [pc, #236]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 800548a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800548c:	4a3a      	ldr	r2, [pc, #232]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 800548e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005492:	6313      	str	r3, [r2, #48]	@ 0x30
 8005494:	4b38      	ldr	r3, [pc, #224]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800549c:	613b      	str	r3, [r7, #16]
 800549e:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 80054a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054a4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80054a6:	2300      	movs	r3, #0
 80054a8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80054aa:	2300      	movs	r3, #0
 80054ac:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80054ae:	2302      	movs	r3, #2
 80054b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 80054b2:	f107 031c 	add.w	r3, r7, #28
 80054b6:	4619      	mov	r1, r3
 80054b8:	4831      	ldr	r0, [pc, #196]	@ (8005580 <BSP_AUDIO_IN_MspInit+0x154>)
 80054ba:	f002 f9b7 	bl	800782c <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 80054be:	4b2e      	ldr	r3, [pc, #184]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 80054c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c2:	4a2d      	ldr	r2, [pc, #180]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 80054c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80054c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80054ca:	4b2b      	ldr	r3, [pc, #172]	@ (8005578 <BSP_AUDIO_IN_MspInit+0x14c>)
 80054cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054d2:	60fb      	str	r3, [r7, #12]
 80054d4:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a2a      	ldr	r2, [pc, #168]	@ (8005584 <BSP_AUDIO_IN_MspInit+0x158>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d137      	bne.n	8005550 <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 80054e0:	4b29      	ldr	r3, [pc, #164]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 80054e6:	4b28      	ldr	r3, [pc, #160]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80054ec:	4b26      	ldr	r3, [pc, #152]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 80054f2:	4b25      	ldr	r3, [pc, #148]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80054f8:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 80054fa:	4b23      	ldr	r3, [pc, #140]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 80054fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005500:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 8005502:	4b21      	ldr	r3, [pc, #132]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005504:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005508:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 800550a:	4b1f      	ldr	r3, [pc, #124]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 800550c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005510:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8005512:	4b1d      	ldr	r3, [pc, #116]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005514:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005518:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800551a:	4b1b      	ldr	r3, [pc, #108]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 800551c:	2200      	movs	r2, #0
 800551e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8005520:	4b19      	ldr	r3, [pc, #100]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005522:	2203      	movs	r2, #3
 8005524:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8005526:	4b18      	ldr	r3, [pc, #96]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005528:	2200      	movs	r2, #0
 800552a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 800552c:	4b16      	ldr	r3, [pc, #88]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 800552e:	2200      	movs	r2, #0
 8005530:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 8005532:	4b15      	ldr	r3, [pc, #84]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005534:	4a15      	ldr	r2, [pc, #84]	@ (800558c <BSP_AUDIO_IN_MspInit+0x160>)
 8005536:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a13      	ldr	r2, [pc, #76]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 800553c:	671a      	str	r2, [r3, #112]	@ 0x70
 800553e:	4a12      	ldr	r2, [pc, #72]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8005544:	4810      	ldr	r0, [pc, #64]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005546:	f001 f903 	bl	8006750 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 800554a:	480f      	ldr	r0, [pc, #60]	@ (8005588 <BSP_AUDIO_IN_MspInit+0x15c>)
 800554c:	f001 f852 	bl	80065f4 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8005550:	2200      	movs	r2, #0
 8005552:	210f      	movs	r1, #15
 8005554:	2046      	movs	r0, #70	@ 0x46
 8005556:	f000 fe3f 	bl	80061d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 800555a:	2046      	movs	r0, #70	@ 0x46
 800555c:	f000 fe58 	bl	8006210 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8005560:	2200      	movs	r2, #0
 8005562:	210f      	movs	r1, #15
 8005564:	2028      	movs	r0, #40	@ 0x28
 8005566:	f000 fe37 	bl	80061d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 800556a:	2028      	movs	r0, #40	@ 0x28
 800556c:	f000 fe50 	bl	8006210 <HAL_NVIC_EnableIRQ>
}
 8005570:	bf00      	nop
 8005572:	3730      	adds	r7, #48	@ 0x30
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	40023800 	.word	0x40023800
 800557c:	40021800 	.word	0x40021800
 8005580:	40021c00 	.word	0x40021c00
 8005584:	40015c24 	.word	0x40015c24
 8005588:	200149c4 	.word	0x200149c4
 800558c:	400264b8 	.word	0x400264b8

08005590 <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b084      	sub	sp, #16
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 800559c:	4b53      	ldr	r3, [pc, #332]	@ (80056ec <SAIx_In_Init+0x15c>)
 800559e:	4a54      	ldr	r2, [pc, #336]	@ (80056f0 <SAIx_In_Init+0x160>)
 80055a0:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 80055a2:	4b52      	ldr	r3, [pc, #328]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	4b50      	ldr	r3, [pc, #320]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80055b0:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 80055b2:	4a4e      	ldr	r2, [pc, #312]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 80055b8:	4a4c      	ldr	r2, [pc, #304]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 80055be:	4b4b      	ldr	r3, [pc, #300]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 80055c4:	4b49      	ldr	r3, [pc, #292]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055c6:	2200      	movs	r2, #0
 80055c8:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 80055ca:	4b48      	ldr	r3, [pc, #288]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055cc:	2280      	movs	r2, #128	@ 0x80
 80055ce:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80055d0:	4b46      	ldr	r3, [pc, #280]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055d2:	2200      	movs	r2, #0
 80055d4:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 80055d6:	4b45      	ldr	r3, [pc, #276]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055d8:	2201      	movs	r2, #1
 80055da:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 80055dc:	4b43      	ldr	r3, [pc, #268]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055de:	2200      	movs	r2, #0
 80055e0:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 80055e2:	4b42      	ldr	r3, [pc, #264]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80055e8:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80055ea:	4b40      	ldr	r3, [pc, #256]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055ec:	2201      	movs	r2, #1
 80055ee:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 80055f0:	4b3e      	ldr	r3, [pc, #248]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055f2:	2240      	movs	r2, #64	@ 0x40
 80055f4:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 80055f6:	4b3d      	ldr	r3, [pc, #244]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055f8:	2220      	movs	r2, #32
 80055fa:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80055fc:	4b3b      	ldr	r3, [pc, #236]	@ (80056ec <SAIx_In_Init+0x15c>)
 80055fe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005602:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005604:	4b39      	ldr	r3, [pc, #228]	@ (80056ec <SAIx_In_Init+0x15c>)
 8005606:	2200      	movs	r2, #0
 8005608:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 800560a:	4b38      	ldr	r3, [pc, #224]	@ (80056ec <SAIx_In_Init+0x15c>)
 800560c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005610:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 8005612:	4b36      	ldr	r3, [pc, #216]	@ (80056ec <SAIx_In_Init+0x15c>)
 8005614:	2200      	movs	r2, #0
 8005616:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005618:	4b34      	ldr	r3, [pc, #208]	@ (80056ec <SAIx_In_Init+0x15c>)
 800561a:	2200      	movs	r2, #0
 800561c:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 800561e:	4b33      	ldr	r3, [pc, #204]	@ (80056ec <SAIx_In_Init+0x15c>)
 8005620:	2204      	movs	r2, #4
 8005622:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 8005624:	4a31      	ldr	r2, [pc, #196]	@ (80056ec <SAIx_In_Init+0x15c>)
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 800562a:	4830      	ldr	r0, [pc, #192]	@ (80056ec <SAIx_In_Init+0x15c>)
 800562c:	f007 fe8c 	bl	800d348 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8005630:	4b30      	ldr	r3, [pc, #192]	@ (80056f4 <SAIx_In_Init+0x164>)
 8005632:	4a31      	ldr	r2, [pc, #196]	@ (80056f8 <SAIx_In_Init+0x168>)
 8005634:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8005636:	4b2f      	ldr	r3, [pc, #188]	@ (80056f4 <SAIx_In_Init+0x164>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	4b2d      	ldr	r3, [pc, #180]	@ (80056f4 <SAIx_In_Init+0x164>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005644:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 8005646:	4a2b      	ldr	r2, [pc, #172]	@ (80056f4 <SAIx_In_Init+0x164>)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 800564c:	4b29      	ldr	r3, [pc, #164]	@ (80056f4 <SAIx_In_Init+0x164>)
 800564e:	2203      	movs	r2, #3
 8005650:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8005652:	4b28      	ldr	r3, [pc, #160]	@ (80056f4 <SAIx_In_Init+0x164>)
 8005654:	2200      	movs	r2, #0
 8005656:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8005658:	4b26      	ldr	r3, [pc, #152]	@ (80056f4 <SAIx_In_Init+0x164>)
 800565a:	2200      	movs	r2, #0
 800565c:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 800565e:	4b25      	ldr	r3, [pc, #148]	@ (80056f4 <SAIx_In_Init+0x164>)
 8005660:	2280      	movs	r2, #128	@ 0x80
 8005662:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005664:	4b23      	ldr	r3, [pc, #140]	@ (80056f4 <SAIx_In_Init+0x164>)
 8005666:	2200      	movs	r2, #0
 8005668:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800566a:	4b22      	ldr	r3, [pc, #136]	@ (80056f4 <SAIx_In_Init+0x164>)
 800566c:	2201      	movs	r2, #1
 800566e:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 8005670:	4b20      	ldr	r3, [pc, #128]	@ (80056f4 <SAIx_In_Init+0x164>)
 8005672:	2201      	movs	r2, #1
 8005674:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 8005676:	4b1f      	ldr	r3, [pc, #124]	@ (80056f4 <SAIx_In_Init+0x164>)
 8005678:	2200      	movs	r2, #0
 800567a:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800567c:	4b1d      	ldr	r3, [pc, #116]	@ (80056f4 <SAIx_In_Init+0x164>)
 800567e:	2201      	movs	r2, #1
 8005680:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 8005682:	4b1c      	ldr	r3, [pc, #112]	@ (80056f4 <SAIx_In_Init+0x164>)
 8005684:	2240      	movs	r2, #64	@ 0x40
 8005686:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8005688:	4b1a      	ldr	r3, [pc, #104]	@ (80056f4 <SAIx_In_Init+0x164>)
 800568a:	2220      	movs	r2, #32
 800568c:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 800568e:	4b19      	ldr	r3, [pc, #100]	@ (80056f4 <SAIx_In_Init+0x164>)
 8005690:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005694:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005696:	4b17      	ldr	r3, [pc, #92]	@ (80056f4 <SAIx_In_Init+0x164>)
 8005698:	2200      	movs	r2, #0
 800569a:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 800569c:	4b15      	ldr	r3, [pc, #84]	@ (80056f4 <SAIx_In_Init+0x164>)
 800569e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80056a2:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 80056a4:	4b13      	ldr	r3, [pc, #76]	@ (80056f4 <SAIx_In_Init+0x164>)
 80056a6:	2200      	movs	r2, #0
 80056a8:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80056aa:	4b12      	ldr	r3, [pc, #72]	@ (80056f4 <SAIx_In_Init+0x164>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 80056b0:	4b10      	ldr	r3, [pc, #64]	@ (80056f4 <SAIx_In_Init+0x164>)
 80056b2:	2204      	movs	r2, #4
 80056b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 80056b6:	4a0f      	ldr	r2, [pc, #60]	@ (80056f4 <SAIx_In_Init+0x164>)
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 80056bc:	480d      	ldr	r0, [pc, #52]	@ (80056f4 <SAIx_In_Init+0x164>)
 80056be:	f007 fe43 	bl	800d348 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 80056c2:	4b0a      	ldr	r3, [pc, #40]	@ (80056ec <SAIx_In_Init+0x15c>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	4b08      	ldr	r3, [pc, #32]	@ (80056ec <SAIx_In_Init+0x15c>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80056d0:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 80056d2:	4b08      	ldr	r3, [pc, #32]	@ (80056f4 <SAIx_In_Init+0x164>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	4b06      	ldr	r3, [pc, #24]	@ (80056f4 <SAIx_In_Init+0x164>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80056e0:	601a      	str	r2, [r3, #0]
}
 80056e2:	bf00      	nop
 80056e4:	3710      	adds	r7, #16
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	2001485c 	.word	0x2001485c
 80056f0:	40015c04 	.word	0x40015c04
 80056f4:	200148e0 	.word	0x200148e0
 80056f8:	40015c24 	.word	0x40015c24

080056fc <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8005700:	4b07      	ldr	r3, [pc, #28]	@ (8005720 <SAIx_In_DeInit+0x24>)
 8005702:	4a08      	ldr	r2, [pc, #32]	@ (8005724 <SAIx_In_DeInit+0x28>)
 8005704:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8005706:	4b06      	ldr	r3, [pc, #24]	@ (8005720 <SAIx_In_DeInit+0x24>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	4b04      	ldr	r3, [pc, #16]	@ (8005720 <SAIx_In_DeInit+0x24>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005714:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 8005716:	4802      	ldr	r0, [pc, #8]	@ (8005720 <SAIx_In_DeInit+0x24>)
 8005718:	f007 ff94 	bl	800d644 <HAL_SAI_DeInit>
}
 800571c:	bf00      	nop
 800571e:	bd80      	pop	{r7, pc}
 8005720:	200148e0 	.word	0x200148e0
 8005724:	40015c24 	.word	0x40015c24

08005728 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8005728:	b580      	push	{r7, lr}
 800572a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 800572c:	4b29      	ldr	r3, [pc, #164]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 800572e:	4a2a      	ldr	r2, [pc, #168]	@ (80057d8 <BSP_SDRAM_Init+0xb0>)
 8005730:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8005732:	4b2a      	ldr	r3, [pc, #168]	@ (80057dc <BSP_SDRAM_Init+0xb4>)
 8005734:	2202      	movs	r2, #2
 8005736:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8005738:	4b28      	ldr	r3, [pc, #160]	@ (80057dc <BSP_SDRAM_Init+0xb4>)
 800573a:	2207      	movs	r2, #7
 800573c:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 800573e:	4b27      	ldr	r3, [pc, #156]	@ (80057dc <BSP_SDRAM_Init+0xb4>)
 8005740:	2204      	movs	r2, #4
 8005742:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8005744:	4b25      	ldr	r3, [pc, #148]	@ (80057dc <BSP_SDRAM_Init+0xb4>)
 8005746:	2207      	movs	r2, #7
 8005748:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 800574a:	4b24      	ldr	r3, [pc, #144]	@ (80057dc <BSP_SDRAM_Init+0xb4>)
 800574c:	2202      	movs	r2, #2
 800574e:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8005750:	4b22      	ldr	r3, [pc, #136]	@ (80057dc <BSP_SDRAM_Init+0xb4>)
 8005752:	2202      	movs	r2, #2
 8005754:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8005756:	4b21      	ldr	r3, [pc, #132]	@ (80057dc <BSP_SDRAM_Init+0xb4>)
 8005758:	2202      	movs	r2, #2
 800575a:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 800575c:	4b1d      	ldr	r3, [pc, #116]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 800575e:	2200      	movs	r2, #0
 8005760:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8005762:	4b1c      	ldr	r3, [pc, #112]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 8005764:	2200      	movs	r2, #0
 8005766:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8005768:	4b1a      	ldr	r3, [pc, #104]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 800576a:	2204      	movs	r2, #4
 800576c:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800576e:	4b19      	ldr	r3, [pc, #100]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 8005770:	2210      	movs	r2, #16
 8005772:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8005774:	4b17      	ldr	r3, [pc, #92]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 8005776:	2240      	movs	r2, #64	@ 0x40
 8005778:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 800577a:	4b16      	ldr	r3, [pc, #88]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 800577c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005780:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8005782:	4b14      	ldr	r3, [pc, #80]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 8005784:	2200      	movs	r2, #0
 8005786:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8005788:	4b12      	ldr	r3, [pc, #72]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 800578a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800578e:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8005790:	4b10      	ldr	r3, [pc, #64]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 8005792:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005796:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8005798:	4b0e      	ldr	r3, [pc, #56]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 800579a:	2200      	movs	r2, #0
 800579c:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 800579e:	2100      	movs	r1, #0
 80057a0:	480c      	ldr	r0, [pc, #48]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 80057a2:	f000 f87f 	bl	80058a4 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80057a6:	490d      	ldr	r1, [pc, #52]	@ (80057dc <BSP_SDRAM_Init+0xb4>)
 80057a8:	480a      	ldr	r0, [pc, #40]	@ (80057d4 <BSP_SDRAM_Init+0xac>)
 80057aa:	f009 fbb2 	bl	800ef12 <HAL_SDRAM_Init>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d003      	beq.n	80057bc <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80057b4:	4b0a      	ldr	r3, [pc, #40]	@ (80057e0 <BSP_SDRAM_Init+0xb8>)
 80057b6:	2201      	movs	r2, #1
 80057b8:	701a      	strb	r2, [r3, #0]
 80057ba:	e002      	b.n	80057c2 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80057bc:	4b08      	ldr	r3, [pc, #32]	@ (80057e0 <BSP_SDRAM_Init+0xb8>)
 80057be:	2200      	movs	r2, #0
 80057c0:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80057c2:	f240 6003 	movw	r0, #1539	@ 0x603
 80057c6:	f000 f80d 	bl	80057e4 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80057ca:	4b05      	ldr	r3, [pc, #20]	@ (80057e0 <BSP_SDRAM_Init+0xb8>)
 80057cc:	781b      	ldrb	r3, [r3, #0]
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	20014a24 	.word	0x20014a24
 80057d8:	a0000140 	.word	0xa0000140
 80057dc:	20014a58 	.word	0x20014a58
 80057e0:	20012035 	.word	0x20012035

080057e4 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80057ec:	2300      	movs	r3, #0
 80057ee:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80057f0:	4b2a      	ldr	r3, [pc, #168]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057f2:	2201      	movs	r2, #1
 80057f4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80057f6:	4b29      	ldr	r3, [pc, #164]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057f8:	2210      	movs	r2, #16
 80057fa:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80057fc:	4b27      	ldr	r3, [pc, #156]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80057fe:	2201      	movs	r2, #1
 8005800:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8005802:	4b26      	ldr	r3, [pc, #152]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005804:	2200      	movs	r2, #0
 8005806:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005808:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800580c:	4923      	ldr	r1, [pc, #140]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800580e:	4824      	ldr	r0, [pc, #144]	@ (80058a0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005810:	f009 fbb3 	bl	800ef7a <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8005814:	2001      	movs	r0, #1
 8005816:	f000 f96b 	bl	8005af0 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 800581a:	4b20      	ldr	r3, [pc, #128]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800581c:	2202      	movs	r2, #2
 800581e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005820:	4b1e      	ldr	r3, [pc, #120]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005822:	2210      	movs	r2, #16
 8005824:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8005826:	4b1d      	ldr	r3, [pc, #116]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005828:	2201      	movs	r2, #1
 800582a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800582c:	4b1b      	ldr	r3, [pc, #108]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800582e:	2200      	movs	r2, #0
 8005830:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8005832:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005836:	4919      	ldr	r1, [pc, #100]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005838:	4819      	ldr	r0, [pc, #100]	@ (80058a0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800583a:	f009 fb9e 	bl	800ef7a <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800583e:	4b17      	ldr	r3, [pc, #92]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005840:	2203      	movs	r2, #3
 8005842:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005844:	4b15      	ldr	r3, [pc, #84]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005846:	2210      	movs	r2, #16
 8005848:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 800584a:	4b14      	ldr	r3, [pc, #80]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800584c:	2208      	movs	r2, #8
 800584e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8005850:	4b12      	ldr	r3, [pc, #72]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005852:	2200      	movs	r2, #0
 8005854:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005856:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800585a:	4910      	ldr	r1, [pc, #64]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800585c:	4810      	ldr	r0, [pc, #64]	@ (80058a0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800585e:	f009 fb8c 	bl	800ef7a <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8005862:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8005866:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8005868:	4b0c      	ldr	r3, [pc, #48]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800586a:	2204      	movs	r2, #4
 800586c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800586e:	4b0b      	ldr	r3, [pc, #44]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005870:	2210      	movs	r2, #16
 8005872:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8005874:	4b09      	ldr	r3, [pc, #36]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005876:	2201      	movs	r2, #1
 8005878:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	4a07      	ldr	r2, [pc, #28]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800587e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005880:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005884:	4905      	ldr	r1, [pc, #20]	@ (800589c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005886:	4806      	ldr	r0, [pc, #24]	@ (80058a0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005888:	f009 fb77 	bl	800ef7a <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 800588c:	6879      	ldr	r1, [r7, #4]
 800588e:	4804      	ldr	r0, [pc, #16]	@ (80058a0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005890:	f009 fba8 	bl	800efe4 <HAL_SDRAM_ProgramRefreshRate>
}
 8005894:	bf00      	nop
 8005896:	3710      	adds	r7, #16
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	20014a74 	.word	0x20014a74
 80058a0:	20014a24 	.word	0x20014a24

080058a4 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b090      	sub	sp, #64	@ 0x40
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80058ae:	4b70      	ldr	r3, [pc, #448]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 80058b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b2:	4a6f      	ldr	r2, [pc, #444]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 80058b4:	f043 0301 	orr.w	r3, r3, #1
 80058b8:	6393      	str	r3, [r2, #56]	@ 0x38
 80058ba:	4b6d      	ldr	r3, [pc, #436]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 80058bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80058c6:	4b6a      	ldr	r3, [pc, #424]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 80058c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ca:	4a69      	ldr	r2, [pc, #420]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 80058cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80058d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80058d2:	4b67      	ldr	r3, [pc, #412]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 80058d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058da:	627b      	str	r3, [r7, #36]	@ 0x24
 80058dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80058de:	4b64      	ldr	r3, [pc, #400]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 80058e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058e2:	4a63      	ldr	r2, [pc, #396]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 80058e4:	f043 0304 	orr.w	r3, r3, #4
 80058e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80058ea:	4b61      	ldr	r3, [pc, #388]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 80058ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ee:	f003 0304 	and.w	r3, r3, #4
 80058f2:	623b      	str	r3, [r7, #32]
 80058f4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80058f6:	4b5e      	ldr	r3, [pc, #376]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 80058f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058fa:	4a5d      	ldr	r2, [pc, #372]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 80058fc:	f043 0308 	orr.w	r3, r3, #8
 8005900:	6313      	str	r3, [r2, #48]	@ 0x30
 8005902:	4b5b      	ldr	r3, [pc, #364]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 8005904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005906:	f003 0308 	and.w	r3, r3, #8
 800590a:	61fb      	str	r3, [r7, #28]
 800590c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800590e:	4b58      	ldr	r3, [pc, #352]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 8005910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005912:	4a57      	ldr	r2, [pc, #348]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 8005914:	f043 0310 	orr.w	r3, r3, #16
 8005918:	6313      	str	r3, [r2, #48]	@ 0x30
 800591a:	4b55      	ldr	r3, [pc, #340]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 800591c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591e:	f003 0310 	and.w	r3, r3, #16
 8005922:	61bb      	str	r3, [r7, #24]
 8005924:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005926:	4b52      	ldr	r3, [pc, #328]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 8005928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800592a:	4a51      	ldr	r2, [pc, #324]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 800592c:	f043 0320 	orr.w	r3, r3, #32
 8005930:	6313      	str	r3, [r2, #48]	@ 0x30
 8005932:	4b4f      	ldr	r3, [pc, #316]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 8005934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005936:	f003 0320 	and.w	r3, r3, #32
 800593a:	617b      	str	r3, [r7, #20]
 800593c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800593e:	4b4c      	ldr	r3, [pc, #304]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 8005940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005942:	4a4b      	ldr	r2, [pc, #300]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 8005944:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005948:	6313      	str	r3, [r2, #48]	@ 0x30
 800594a:	4b49      	ldr	r3, [pc, #292]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 800594c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800594e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005952:	613b      	str	r3, [r7, #16]
 8005954:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005956:	4b46      	ldr	r3, [pc, #280]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 8005958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800595a:	4a45      	ldr	r2, [pc, #276]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 800595c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005960:	6313      	str	r3, [r2, #48]	@ 0x30
 8005962:	4b43      	ldr	r3, [pc, #268]	@ (8005a70 <BSP_SDRAM_MspInit+0x1cc>)
 8005964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800596a:	60fb      	str	r3, [r7, #12]
 800596c:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800596e:	2302      	movs	r3, #2
 8005970:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8005972:	2301      	movs	r3, #1
 8005974:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8005976:	2302      	movs	r3, #2
 8005978:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800597a:	230c      	movs	r3, #12
 800597c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 800597e:	2308      	movs	r3, #8
 8005980:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8005982:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005986:	4619      	mov	r1, r3
 8005988:	483a      	ldr	r0, [pc, #232]	@ (8005a74 <BSP_SDRAM_MspInit+0x1d0>)
 800598a:	f001 ff4f 	bl	800782c <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 800598e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8005992:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005994:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005998:	4619      	mov	r1, r3
 800599a:	4837      	ldr	r0, [pc, #220]	@ (8005a78 <BSP_SDRAM_MspInit+0x1d4>)
 800599c:	f001 ff46 	bl	800782c <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80059a0:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80059a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80059a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80059aa:	4619      	mov	r1, r3
 80059ac:	4833      	ldr	r0, [pc, #204]	@ (8005a7c <BSP_SDRAM_MspInit+0x1d8>)
 80059ae:	f001 ff3d 	bl	800782c <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80059b2:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80059b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80059b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80059bc:	4619      	mov	r1, r3
 80059be:	4830      	ldr	r0, [pc, #192]	@ (8005a80 <BSP_SDRAM_MspInit+0x1dc>)
 80059c0:	f001 ff34 	bl	800782c <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 80059c4:	f248 1333 	movw	r3, #33075	@ 0x8133
 80059c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80059ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80059ce:	4619      	mov	r1, r3
 80059d0:	482c      	ldr	r0, [pc, #176]	@ (8005a84 <BSP_SDRAM_MspInit+0x1e0>)
 80059d2:	f001 ff2b 	bl	800782c <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 80059d6:	2328      	movs	r3, #40	@ 0x28
 80059d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80059da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80059de:	4619      	mov	r1, r3
 80059e0:	4829      	ldr	r0, [pc, #164]	@ (8005a88 <BSP_SDRAM_MspInit+0x1e4>)
 80059e2:	f001 ff23 	bl	800782c <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80059e6:	4b29      	ldr	r3, [pc, #164]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80059ec:	4b27      	ldr	r3, [pc, #156]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 80059ee:	2280      	movs	r2, #128	@ 0x80
 80059f0:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80059f2:	4b26      	ldr	r3, [pc, #152]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 80059f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059f8:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80059fa:	4b24      	ldr	r3, [pc, #144]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 80059fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a00:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005a02:	4b22      	ldr	r3, [pc, #136]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a04:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005a08:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8005a0a:	4b20      	ldr	r3, [pc, #128]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a0c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005a10:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8005a12:	4b1e      	ldr	r3, [pc, #120]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a14:	2200      	movs	r2, #0
 8005a16:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8005a18:	4b1c      	ldr	r3, [pc, #112]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a1a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005a1e:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8005a20:	4b1a      	ldr	r3, [pc, #104]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8005a26:	4b19      	ldr	r3, [pc, #100]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a28:	2203      	movs	r2, #3
 8005a2a:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8005a2c:	4b17      	ldr	r3, [pc, #92]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8005a32:	4b16      	ldr	r3, [pc, #88]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8005a38:	4b14      	ldr	r3, [pc, #80]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a3a:	4a15      	ldr	r2, [pc, #84]	@ (8005a90 <BSP_SDRAM_MspInit+0x1ec>)
 8005a3c:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a12      	ldr	r2, [pc, #72]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a42:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a44:	4a11      	ldr	r2, [pc, #68]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8005a4a:	4810      	ldr	r0, [pc, #64]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a4c:	f000 fe80 	bl	8006750 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8005a50:	480e      	ldr	r0, [pc, #56]	@ (8005a8c <BSP_SDRAM_MspInit+0x1e8>)
 8005a52:	f000 fdcf 	bl	80065f4 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8005a56:	2200      	movs	r2, #0
 8005a58:	210f      	movs	r1, #15
 8005a5a:	2038      	movs	r0, #56	@ 0x38
 8005a5c:	f000 fbbc 	bl	80061d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8005a60:	2038      	movs	r0, #56	@ 0x38
 8005a62:	f000 fbd5 	bl	8006210 <HAL_NVIC_EnableIRQ>
}
 8005a66:	bf00      	nop
 8005a68:	3740      	adds	r7, #64	@ 0x40
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	40023800 	.word	0x40023800
 8005a74:	40020800 	.word	0x40020800
 8005a78:	40020c00 	.word	0x40020c00
 8005a7c:	40021000 	.word	0x40021000
 8005a80:	40021400 	.word	0x40021400
 8005a84:	40021800 	.word	0x40021800
 8005a88:	40021c00 	.word	0x40021c00
 8005a8c:	20014a84 	.word	0x20014a84
 8005a90:	40026410 	.word	0x40026410

08005a94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a98:	2003      	movs	r0, #3
 8005a9a:	f000 fb92 	bl	80061c2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005a9e:	2000      	movs	r0, #0
 8005aa0:	f7fd fc16 	bl	80032d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005aa4:	f7fc fa6c 	bl	8001f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	bd80      	pop	{r7, pc}
	...

08005ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ab4:	4b06      	ldr	r3, [pc, #24]	@ (8005ad0 <HAL_IncTick+0x20>)
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	461a      	mov	r2, r3
 8005aba:	4b06      	ldr	r3, [pc, #24]	@ (8005ad4 <HAL_IncTick+0x24>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4413      	add	r3, r2
 8005ac0:	4a04      	ldr	r2, [pc, #16]	@ (8005ad4 <HAL_IncTick+0x24>)
 8005ac2:	6013      	str	r3, [r2, #0]
}
 8005ac4:	bf00      	nop
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	2001203c 	.word	0x2001203c
 8005ad4:	20014ae4 	.word	0x20014ae4

08005ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	af00      	add	r7, sp, #0
  return uwTick;
 8005adc:	4b03      	ldr	r3, [pc, #12]	@ (8005aec <HAL_GetTick+0x14>)
 8005ade:	681b      	ldr	r3, [r3, #0]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	20014ae4 	.word	0x20014ae4

08005af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005af8:	f7ff ffee 	bl	8005ad8 <HAL_GetTick>
 8005afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b08:	d005      	beq.n	8005b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8005b34 <HAL_Delay+0x44>)
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	4413      	add	r3, r2
 8005b14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005b16:	bf00      	nop
 8005b18:	f7ff ffde 	bl	8005ad8 <HAL_GetTick>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d8f7      	bhi.n	8005b18 <HAL_Delay+0x28>
  {
  }
}
 8005b28:	bf00      	nop
 8005b2a:	bf00      	nop
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	2001203c 	.word	0x2001203c

08005b38 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b40:	2300      	movs	r3, #0
 8005b42:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d101      	bne.n	8005b4e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e031      	b.n	8005bb2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d109      	bne.n	8005b6a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f7fc fa3a 	bl	8001fd0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b6e:	f003 0310 	and.w	r3, r3, #16
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d116      	bne.n	8005ba4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b7a:	4b10      	ldr	r3, [pc, #64]	@ (8005bbc <HAL_ADC_Init+0x84>)
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	f043 0202 	orr.w	r2, r3, #2
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f974 	bl	8005e74 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b96:	f023 0303 	bic.w	r3, r3, #3
 8005b9a:	f043 0201 	orr.w	r2, r3, #1
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	641a      	str	r2, [r3, #64]	@ 0x40
 8005ba2:	e001      	b.n	8005ba8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	ffffeefd 	.word	0xffffeefd

08005bc0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b085      	sub	sp, #20
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d101      	bne.n	8005bdc <HAL_ADC_ConfigChannel+0x1c>
 8005bd8:	2302      	movs	r3, #2
 8005bda:	e13a      	b.n	8005e52 <HAL_ADC_ConfigChannel+0x292>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2b09      	cmp	r3, #9
 8005bea:	d93a      	bls.n	8005c62 <HAL_ADC_ConfigChannel+0xa2>
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005bf4:	d035      	beq.n	8005c62 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	68d9      	ldr	r1, [r3, #12]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	461a      	mov	r2, r3
 8005c04:	4613      	mov	r3, r2
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	4413      	add	r3, r2
 8005c0a:	3b1e      	subs	r3, #30
 8005c0c:	2207      	movs	r2, #7
 8005c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c12:	43da      	mvns	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	400a      	ands	r2, r1
 8005c1a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a8f      	ldr	r2, [pc, #572]	@ (8005e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d10a      	bne.n	8005c3c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68d9      	ldr	r1, [r3, #12]
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	061a      	lsls	r2, r3, #24
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	430a      	orrs	r2, r1
 8005c38:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c3a:	e039      	b.n	8005cb0 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	68d9      	ldr	r1, [r3, #12]
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	689a      	ldr	r2, [r3, #8]
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	4603      	mov	r3, r0
 8005c50:	005b      	lsls	r3, r3, #1
 8005c52:	4403      	add	r3, r0
 8005c54:	3b1e      	subs	r3, #30
 8005c56:	409a      	lsls	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c60:	e026      	b.n	8005cb0 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	6919      	ldr	r1, [r3, #16]
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	461a      	mov	r2, r3
 8005c70:	4613      	mov	r3, r2
 8005c72:	005b      	lsls	r3, r3, #1
 8005c74:	4413      	add	r3, r2
 8005c76:	f003 031f 	and.w	r3, r3, #31
 8005c7a:	2207      	movs	r2, #7
 8005c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c80:	43da      	mvns	r2, r3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	400a      	ands	r2, r1
 8005c88:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	6919      	ldr	r1, [r3, #16]
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	689a      	ldr	r2, [r3, #8]
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	005b      	lsls	r3, r3, #1
 8005ca0:	4403      	add	r3, r0
 8005ca2:	f003 031f 	and.w	r3, r3, #31
 8005ca6:	409a      	lsls	r2, r3
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	430a      	orrs	r2, r1
 8005cae:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	2b06      	cmp	r3, #6
 8005cb6:	d824      	bhi.n	8005d02 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	685a      	ldr	r2, [r3, #4]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	4413      	add	r3, r2
 8005cc8:	3b05      	subs	r3, #5
 8005cca:	221f      	movs	r2, #31
 8005ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd0:	43da      	mvns	r2, r3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	400a      	ands	r2, r1
 8005cd8:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	685a      	ldr	r2, [r3, #4]
 8005cec:	4613      	mov	r3, r2
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	4413      	add	r3, r2
 8005cf2:	3b05      	subs	r3, #5
 8005cf4:	fa00 f203 	lsl.w	r2, r0, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	430a      	orrs	r2, r1
 8005cfe:	635a      	str	r2, [r3, #52]	@ 0x34
 8005d00:	e04c      	b.n	8005d9c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	2b0c      	cmp	r3, #12
 8005d08:	d824      	bhi.n	8005d54 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	685a      	ldr	r2, [r3, #4]
 8005d14:	4613      	mov	r3, r2
 8005d16:	009b      	lsls	r3, r3, #2
 8005d18:	4413      	add	r3, r2
 8005d1a:	3b23      	subs	r3, #35	@ 0x23
 8005d1c:	221f      	movs	r2, #31
 8005d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d22:	43da      	mvns	r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	400a      	ands	r2, r1
 8005d2a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	4618      	mov	r0, r3
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	685a      	ldr	r2, [r3, #4]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	4413      	add	r3, r2
 8005d44:	3b23      	subs	r3, #35	@ 0x23
 8005d46:	fa00 f203 	lsl.w	r2, r0, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	430a      	orrs	r2, r1
 8005d50:	631a      	str	r2, [r3, #48]	@ 0x30
 8005d52:	e023      	b.n	8005d9c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	685a      	ldr	r2, [r3, #4]
 8005d5e:	4613      	mov	r3, r2
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	4413      	add	r3, r2
 8005d64:	3b41      	subs	r3, #65	@ 0x41
 8005d66:	221f      	movs	r2, #31
 8005d68:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6c:	43da      	mvns	r2, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	400a      	ands	r2, r1
 8005d74:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	4618      	mov	r0, r3
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	685a      	ldr	r2, [r3, #4]
 8005d88:	4613      	mov	r3, r2
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	4413      	add	r3, r2
 8005d8e:	3b41      	subs	r3, #65	@ 0x41
 8005d90:	fa00 f203 	lsl.w	r2, r0, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a30      	ldr	r2, [pc, #192]	@ (8005e64 <HAL_ADC_ConfigChannel+0x2a4>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d10a      	bne.n	8005dbc <HAL_ADC_ConfigChannel+0x1fc>
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005dae:	d105      	bne.n	8005dbc <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005db0:	4b2d      	ldr	r3, [pc, #180]	@ (8005e68 <HAL_ADC_ConfigChannel+0x2a8>)
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	4a2c      	ldr	r2, [pc, #176]	@ (8005e68 <HAL_ADC_ConfigChannel+0x2a8>)
 8005db6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005dba:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a28      	ldr	r2, [pc, #160]	@ (8005e64 <HAL_ADC_ConfigChannel+0x2a4>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d10f      	bne.n	8005de6 <HAL_ADC_ConfigChannel+0x226>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	2b12      	cmp	r3, #18
 8005dcc:	d10b      	bne.n	8005de6 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8005dce:	4b26      	ldr	r3, [pc, #152]	@ (8005e68 <HAL_ADC_ConfigChannel+0x2a8>)
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	4a25      	ldr	r2, [pc, #148]	@ (8005e68 <HAL_ADC_ConfigChannel+0x2a8>)
 8005dd4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005dd8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8005dda:	4b23      	ldr	r3, [pc, #140]	@ (8005e68 <HAL_ADC_ConfigChannel+0x2a8>)
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	4a22      	ldr	r2, [pc, #136]	@ (8005e68 <HAL_ADC_ConfigChannel+0x2a8>)
 8005de0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005de4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a1e      	ldr	r2, [pc, #120]	@ (8005e64 <HAL_ADC_ConfigChannel+0x2a4>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d12b      	bne.n	8005e48 <HAL_ADC_ConfigChannel+0x288>
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a1a      	ldr	r2, [pc, #104]	@ (8005e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d003      	beq.n	8005e02 <HAL_ADC_ConfigChannel+0x242>
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2b11      	cmp	r3, #17
 8005e00:	d122      	bne.n	8005e48 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005e02:	4b19      	ldr	r3, [pc, #100]	@ (8005e68 <HAL_ADC_ConfigChannel+0x2a8>)
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	4a18      	ldr	r2, [pc, #96]	@ (8005e68 <HAL_ADC_ConfigChannel+0x2a8>)
 8005e08:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005e0c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005e0e:	4b16      	ldr	r3, [pc, #88]	@ (8005e68 <HAL_ADC_ConfigChannel+0x2a8>)
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	4a15      	ldr	r2, [pc, #84]	@ (8005e68 <HAL_ADC_ConfigChannel+0x2a8>)
 8005e14:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005e18:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a10      	ldr	r2, [pc, #64]	@ (8005e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d111      	bne.n	8005e48 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005e24:	4b11      	ldr	r3, [pc, #68]	@ (8005e6c <HAL_ADC_ConfigChannel+0x2ac>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a11      	ldr	r2, [pc, #68]	@ (8005e70 <HAL_ADC_ConfigChannel+0x2b0>)
 8005e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e2e:	0c9a      	lsrs	r2, r3, #18
 8005e30:	4613      	mov	r3, r2
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	4413      	add	r3, r2
 8005e36:	005b      	lsls	r3, r3, #1
 8005e38:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005e3a:	e002      	b.n	8005e42 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	3b01      	subs	r3, #1
 8005e40:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d1f9      	bne.n	8005e3c <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3714      	adds	r7, #20
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	10000012 	.word	0x10000012
 8005e64:	40012000 	.word	0x40012000
 8005e68:	40012300 	.word	0x40012300
 8005e6c:	20012000 	.word	0x20012000
 8005e70:	431bde83 	.word	0x431bde83

08005e74 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005e7c:	4b78      	ldr	r3, [pc, #480]	@ (8006060 <ADC_Init+0x1ec>)
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	4a77      	ldr	r2, [pc, #476]	@ (8006060 <ADC_Init+0x1ec>)
 8005e82:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8005e86:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005e88:	4b75      	ldr	r3, [pc, #468]	@ (8006060 <ADC_Init+0x1ec>)
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	4973      	ldr	r1, [pc, #460]	@ (8006060 <ADC_Init+0x1ec>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	685a      	ldr	r2, [r3, #4]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ea4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	6859      	ldr	r1, [r3, #4]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	691b      	ldr	r3, [r3, #16]
 8005eb0:	021a      	lsls	r2, r3, #8
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005ec8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	6859      	ldr	r1, [r3, #4]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	689a      	ldr	r2, [r3, #8]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	430a      	orrs	r2, r1
 8005eda:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	689a      	ldr	r2, [r3, #8]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005eea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	6899      	ldr	r1, [r3, #8]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	68da      	ldr	r2, [r3, #12]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	430a      	orrs	r2, r1
 8005efc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f02:	4a58      	ldr	r2, [pc, #352]	@ (8006064 <ADC_Init+0x1f0>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d022      	beq.n	8005f4e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	689a      	ldr	r2, [r3, #8]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005f16:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6899      	ldr	r1, [r3, #8]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	430a      	orrs	r2, r1
 8005f28:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	689a      	ldr	r2, [r3, #8]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005f38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	6899      	ldr	r1, [r3, #8]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	430a      	orrs	r2, r1
 8005f4a:	609a      	str	r2, [r3, #8]
 8005f4c:	e00f      	b.n	8005f6e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	689a      	ldr	r2, [r3, #8]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005f5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	689a      	ldr	r2, [r3, #8]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005f6c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	689a      	ldr	r2, [r3, #8]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f022 0202 	bic.w	r2, r2, #2
 8005f7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	6899      	ldr	r1, [r3, #8]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	699b      	ldr	r3, [r3, #24]
 8005f88:	005a      	lsls	r2, r3, #1
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	430a      	orrs	r2, r1
 8005f90:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d01b      	beq.n	8005fd4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	685a      	ldr	r2, [r3, #4]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005faa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005fba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6859      	ldr	r1, [r3, #4]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	035a      	lsls	r2, r3, #13
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	430a      	orrs	r2, r1
 8005fd0:	605a      	str	r2, [r3, #4]
 8005fd2:	e007      	b.n	8005fe4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005fe2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005ff2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	69db      	ldr	r3, [r3, #28]
 8005ffe:	3b01      	subs	r3, #1
 8006000:	051a      	lsls	r2, r3, #20
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	430a      	orrs	r2, r1
 8006008:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	689a      	ldr	r2, [r3, #8]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006018:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	6899      	ldr	r1, [r3, #8]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006026:	025a      	lsls	r2, r3, #9
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	430a      	orrs	r2, r1
 800602e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	689a      	ldr	r2, [r3, #8]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800603e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	6899      	ldr	r1, [r3, #8]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	029a      	lsls	r2, r3, #10
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	430a      	orrs	r2, r1
 8006052:	609a      	str	r2, [r3, #8]
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr
 8006060:	40012300 	.word	0x40012300
 8006064:	0f000001 	.word	0x0f000001

08006068 <__NVIC_SetPriorityGrouping>:
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f003 0307 	and.w	r3, r3, #7
 8006076:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006078:	4b0b      	ldr	r3, [pc, #44]	@ (80060a8 <__NVIC_SetPriorityGrouping+0x40>)
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800607e:	68ba      	ldr	r2, [r7, #8]
 8006080:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006084:	4013      	ands	r3, r2
 8006086:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006090:	4b06      	ldr	r3, [pc, #24]	@ (80060ac <__NVIC_SetPriorityGrouping+0x44>)
 8006092:	4313      	orrs	r3, r2
 8006094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006096:	4a04      	ldr	r2, [pc, #16]	@ (80060a8 <__NVIC_SetPriorityGrouping+0x40>)
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	60d3      	str	r3, [r2, #12]
}
 800609c:	bf00      	nop
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr
 80060a8:	e000ed00 	.word	0xe000ed00
 80060ac:	05fa0000 	.word	0x05fa0000

080060b0 <__NVIC_GetPriorityGrouping>:
{
 80060b0:	b480      	push	{r7}
 80060b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80060b4:	4b04      	ldr	r3, [pc, #16]	@ (80060c8 <__NVIC_GetPriorityGrouping+0x18>)
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	0a1b      	lsrs	r3, r3, #8
 80060ba:	f003 0307 	and.w	r3, r3, #7
}
 80060be:	4618      	mov	r0, r3
 80060c0:	46bd      	mov	sp, r7
 80060c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c6:	4770      	bx	lr
 80060c8:	e000ed00 	.word	0xe000ed00

080060cc <__NVIC_EnableIRQ>:
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	4603      	mov	r3, r0
 80060d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	db0b      	blt.n	80060f6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80060de:	79fb      	ldrb	r3, [r7, #7]
 80060e0:	f003 021f 	and.w	r2, r3, #31
 80060e4:	4907      	ldr	r1, [pc, #28]	@ (8006104 <__NVIC_EnableIRQ+0x38>)
 80060e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060ea:	095b      	lsrs	r3, r3, #5
 80060ec:	2001      	movs	r0, #1
 80060ee:	fa00 f202 	lsl.w	r2, r0, r2
 80060f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80060f6:	bf00      	nop
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	e000e100 	.word	0xe000e100

08006108 <__NVIC_SetPriority>:
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	4603      	mov	r3, r0
 8006110:	6039      	str	r1, [r7, #0]
 8006112:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006118:	2b00      	cmp	r3, #0
 800611a:	db0a      	blt.n	8006132 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	b2da      	uxtb	r2, r3
 8006120:	490c      	ldr	r1, [pc, #48]	@ (8006154 <__NVIC_SetPriority+0x4c>)
 8006122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006126:	0112      	lsls	r2, r2, #4
 8006128:	b2d2      	uxtb	r2, r2
 800612a:	440b      	add	r3, r1
 800612c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006130:	e00a      	b.n	8006148 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	b2da      	uxtb	r2, r3
 8006136:	4908      	ldr	r1, [pc, #32]	@ (8006158 <__NVIC_SetPriority+0x50>)
 8006138:	79fb      	ldrb	r3, [r7, #7]
 800613a:	f003 030f 	and.w	r3, r3, #15
 800613e:	3b04      	subs	r3, #4
 8006140:	0112      	lsls	r2, r2, #4
 8006142:	b2d2      	uxtb	r2, r2
 8006144:	440b      	add	r3, r1
 8006146:	761a      	strb	r2, [r3, #24]
}
 8006148:	bf00      	nop
 800614a:	370c      	adds	r7, #12
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr
 8006154:	e000e100 	.word	0xe000e100
 8006158:	e000ed00 	.word	0xe000ed00

0800615c <NVIC_EncodePriority>:
{
 800615c:	b480      	push	{r7}
 800615e:	b089      	sub	sp, #36	@ 0x24
 8006160:	af00      	add	r7, sp, #0
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	60b9      	str	r1, [r7, #8]
 8006166:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f003 0307 	and.w	r3, r3, #7
 800616e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	f1c3 0307 	rsb	r3, r3, #7
 8006176:	2b04      	cmp	r3, #4
 8006178:	bf28      	it	cs
 800617a:	2304      	movcs	r3, #4
 800617c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	3304      	adds	r3, #4
 8006182:	2b06      	cmp	r3, #6
 8006184:	d902      	bls.n	800618c <NVIC_EncodePriority+0x30>
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	3b03      	subs	r3, #3
 800618a:	e000      	b.n	800618e <NVIC_EncodePriority+0x32>
 800618c:	2300      	movs	r3, #0
 800618e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006190:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006194:	69bb      	ldr	r3, [r7, #24]
 8006196:	fa02 f303 	lsl.w	r3, r2, r3
 800619a:	43da      	mvns	r2, r3
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	401a      	ands	r2, r3
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80061a4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	fa01 f303 	lsl.w	r3, r1, r3
 80061ae:	43d9      	mvns	r1, r3
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061b4:	4313      	orrs	r3, r2
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3724      	adds	r7, #36	@ 0x24
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061c2:	b580      	push	{r7, lr}
 80061c4:	b082      	sub	sp, #8
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f7ff ff4c 	bl	8006068 <__NVIC_SetPriorityGrouping>
}
 80061d0:	bf00      	nop
 80061d2:	3708      	adds	r7, #8
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80061d8:	b580      	push	{r7, lr}
 80061da:	b086      	sub	sp, #24
 80061dc:	af00      	add	r7, sp, #0
 80061de:	4603      	mov	r3, r0
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	607a      	str	r2, [r7, #4]
 80061e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80061e6:	2300      	movs	r3, #0
 80061e8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80061ea:	f7ff ff61 	bl	80060b0 <__NVIC_GetPriorityGrouping>
 80061ee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	68b9      	ldr	r1, [r7, #8]
 80061f4:	6978      	ldr	r0, [r7, #20]
 80061f6:	f7ff ffb1 	bl	800615c <NVIC_EncodePriority>
 80061fa:	4602      	mov	r2, r0
 80061fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006200:	4611      	mov	r1, r2
 8006202:	4618      	mov	r0, r3
 8006204:	f7ff ff80 	bl	8006108 <__NVIC_SetPriority>
}
 8006208:	bf00      	nop
 800620a:	3718      	adds	r7, #24
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b082      	sub	sp, #8
 8006214:	af00      	add	r7, sp, #0
 8006216:	4603      	mov	r3, r0
 8006218:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800621a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800621e:	4618      	mov	r0, r3
 8006220:	f7ff ff54 	bl	80060cc <__NVIC_EnableIRQ>
}
 8006224:	bf00      	nop
 8006226:	3708      	adds	r7, #8
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800622c:	b480      	push	{r7}
 800622e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8006230:	f3bf 8f5f 	dmb	sy
}
 8006234:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8006236:	4b07      	ldr	r3, [pc, #28]	@ (8006254 <HAL_MPU_Disable+0x28>)
 8006238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800623a:	4a06      	ldr	r2, [pc, #24]	@ (8006254 <HAL_MPU_Disable+0x28>)
 800623c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006240:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8006242:	4b05      	ldr	r3, [pc, #20]	@ (8006258 <HAL_MPU_Disable+0x2c>)
 8006244:	2200      	movs	r2, #0
 8006246:	605a      	str	r2, [r3, #4]
}
 8006248:	bf00      	nop
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	e000ed00 	.word	0xe000ed00
 8006258:	e000ed90 	.word	0xe000ed90

0800625c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006264:	4a0b      	ldr	r2, [pc, #44]	@ (8006294 <HAL_MPU_Enable+0x38>)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f043 0301 	orr.w	r3, r3, #1
 800626c:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800626e:	4b0a      	ldr	r3, [pc, #40]	@ (8006298 <HAL_MPU_Enable+0x3c>)
 8006270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006272:	4a09      	ldr	r2, [pc, #36]	@ (8006298 <HAL_MPU_Enable+0x3c>)
 8006274:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006278:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800627a:	f3bf 8f4f 	dsb	sy
}
 800627e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006280:	f3bf 8f6f 	isb	sy
}
 8006284:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8006286:	bf00      	nop
 8006288:	370c      	adds	r7, #12
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop
 8006294:	e000ed90 	.word	0xe000ed90
 8006298:	e000ed00 	.word	0xe000ed00

0800629c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	785a      	ldrb	r2, [r3, #1]
 80062a8:	4b1b      	ldr	r3, [pc, #108]	@ (8006318 <HAL_MPU_ConfigRegion+0x7c>)
 80062aa:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80062ac:	4b1a      	ldr	r3, [pc, #104]	@ (8006318 <HAL_MPU_ConfigRegion+0x7c>)
 80062ae:	691b      	ldr	r3, [r3, #16]
 80062b0:	4a19      	ldr	r2, [pc, #100]	@ (8006318 <HAL_MPU_ConfigRegion+0x7c>)
 80062b2:	f023 0301 	bic.w	r3, r3, #1
 80062b6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80062b8:	4a17      	ldr	r2, [pc, #92]	@ (8006318 <HAL_MPU_ConfigRegion+0x7c>)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	7b1b      	ldrb	r3, [r3, #12]
 80062c4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	7adb      	ldrb	r3, [r3, #11]
 80062ca:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80062cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	7a9b      	ldrb	r3, [r3, #10]
 80062d2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80062d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	7b5b      	ldrb	r3, [r3, #13]
 80062da:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80062dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	7b9b      	ldrb	r3, [r3, #14]
 80062e2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80062e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	7bdb      	ldrb	r3, [r3, #15]
 80062ea:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80062ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	7a5b      	ldrb	r3, [r3, #9]
 80062f2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80062f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	7a1b      	ldrb	r3, [r3, #8]
 80062fa:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80062fc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	7812      	ldrb	r2, [r2, #0]
 8006302:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006304:	4a04      	ldr	r2, [pc, #16]	@ (8006318 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006306:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006308:	6113      	str	r3, [r2, #16]
}
 800630a:	bf00      	nop
 800630c:	370c      	adds	r7, #12
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	e000ed90 	.word	0xe000ed90

0800631c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e054      	b.n	80063d8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	7f5b      	ldrb	r3, [r3, #29]
 8006332:	b2db      	uxtb	r3, r3
 8006334:	2b00      	cmp	r3, #0
 8006336:	d105      	bne.n	8006344 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f7fb fea0 	bl	8002084 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2202      	movs	r2, #2
 8006348:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	791b      	ldrb	r3, [r3, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d10c      	bne.n	800636c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a22      	ldr	r2, [pc, #136]	@ (80063e0 <HAL_CRC_Init+0xc4>)
 8006358:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	689a      	ldr	r2, [r3, #8]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f022 0218 	bic.w	r2, r2, #24
 8006368:	609a      	str	r2, [r3, #8]
 800636a:	e00c      	b.n	8006386 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6899      	ldr	r1, [r3, #8]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	461a      	mov	r2, r3
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 f834 	bl	80063e4 <HAL_CRCEx_Polynomial_Set>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d001      	beq.n	8006386 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e028      	b.n	80063d8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	795b      	ldrb	r3, [r3, #5]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d105      	bne.n	800639a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006396:	611a      	str	r2, [r3, #16]
 8006398:	e004      	b.n	80063a4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	6912      	ldr	r2, [r2, #16]
 80063a2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	695a      	ldr	r2, [r3, #20]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	430a      	orrs	r2, r1
 80063b8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	699a      	ldr	r2, [r3, #24]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	430a      	orrs	r2, r1
 80063ce:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80063d6:	2300      	movs	r3, #0
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3708      	adds	r7, #8
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	04c11db7 	.word	0x04c11db7

080063e4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b087      	sub	sp, #28
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063f0:	2300      	movs	r3, #0
 80063f2:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80063f4:	231f      	movs	r3, #31
 80063f6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	f003 0301 	and.w	r3, r3, #1
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d102      	bne.n	8006408 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	75fb      	strb	r3, [r7, #23]
 8006406:	e063      	b.n	80064d0 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8006408:	bf00      	nop
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	1e5a      	subs	r2, r3, #1
 800640e:	613a      	str	r2, [r7, #16]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d009      	beq.n	8006428 <HAL_CRCEx_Polynomial_Set+0x44>
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	f003 031f 	and.w	r3, r3, #31
 800641a:	68ba      	ldr	r2, [r7, #8]
 800641c:	fa22 f303 	lsr.w	r3, r2, r3
 8006420:	f003 0301 	and.w	r3, r3, #1
 8006424:	2b00      	cmp	r3, #0
 8006426:	d0f0      	beq.n	800640a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2b18      	cmp	r3, #24
 800642c:	d846      	bhi.n	80064bc <HAL_CRCEx_Polynomial_Set+0xd8>
 800642e:	a201      	add	r2, pc, #4	@ (adr r2, 8006434 <HAL_CRCEx_Polynomial_Set+0x50>)
 8006430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006434:	080064c3 	.word	0x080064c3
 8006438:	080064bd 	.word	0x080064bd
 800643c:	080064bd 	.word	0x080064bd
 8006440:	080064bd 	.word	0x080064bd
 8006444:	080064bd 	.word	0x080064bd
 8006448:	080064bd 	.word	0x080064bd
 800644c:	080064bd 	.word	0x080064bd
 8006450:	080064bd 	.word	0x080064bd
 8006454:	080064b1 	.word	0x080064b1
 8006458:	080064bd 	.word	0x080064bd
 800645c:	080064bd 	.word	0x080064bd
 8006460:	080064bd 	.word	0x080064bd
 8006464:	080064bd 	.word	0x080064bd
 8006468:	080064bd 	.word	0x080064bd
 800646c:	080064bd 	.word	0x080064bd
 8006470:	080064bd 	.word	0x080064bd
 8006474:	080064a5 	.word	0x080064a5
 8006478:	080064bd 	.word	0x080064bd
 800647c:	080064bd 	.word	0x080064bd
 8006480:	080064bd 	.word	0x080064bd
 8006484:	080064bd 	.word	0x080064bd
 8006488:	080064bd 	.word	0x080064bd
 800648c:	080064bd 	.word	0x080064bd
 8006490:	080064bd 	.word	0x080064bd
 8006494:	08006499 	.word	0x08006499
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	2b06      	cmp	r3, #6
 800649c:	d913      	bls.n	80064c6 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80064a2:	e010      	b.n	80064c6 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	2b07      	cmp	r3, #7
 80064a8:	d90f      	bls.n	80064ca <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80064ae:	e00c      	b.n	80064ca <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	2b0f      	cmp	r3, #15
 80064b4:	d90b      	bls.n	80064ce <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80064ba:	e008      	b.n	80064ce <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	75fb      	strb	r3, [r7, #23]
        break;
 80064c0:	e006      	b.n	80064d0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80064c2:	bf00      	nop
 80064c4:	e004      	b.n	80064d0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80064c6:	bf00      	nop
 80064c8:	e002      	b.n	80064d0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80064ca:	bf00      	nop
 80064cc:	e000      	b.n	80064d0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80064ce:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80064d0:	7dfb      	ldrb	r3, [r7, #23]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d10d      	bne.n	80064f2 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	68ba      	ldr	r2, [r7, #8]
 80064dc:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f023 0118 	bic.w	r1, r3, #24
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	430a      	orrs	r2, r1
 80064f0:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80064f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	371c      	adds	r7, #28
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d101      	bne.n	8006512 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e069      	b.n	80065e6 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006518:	b2db      	uxtb	r3, r3
 800651a:	2b00      	cmp	r3, #0
 800651c:	d102      	bne.n	8006524 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f7fb fdd0 	bl	80020c4 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2202      	movs	r2, #2
 8006528:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	699b      	ldr	r3, [r3, #24]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d002      	beq.n	800653a <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	6819      	ldr	r1, [r3, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	4b2a      	ldr	r3, [pc, #168]	@ (80065f0 <HAL_DCMI_Init+0xf0>)
 8006546:	400b      	ands	r3, r1
 8006548:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	6819      	ldr	r1, [r3, #0]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685a      	ldr	r2, [r3, #4]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	695b      	ldr	r3, [r3, #20]
 8006558:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800655e:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	691b      	ldr	r3, [r3, #16]
 8006564:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800656a:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	699b      	ldr	r3, [r3, #24]
 8006570:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006576:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800657c:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006582:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006588:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800658e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	430a      	orrs	r2, r1
 8006596:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	2b10      	cmp	r3, #16
 800659e:	d112      	bne.n	80065c6 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	7f1b      	ldrb	r3, [r3, #28]
 80065a4:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	7f5b      	ldrb	r3, [r3, #29]
 80065aa:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80065ac:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	7f9b      	ldrb	r3, [r3, #30]
 80065b2:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80065b4:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	7fdb      	ldrb	r3, [r3, #31]
 80065bc:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80065c2:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80065c4:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68da      	ldr	r2, [r3, #12]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f042 021e 	orr.w	r2, r2, #30
 80065d4:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3708      	adds	r7, #8
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	ffe0f007 	.word	0xffe0f007

080065f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80065fc:	2300      	movs	r3, #0
 80065fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006600:	f7ff fa6a 	bl	8005ad8 <HAL_GetTick>
 8006604:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d101      	bne.n	8006610 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800660c:	2301      	movs	r3, #1
 800660e:	e099      	b.n	8006744 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2202      	movs	r2, #2
 8006614:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f022 0201 	bic.w	r2, r2, #1
 800662e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006630:	e00f      	b.n	8006652 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006632:	f7ff fa51 	bl	8005ad8 <HAL_GetTick>
 8006636:	4602      	mov	r2, r0
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	2b05      	cmp	r3, #5
 800663e:	d908      	bls.n	8006652 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2220      	movs	r2, #32
 8006644:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2203      	movs	r2, #3
 800664a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e078      	b.n	8006744 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0301 	and.w	r3, r3, #1
 800665c:	2b00      	cmp	r3, #0
 800665e:	d1e8      	bne.n	8006632 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006668:	697a      	ldr	r2, [r7, #20]
 800666a:	4b38      	ldr	r3, [pc, #224]	@ (800674c <HAL_DMA_Init+0x158>)
 800666c:	4013      	ands	r3, r2
 800666e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	685a      	ldr	r2, [r3, #4]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800667e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	691b      	ldr	r3, [r3, #16]
 8006684:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800668a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	699b      	ldr	r3, [r3, #24]
 8006690:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006696:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a1b      	ldr	r3, [r3, #32]
 800669c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a8:	2b04      	cmp	r3, #4
 80066aa:	d107      	bne.n	80066bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066b4:	4313      	orrs	r3, r2
 80066b6:	697a      	ldr	r2, [r7, #20]
 80066b8:	4313      	orrs	r3, r2
 80066ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	697a      	ldr	r2, [r7, #20]
 80066c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	695b      	ldr	r3, [r3, #20]
 80066ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	f023 0307 	bic.w	r3, r3, #7
 80066d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d8:	697a      	ldr	r2, [r7, #20]
 80066da:	4313      	orrs	r3, r2
 80066dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e2:	2b04      	cmp	r3, #4
 80066e4:	d117      	bne.n	8006716 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ea:	697a      	ldr	r2, [r7, #20]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d00e      	beq.n	8006716 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 fae1 	bl	8006cc0 <DMA_CheckFifoParam>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	d008      	beq.n	8006716 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2240      	movs	r2, #64	@ 0x40
 8006708:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006712:	2301      	movs	r3, #1
 8006714:	e016      	b.n	8006744 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	697a      	ldr	r2, [r7, #20]
 800671c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 fa98 	bl	8006c54 <DMA_CalcBaseAndBitshift>
 8006724:	4603      	mov	r3, r0
 8006726:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800672c:	223f      	movs	r2, #63	@ 0x3f
 800672e:	409a      	lsls	r2, r3
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2201      	movs	r2, #1
 800673e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006742:	2300      	movs	r3, #0
}
 8006744:	4618      	mov	r0, r3
 8006746:	3718      	adds	r7, #24
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}
 800674c:	f010803f 	.word	0xf010803f

08006750 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b084      	sub	sp, #16
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d101      	bne.n	8006762 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e050      	b.n	8006804 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006768:	b2db      	uxtb	r3, r3
 800676a:	2b02      	cmp	r3, #2
 800676c:	d101      	bne.n	8006772 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800676e:	2302      	movs	r3, #2
 8006770:	e048      	b.n	8006804 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f022 0201 	bic.w	r2, r2, #1
 8006780:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2200      	movs	r2, #0
 8006788:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2200      	movs	r2, #0
 8006790:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2200      	movs	r2, #0
 8006798:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2200      	movs	r2, #0
 80067a0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2200      	movs	r2, #0
 80067a8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2221      	movs	r2, #33	@ 0x21
 80067b0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 fa4e 	bl	8006c54 <DMA_CalcBaseAndBitshift>
 80067b8:	4603      	mov	r3, r0
 80067ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067c0:	223f      	movs	r2, #63	@ 0x3f
 80067c2:	409a      	lsls	r2, r3
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006802:	2300      	movs	r3, #0
}
 8006804:	4618      	mov	r0, r3
 8006806:	3710      	adds	r7, #16
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}

0800680c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b086      	sub	sp, #24
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	607a      	str	r2, [r7, #4]
 8006818:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800681a:	2300      	movs	r3, #0
 800681c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006822:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800682a:	2b01      	cmp	r3, #1
 800682c:	d101      	bne.n	8006832 <HAL_DMA_Start_IT+0x26>
 800682e:	2302      	movs	r3, #2
 8006830:	e048      	b.n	80068c4 <HAL_DMA_Start_IT+0xb8>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2201      	movs	r2, #1
 8006836:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006840:	b2db      	uxtb	r3, r3
 8006842:	2b01      	cmp	r3, #1
 8006844:	d137      	bne.n	80068b6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2202      	movs	r2, #2
 800684a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2200      	movs	r2, #0
 8006852:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	68b9      	ldr	r1, [r7, #8]
 800685a:	68f8      	ldr	r0, [r7, #12]
 800685c:	f000 f9cc 	bl	8006bf8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006864:	223f      	movs	r2, #63	@ 0x3f
 8006866:	409a      	lsls	r2, r3
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f042 0216 	orr.w	r2, r2, #22
 800687a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	695a      	ldr	r2, [r3, #20]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800688a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006890:	2b00      	cmp	r3, #0
 8006892:	d007      	beq.n	80068a4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f042 0208 	orr.w	r2, r2, #8
 80068a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0201 	orr.w	r2, r2, #1
 80068b2:	601a      	str	r2, [r3, #0]
 80068b4:	e005      	b.n	80068c2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2200      	movs	r2, #0
 80068ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80068be:	2302      	movs	r3, #2
 80068c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80068c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3718      	adds	r7, #24
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}

080068cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b086      	sub	sp, #24
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80068d4:	2300      	movs	r3, #0
 80068d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80068d8:	4b8e      	ldr	r3, [pc, #568]	@ (8006b14 <HAL_DMA_IRQHandler+0x248>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a8e      	ldr	r2, [pc, #568]	@ (8006b18 <HAL_DMA_IRQHandler+0x24c>)
 80068de:	fba2 2303 	umull	r2, r3, r2, r3
 80068e2:	0a9b      	lsrs	r3, r3, #10
 80068e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068f6:	2208      	movs	r2, #8
 80068f8:	409a      	lsls	r2, r3
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	4013      	ands	r3, r2
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d01a      	beq.n	8006938 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0304 	and.w	r3, r3, #4
 800690c:	2b00      	cmp	r3, #0
 800690e:	d013      	beq.n	8006938 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f022 0204 	bic.w	r2, r2, #4
 800691e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006924:	2208      	movs	r2, #8
 8006926:	409a      	lsls	r2, r3
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006930:	f043 0201 	orr.w	r2, r3, #1
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800693c:	2201      	movs	r2, #1
 800693e:	409a      	lsls	r2, r3
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	4013      	ands	r3, r2
 8006944:	2b00      	cmp	r3, #0
 8006946:	d012      	beq.n	800696e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	695b      	ldr	r3, [r3, #20]
 800694e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00b      	beq.n	800696e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800695a:	2201      	movs	r2, #1
 800695c:	409a      	lsls	r2, r3
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006966:	f043 0202 	orr.w	r2, r3, #2
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006972:	2204      	movs	r2, #4
 8006974:	409a      	lsls	r2, r3
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	4013      	ands	r3, r2
 800697a:	2b00      	cmp	r3, #0
 800697c:	d012      	beq.n	80069a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0302 	and.w	r3, r3, #2
 8006988:	2b00      	cmp	r3, #0
 800698a:	d00b      	beq.n	80069a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006990:	2204      	movs	r2, #4
 8006992:	409a      	lsls	r2, r3
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800699c:	f043 0204 	orr.w	r2, r3, #4
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069a8:	2210      	movs	r2, #16
 80069aa:	409a      	lsls	r2, r3
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	4013      	ands	r3, r2
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d043      	beq.n	8006a3c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0308 	and.w	r3, r3, #8
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d03c      	beq.n	8006a3c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069c6:	2210      	movs	r2, #16
 80069c8:	409a      	lsls	r2, r3
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d018      	beq.n	8006a0e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d108      	bne.n	80069fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d024      	beq.n	8006a3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	4798      	blx	r3
 80069fa:	e01f      	b.n	8006a3c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d01b      	beq.n	8006a3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	4798      	blx	r3
 8006a0c:	e016      	b.n	8006a3c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d107      	bne.n	8006a2c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f022 0208 	bic.w	r2, r2, #8
 8006a2a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d003      	beq.n	8006a3c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a40:	2220      	movs	r2, #32
 8006a42:	409a      	lsls	r2, r3
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	4013      	ands	r3, r2
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f000 808f 	beq.w	8006b6c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f003 0310 	and.w	r3, r3, #16
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	f000 8087 	beq.w	8006b6c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a62:	2220      	movs	r2, #32
 8006a64:	409a      	lsls	r2, r3
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	2b05      	cmp	r3, #5
 8006a74:	d136      	bne.n	8006ae4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f022 0216 	bic.w	r2, r2, #22
 8006a84:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	695a      	ldr	r2, [r3, #20]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a94:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d103      	bne.n	8006aa6 <HAL_DMA_IRQHandler+0x1da>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d007      	beq.n	8006ab6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f022 0208 	bic.w	r2, r2, #8
 8006ab4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aba:	223f      	movs	r2, #63	@ 0x3f
 8006abc:	409a      	lsls	r2, r3
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d07e      	beq.n	8006bd8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	4798      	blx	r3
        }
        return;
 8006ae2:	e079      	b.n	8006bd8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d01d      	beq.n	8006b2e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d10d      	bne.n	8006b1c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d031      	beq.n	8006b6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	4798      	blx	r3
 8006b10:	e02c      	b.n	8006b6c <HAL_DMA_IRQHandler+0x2a0>
 8006b12:	bf00      	nop
 8006b14:	20012000 	.word	0x20012000
 8006b18:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d023      	beq.n	8006b6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	4798      	blx	r3
 8006b2c:	e01e      	b.n	8006b6c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d10f      	bne.n	8006b5c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f022 0210 	bic.w	r2, r2, #16
 8006b4a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d003      	beq.n	8006b6c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d032      	beq.n	8006bda <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b78:	f003 0301 	and.w	r3, r3, #1
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d022      	beq.n	8006bc6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2205      	movs	r2, #5
 8006b84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f022 0201 	bic.w	r2, r2, #1
 8006b96:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	60bb      	str	r3, [r7, #8]
 8006b9e:	697a      	ldr	r2, [r7, #20]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d307      	bcc.n	8006bb4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0301 	and.w	r3, r3, #1
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1f2      	bne.n	8006b98 <HAL_DMA_IRQHandler+0x2cc>
 8006bb2:	e000      	b.n	8006bb6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006bb4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2201      	movs	r2, #1
 8006bba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d005      	beq.n	8006bda <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	4798      	blx	r3
 8006bd6:	e000      	b.n	8006bda <HAL_DMA_IRQHandler+0x30e>
        return;
 8006bd8:	bf00      	nop
    }
  }
}
 8006bda:	3718      	adds	r7, #24
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}

08006be0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	370c      	adds	r7, #12
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b085      	sub	sp, #20
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	60f8      	str	r0, [r7, #12]
 8006c00:	60b9      	str	r1, [r7, #8]
 8006c02:	607a      	str	r2, [r7, #4]
 8006c04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006c14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	683a      	ldr	r2, [r7, #0]
 8006c1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	2b40      	cmp	r3, #64	@ 0x40
 8006c24:	d108      	bne.n	8006c38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68ba      	ldr	r2, [r7, #8]
 8006c34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006c36:	e007      	b.n	8006c48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	68ba      	ldr	r2, [r7, #8]
 8006c3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	60da      	str	r2, [r3, #12]
}
 8006c48:	bf00      	nop
 8006c4a:	3714      	adds	r7, #20
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b085      	sub	sp, #20
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	3b10      	subs	r3, #16
 8006c64:	4a13      	ldr	r2, [pc, #76]	@ (8006cb4 <DMA_CalcBaseAndBitshift+0x60>)
 8006c66:	fba2 2303 	umull	r2, r3, r2, r3
 8006c6a:	091b      	lsrs	r3, r3, #4
 8006c6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006c6e:	4a12      	ldr	r2, [pc, #72]	@ (8006cb8 <DMA_CalcBaseAndBitshift+0x64>)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	4413      	add	r3, r2
 8006c74:	781b      	ldrb	r3, [r3, #0]
 8006c76:	461a      	mov	r2, r3
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2b03      	cmp	r3, #3
 8006c80:	d908      	bls.n	8006c94 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	461a      	mov	r2, r3
 8006c88:	4b0c      	ldr	r3, [pc, #48]	@ (8006cbc <DMA_CalcBaseAndBitshift+0x68>)
 8006c8a:	4013      	ands	r3, r2
 8006c8c:	1d1a      	adds	r2, r3, #4
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	659a      	str	r2, [r3, #88]	@ 0x58
 8006c92:	e006      	b.n	8006ca2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	461a      	mov	r2, r3
 8006c9a:	4b08      	ldr	r3, [pc, #32]	@ (8006cbc <DMA_CalcBaseAndBitshift+0x68>)
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3714      	adds	r7, #20
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr
 8006cb2:	bf00      	nop
 8006cb4:	aaaaaaab 	.word	0xaaaaaaab
 8006cb8:	08018610 	.word	0x08018610
 8006cbc:	fffffc00 	.word	0xfffffc00

08006cc0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cd0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	699b      	ldr	r3, [r3, #24]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d11f      	bne.n	8006d1a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	2b03      	cmp	r3, #3
 8006cde:	d856      	bhi.n	8006d8e <DMA_CheckFifoParam+0xce>
 8006ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce8 <DMA_CheckFifoParam+0x28>)
 8006ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce6:	bf00      	nop
 8006ce8:	08006cf9 	.word	0x08006cf9
 8006cec:	08006d0b 	.word	0x08006d0b
 8006cf0:	08006cf9 	.word	0x08006cf9
 8006cf4:	08006d8f 	.word	0x08006d8f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cfc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d046      	beq.n	8006d92 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d08:	e043      	b.n	8006d92 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d0e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006d12:	d140      	bne.n	8006d96 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d18:	e03d      	b.n	8006d96 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d22:	d121      	bne.n	8006d68 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	2b03      	cmp	r3, #3
 8006d28:	d837      	bhi.n	8006d9a <DMA_CheckFifoParam+0xda>
 8006d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d30 <DMA_CheckFifoParam+0x70>)
 8006d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d30:	08006d41 	.word	0x08006d41
 8006d34:	08006d47 	.word	0x08006d47
 8006d38:	08006d41 	.word	0x08006d41
 8006d3c:	08006d59 	.word	0x08006d59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	73fb      	strb	r3, [r7, #15]
      break;
 8006d44:	e030      	b.n	8006da8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d025      	beq.n	8006d9e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d56:	e022      	b.n	8006d9e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d5c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006d60:	d11f      	bne.n	8006da2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006d66:	e01c      	b.n	8006da2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	2b02      	cmp	r3, #2
 8006d6c:	d903      	bls.n	8006d76 <DMA_CheckFifoParam+0xb6>
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	2b03      	cmp	r3, #3
 8006d72:	d003      	beq.n	8006d7c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006d74:	e018      	b.n	8006da8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	73fb      	strb	r3, [r7, #15]
      break;
 8006d7a:	e015      	b.n	8006da8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d00e      	beq.n	8006da6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8006d8c:	e00b      	b.n	8006da6 <DMA_CheckFifoParam+0xe6>
      break;
 8006d8e:	bf00      	nop
 8006d90:	e00a      	b.n	8006da8 <DMA_CheckFifoParam+0xe8>
      break;
 8006d92:	bf00      	nop
 8006d94:	e008      	b.n	8006da8 <DMA_CheckFifoParam+0xe8>
      break;
 8006d96:	bf00      	nop
 8006d98:	e006      	b.n	8006da8 <DMA_CheckFifoParam+0xe8>
      break;
 8006d9a:	bf00      	nop
 8006d9c:	e004      	b.n	8006da8 <DMA_CheckFifoParam+0xe8>
      break;
 8006d9e:	bf00      	nop
 8006da0:	e002      	b.n	8006da8 <DMA_CheckFifoParam+0xe8>
      break;   
 8006da2:	bf00      	nop
 8006da4:	e000      	b.n	8006da8 <DMA_CheckFifoParam+0xe8>
      break;
 8006da6:	bf00      	nop
    }
  } 
  
  return status; 
 8006da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3714      	adds	r7, #20
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop

08006db8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b082      	sub	sp, #8
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d101      	bne.n	8006dca <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e039      	b.n	8006e3e <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d106      	bne.n	8006de4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f7fb fa2e 	bl	8002240 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2202      	movs	r2, #2
 8006de8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	685a      	ldr	r2, [r3, #4]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	430a      	orrs	r2, r1
 8006e00:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e08:	f023 0107 	bic.w	r1, r3, #7
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	689a      	ldr	r2, [r3, #8]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	430a      	orrs	r2, r1
 8006e16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8006e48 <HAL_DMA2D_Init+0x90>)
 8006e20:	4013      	ands	r3, r2
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	68d1      	ldr	r1, [r2, #12]
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	6812      	ldr	r2, [r2, #0]
 8006e2a:	430b      	orrs	r3, r1
 8006e2c:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3708      	adds	r7, #8
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop
 8006e48:	ffffc000 	.word	0xffffc000

08006e4c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f003 0301 	and.w	r3, r3, #1
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d026      	beq.n	8006ebc <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d021      	beq.n	8006ebc <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e86:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e8c:	f043 0201 	orr.w	r2, r3, #1
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2201      	movs	r2, #1
 8006e9a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2204      	movs	r2, #4
 8006ea0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	695b      	ldr	r3, [r3, #20]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d003      	beq.n	8006ebc <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	695b      	ldr	r3, [r3, #20]
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f003 0320 	and.w	r3, r3, #32
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d026      	beq.n	8006f14 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d021      	beq.n	8006f14 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ede:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2220      	movs	r2, #32
 8006ee6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eec:	f043 0202 	orr.w	r2, r3, #2
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2204      	movs	r2, #4
 8006ef8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	695b      	ldr	r3, [r3, #20]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d003      	beq.n	8006f14 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	695b      	ldr	r3, [r3, #20]
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f003 0308 	and.w	r3, r3, #8
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d026      	beq.n	8006f6c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d021      	beq.n	8006f6c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f36:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2208      	movs	r2, #8
 8006f3e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f44:	f043 0204 	orr.w	r2, r3, #4
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2204      	movs	r2, #4
 8006f50:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	695b      	ldr	r3, [r3, #20]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d003      	beq.n	8006f6c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	695b      	ldr	r3, [r3, #20]
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f003 0304 	and.w	r3, r3, #4
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d013      	beq.n	8006f9e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00e      	beq.n	8006f9e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f8e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	2204      	movs	r2, #4
 8006f96:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 f853 	bl	8007044 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f003 0302 	and.w	r3, r3, #2
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d024      	beq.n	8006ff2 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d01f      	beq.n	8006ff2 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006fc0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2202      	movs	r2, #2
 8006fc8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	691b      	ldr	r3, [r3, #16]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	691b      	ldr	r3, [r3, #16]
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f003 0310 	and.w	r3, r3, #16
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d01f      	beq.n	800703c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007002:	2b00      	cmp	r3, #0
 8007004:	d01a      	beq.n	800703c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007014:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2210      	movs	r2, #16
 800701c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2201      	movs	r2, #1
 800702a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 f80e 	bl	8007058 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800703c:	bf00      	nop
 800703e:	3710      	adds	r7, #16
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800704c:	bf00      	nop
 800704e:	370c      	adds	r7, #12
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr

08007058 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8007060:	bf00      	nop
 8007062:	370c      	adds	r7, #12
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800706c:	b480      	push	{r7}
 800706e:	b087      	sub	sp, #28
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007084:	2b01      	cmp	r3, #1
 8007086:	d101      	bne.n	800708c <HAL_DMA2D_ConfigLayer+0x20>
 8007088:	2302      	movs	r3, #2
 800708a:	e079      	b.n	8007180 <HAL_DMA2D_ConfigLayer+0x114>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2202      	movs	r2, #2
 8007098:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	011b      	lsls	r3, r3, #4
 80070a0:	3318      	adds	r3, #24
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	4413      	add	r3, r2
 80070a6:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	685a      	ldr	r2, [r3, #4]
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	041b      	lsls	r3, r3, #16
 80070b2:	4313      	orrs	r3, r2
 80070b4:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80070b6:	4b35      	ldr	r3, [pc, #212]	@ (800718c <HAL_DMA2D_ConfigLayer+0x120>)
 80070b8:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	2b0a      	cmp	r3, #10
 80070c0:	d003      	beq.n	80070ca <HAL_DMA2D_ConfigLayer+0x5e>
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	2b09      	cmp	r3, #9
 80070c8:	d107      	bne.n	80070da <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	68db      	ldr	r3, [r3, #12]
 80070ce:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80070d2:	697a      	ldr	r2, [r7, #20]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	617b      	str	r3, [r7, #20]
 80070d8:	e005      	b.n	80070e6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	061b      	lsls	r3, r3, #24
 80070e0:	697a      	ldr	r2, [r7, #20]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d120      	bne.n	800712e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	43db      	mvns	r3, r3
 80070f6:	ea02 0103 	and.w	r1, r2, r3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	697a      	ldr	r2, [r7, #20]
 8007100:	430a      	orrs	r2, r1
 8007102:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	693a      	ldr	r2, [r7, #16]
 800710a:	6812      	ldr	r2, [r2, #0]
 800710c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	2b0a      	cmp	r3, #10
 8007114:	d003      	beq.n	800711e <HAL_DMA2D_ConfigLayer+0xb2>
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	2b09      	cmp	r3, #9
 800711c:	d127      	bne.n	800716e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	68da      	ldr	r2, [r3, #12]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800712a:	629a      	str	r2, [r3, #40]	@ 0x28
 800712c:	e01f      	b.n	800716e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	69da      	ldr	r2, [r3, #28]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	43db      	mvns	r3, r3
 8007138:	ea02 0103 	and.w	r1, r2, r3
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	697a      	ldr	r2, [r7, #20]
 8007142:	430a      	orrs	r2, r1
 8007144:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	693a      	ldr	r2, [r7, #16]
 800714c:	6812      	ldr	r2, [r2, #0]
 800714e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	2b0a      	cmp	r3, #10
 8007156:	d003      	beq.n	8007160 <HAL_DMA2D_ConfigLayer+0xf4>
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	2b09      	cmp	r3, #9
 800715e:	d106      	bne.n	800716e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	68da      	ldr	r2, [r3, #12]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800716c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2201      	movs	r2, #1
 8007172:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800717e:	2300      	movs	r3, #0
}
 8007180:	4618      	mov	r0, r3
 8007182:	371c      	adds	r7, #28
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr
 800718c:	ff03000f 	.word	0xff03000f

08007190 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d101      	bne.n	80071a2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e086      	b.n	80072b0 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d106      	bne.n	80071ba <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2220      	movs	r2, #32
 80071b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f7fb f869 	bl	800228c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071ba:	4b3f      	ldr	r3, [pc, #252]	@ (80072b8 <HAL_ETH_Init+0x128>)
 80071bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071be:	4a3e      	ldr	r2, [pc, #248]	@ (80072b8 <HAL_ETH_Init+0x128>)
 80071c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80071c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80071c6:	4b3c      	ldr	r3, [pc, #240]	@ (80072b8 <HAL_ETH_Init+0x128>)
 80071c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071ce:	60bb      	str	r3, [r7, #8]
 80071d0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80071d2:	4b3a      	ldr	r3, [pc, #232]	@ (80072bc <HAL_ETH_Init+0x12c>)
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	4a39      	ldr	r2, [pc, #228]	@ (80072bc <HAL_ETH_Init+0x12c>)
 80071d8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80071dc:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80071de:	4b37      	ldr	r3, [pc, #220]	@ (80072bc <HAL_ETH_Init+0x12c>)
 80071e0:	685a      	ldr	r2, [r3, #4]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	4935      	ldr	r1, [pc, #212]	@ (80072bc <HAL_ETH_Init+0x12c>)
 80071e8:	4313      	orrs	r3, r2
 80071ea:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80071ec:	4b33      	ldr	r3, [pc, #204]	@ (80072bc <HAL_ETH_Init+0x12c>)
 80071ee:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	6812      	ldr	r2, [r2, #0]
 80071fe:	f043 0301 	orr.w	r3, r3, #1
 8007202:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007206:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007208:	f7fe fc66 	bl	8005ad8 <HAL_GetTick>
 800720c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800720e:	e011      	b.n	8007234 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8007210:	f7fe fc62 	bl	8005ad8 <HAL_GetTick>
 8007214:	4602      	mov	r2, r0
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	1ad3      	subs	r3, r2, r3
 800721a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800721e:	d909      	bls.n	8007234 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2204      	movs	r2, #4
 8007224:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	22e0      	movs	r2, #224	@ 0xe0
 800722c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e03d      	b.n	80072b0 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f003 0301 	and.w	r3, r3, #1
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1e4      	bne.n	8007210 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 f97a 	bl	8007540 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f000 fa25 	bl	800769c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 fa7b 	bl	800774e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	461a      	mov	r2, r3
 800725e:	2100      	movs	r1, #0
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 f9e3 	bl	800762c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8007274:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	4b0f      	ldr	r3, [pc, #60]	@ (80072c0 <HAL_ETH_Init+0x130>)
 8007284:	430b      	orrs	r3, r1
 8007286:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800729a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2210      	movs	r2, #16
 80072aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3710      	adds	r7, #16
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	40023800 	.word	0x40023800
 80072bc:	40013800 	.word	0x40013800
 80072c0:	00020060 	.word	0x00020060

080072c4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80072d6:	68fa      	ldr	r2, [r7, #12]
 80072d8:	4b53      	ldr	r3, [pc, #332]	@ (8007428 <ETH_SetMACConfig+0x164>)
 80072da:	4013      	ands	r3, r2
 80072dc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	7b9b      	ldrb	r3, [r3, #14]
 80072e2:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80072e4:	683a      	ldr	r2, [r7, #0]
 80072e6:	7c12      	ldrb	r2, [r2, #16]
 80072e8:	2a00      	cmp	r2, #0
 80072ea:	d102      	bne.n	80072f2 <ETH_SetMACConfig+0x2e>
 80072ec:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80072f0:	e000      	b.n	80072f4 <ETH_SetMACConfig+0x30>
 80072f2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80072f4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80072f6:	683a      	ldr	r2, [r7, #0]
 80072f8:	7c52      	ldrb	r2, [r2, #17]
 80072fa:	2a00      	cmp	r2, #0
 80072fc:	d102      	bne.n	8007304 <ETH_SetMACConfig+0x40>
 80072fe:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007302:	e000      	b.n	8007306 <ETH_SetMACConfig+0x42>
 8007304:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007306:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800730c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	7fdb      	ldrb	r3, [r3, #31]
 8007312:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8007314:	431a      	orrs	r2, r3
                        macconf->Speed |
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800731a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800731c:	683a      	ldr	r2, [r7, #0]
 800731e:	7f92      	ldrb	r2, [r2, #30]
 8007320:	2a00      	cmp	r2, #0
 8007322:	d102      	bne.n	800732a <ETH_SetMACConfig+0x66>
 8007324:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007328:	e000      	b.n	800732c <ETH_SetMACConfig+0x68>
 800732a:	2200      	movs	r2, #0
                        macconf->Speed |
 800732c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	7f1b      	ldrb	r3, [r3, #28]
 8007332:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8007334:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800733a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	791b      	ldrb	r3, [r3, #4]
 8007340:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8007342:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8007344:	683a      	ldr	r2, [r7, #0]
 8007346:	f892 2020 	ldrb.w	r2, [r2, #32]
 800734a:	2a00      	cmp	r2, #0
 800734c:	d102      	bne.n	8007354 <ETH_SetMACConfig+0x90>
 800734e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007352:	e000      	b.n	8007356 <ETH_SetMACConfig+0x92>
 8007354:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8007356:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	7bdb      	ldrb	r3, [r3, #15]
 800735c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800735e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8007364:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800736c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800736e:	4313      	orrs	r3, r2
 8007370:	68fa      	ldr	r2, [r7, #12]
 8007372:	4313      	orrs	r3, r2
 8007374:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007386:	2001      	movs	r0, #1
 8007388:	f7fe fbb2 	bl	8005af0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	699b      	ldr	r3, [r3, #24]
 800739a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800739c:	68fa      	ldr	r2, [r7, #12]
 800739e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80073a2:	4013      	ands	r3, r2
 80073a4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073aa:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80073ac:	683a      	ldr	r2, [r7, #0]
 80073ae:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80073b2:	2a00      	cmp	r2, #0
 80073b4:	d101      	bne.n	80073ba <ETH_SetMACConfig+0xf6>
 80073b6:	2280      	movs	r2, #128	@ 0x80
 80073b8:	e000      	b.n	80073bc <ETH_SetMACConfig+0xf8>
 80073ba:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80073bc:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80073c2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80073c4:	683a      	ldr	r2, [r7, #0]
 80073c6:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80073ca:	2a01      	cmp	r2, #1
 80073cc:	d101      	bne.n	80073d2 <ETH_SetMACConfig+0x10e>
 80073ce:	2208      	movs	r2, #8
 80073d0:	e000      	b.n	80073d4 <ETH_SetMACConfig+0x110>
 80073d2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80073d4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80073d6:	683a      	ldr	r2, [r7, #0]
 80073d8:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80073dc:	2a01      	cmp	r2, #1
 80073de:	d101      	bne.n	80073e4 <ETH_SetMACConfig+0x120>
 80073e0:	2204      	movs	r2, #4
 80073e2:	e000      	b.n	80073e6 <ETH_SetMACConfig+0x122>
 80073e4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80073e6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80073e8:	683a      	ldr	r2, [r7, #0]
 80073ea:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80073ee:	2a01      	cmp	r2, #1
 80073f0:	d101      	bne.n	80073f6 <ETH_SetMACConfig+0x132>
 80073f2:	2202      	movs	r2, #2
 80073f4:	e000      	b.n	80073f8 <ETH_SetMACConfig+0x134>
 80073f6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80073f8:	4313      	orrs	r3, r2
 80073fa:	68fa      	ldr	r2, [r7, #12]
 80073fc:	4313      	orrs	r3, r2
 80073fe:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	68fa      	ldr	r2, [r7, #12]
 8007406:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	699b      	ldr	r3, [r3, #24]
 800740e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007410:	2001      	movs	r0, #1
 8007412:	f7fe fb6d 	bl	8005af0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68fa      	ldr	r2, [r7, #12]
 800741c:	619a      	str	r2, [r3, #24]
}
 800741e:	bf00      	nop
 8007420:	3710      	adds	r7, #16
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	fd20810f 	.word	0xfd20810f

0800742c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b084      	sub	sp, #16
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800743e:	699b      	ldr	r3, [r3, #24]
 8007440:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8007442:	68fa      	ldr	r2, [r7, #12]
 8007444:	4b3d      	ldr	r3, [pc, #244]	@ (800753c <ETH_SetDMAConfig+0x110>)
 8007446:	4013      	ands	r3, r2
 8007448:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	7b1b      	ldrb	r3, [r3, #12]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d102      	bne.n	8007458 <ETH_SetDMAConfig+0x2c>
 8007452:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007456:	e000      	b.n	800745a <ETH_SetDMAConfig+0x2e>
 8007458:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	7b5b      	ldrb	r3, [r3, #13]
 800745e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007460:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8007462:	683a      	ldr	r2, [r7, #0]
 8007464:	7f52      	ldrb	r2, [r2, #29]
 8007466:	2a00      	cmp	r2, #0
 8007468:	d102      	bne.n	8007470 <ETH_SetDMAConfig+0x44>
 800746a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800746e:	e000      	b.n	8007472 <ETH_SetDMAConfig+0x46>
 8007470:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8007472:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	7b9b      	ldrb	r3, [r3, #14]
 8007478:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800747a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8007480:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	7f1b      	ldrb	r3, [r3, #28]
 8007486:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8007488:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	7f9b      	ldrb	r3, [r3, #30]
 800748e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8007490:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8007496:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800749e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80074a0:	4313      	orrs	r3, r2
 80074a2:	68fa      	ldr	r2, [r7, #12]
 80074a4:	4313      	orrs	r3, r2
 80074a6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80074b0:	461a      	mov	r2, r3
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80074be:	699b      	ldr	r3, [r3, #24]
 80074c0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80074c2:	2001      	movs	r0, #1
 80074c4:	f7fe fb14 	bl	8005af0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80074d0:	461a      	mov	r2, r3
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	791b      	ldrb	r3, [r3, #4]
 80074da:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80074e0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80074e6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80074ec:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80074f4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80074f6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074fc:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80074fe:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007504:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	6812      	ldr	r2, [r2, #0]
 800750a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800750e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007512:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007520:	2001      	movs	r0, #1
 8007522:	f7fe fae5 	bl	8005af0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800752e:	461a      	mov	r2, r3
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6013      	str	r3, [r2, #0]
}
 8007534:	bf00      	nop
 8007536:	3710      	adds	r7, #16
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}
 800753c:	f8de3f23 	.word	0xf8de3f23

08007540 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b0a6      	sub	sp, #152	@ 0x98
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8007548:	2301      	movs	r3, #1
 800754a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800754e:	2301      	movs	r3, #1
 8007550:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8007554:	2300      	movs	r3, #0
 8007556:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007558:	2300      	movs	r3, #0
 800755a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800755e:	2301      	movs	r3, #1
 8007560:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8007564:	2300      	movs	r3, #0
 8007566:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800756a:	2301      	movs	r3, #1
 800756c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8007570:	2301      	movs	r3, #1
 8007572:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8007576:	2300      	movs	r3, #0
 8007578:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800757c:	2300      	movs	r3, #0
 800757e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007582:	2300      	movs	r3, #0
 8007584:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8007586:	2300      	movs	r3, #0
 8007588:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800758c:	2300      	movs	r3, #0
 800758e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8007590:	2300      	movs	r3, #0
 8007592:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007596:	2300      	movs	r3, #0
 8007598:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800759c:	2300      	movs	r3, #0
 800759e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80075a2:	2300      	movs	r3, #0
 80075a4:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80075a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80075ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80075ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80075b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80075b4:	2300      	movs	r3, #0
 80075b6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80075ba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80075be:	4619      	mov	r1, r3
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f7ff fe7f 	bl	80072c4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80075c6:	2301      	movs	r3, #1
 80075c8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80075ca:	2301      	movs	r3, #1
 80075cc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80075ce:	2301      	movs	r3, #1
 80075d0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80075d4:	2301      	movs	r3, #1
 80075d6:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80075d8:	2300      	movs	r3, #0
 80075da:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80075dc:	2300      	movs	r3, #0
 80075de:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80075e2:	2300      	movs	r3, #0
 80075e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80075e8:	2300      	movs	r3, #0
 80075ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80075ec:	2301      	movs	r3, #1
 80075ee:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80075f2:	2301      	movs	r3, #1
 80075f4:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80075f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80075fa:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80075fc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007600:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8007602:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007606:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8007608:	2301      	movs	r3, #1
 800760a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800760e:	2300      	movs	r3, #0
 8007610:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8007612:	2300      	movs	r3, #0
 8007614:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007616:	f107 0308 	add.w	r3, r7, #8
 800761a:	4619      	mov	r1, r3
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f7ff ff05 	bl	800742c <ETH_SetDMAConfig>
}
 8007622:	bf00      	nop
 8007624:	3798      	adds	r7, #152	@ 0x98
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
	...

0800762c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800762c:	b480      	push	{r7}
 800762e:	b087      	sub	sp, #28
 8007630:	af00      	add	r7, sp, #0
 8007632:	60f8      	str	r0, [r7, #12]
 8007634:	60b9      	str	r1, [r7, #8]
 8007636:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	3305      	adds	r3, #5
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	021b      	lsls	r3, r3, #8
 8007640:	687a      	ldr	r2, [r7, #4]
 8007642:	3204      	adds	r2, #4
 8007644:	7812      	ldrb	r2, [r2, #0]
 8007646:	4313      	orrs	r3, r2
 8007648:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800764a:	68ba      	ldr	r2, [r7, #8]
 800764c:	4b11      	ldr	r3, [pc, #68]	@ (8007694 <ETH_MACAddressConfig+0x68>)
 800764e:	4413      	add	r3, r2
 8007650:	461a      	mov	r2, r3
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	3303      	adds	r3, #3
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	061a      	lsls	r2, r3, #24
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	3302      	adds	r3, #2
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	041b      	lsls	r3, r3, #16
 8007666:	431a      	orrs	r2, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	3301      	adds	r3, #1
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	021b      	lsls	r3, r3, #8
 8007670:	4313      	orrs	r3, r2
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	7812      	ldrb	r2, [r2, #0]
 8007676:	4313      	orrs	r3, r2
 8007678:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800767a:	68ba      	ldr	r2, [r7, #8]
 800767c:	4b06      	ldr	r3, [pc, #24]	@ (8007698 <ETH_MACAddressConfig+0x6c>)
 800767e:	4413      	add	r3, r2
 8007680:	461a      	mov	r2, r3
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	6013      	str	r3, [r2, #0]
}
 8007686:	bf00      	nop
 8007688:	371c      	adds	r7, #28
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	40028040 	.word	0x40028040
 8007698:	40028044 	.word	0x40028044

0800769c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800769c:	b480      	push	{r7}
 800769e:	b085      	sub	sp, #20
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80076a4:	2300      	movs	r3, #0
 80076a6:	60fb      	str	r3, [r7, #12]
 80076a8:	e03e      	b.n	8007728 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	68d9      	ldr	r1, [r3, #12]
 80076ae:	68fa      	ldr	r2, [r7, #12]
 80076b0:	4613      	mov	r3, r2
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	4413      	add	r3, r2
 80076b6:	00db      	lsls	r3, r3, #3
 80076b8:	440b      	add	r3, r1
 80076ba:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	2200      	movs	r2, #0
 80076c0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	2200      	movs	r2, #0
 80076c6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	2200      	movs	r2, #0
 80076cc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	2200      	movs	r2, #0
 80076d2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80076d4:	68b9      	ldr	r1, [r7, #8]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	68fa      	ldr	r2, [r7, #12]
 80076da:	3206      	adds	r2, #6
 80076dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	d80c      	bhi.n	800770c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	68d9      	ldr	r1, [r3, #12]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	1c5a      	adds	r2, r3, #1
 80076fa:	4613      	mov	r3, r2
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	4413      	add	r3, r2
 8007700:	00db      	lsls	r3, r3, #3
 8007702:	440b      	add	r3, r1
 8007704:	461a      	mov	r2, r3
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	60da      	str	r2, [r3, #12]
 800770a:	e004      	b.n	8007716 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	461a      	mov	r2, r3
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	3301      	adds	r3, #1
 8007726:	60fb      	str	r3, [r7, #12]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2b03      	cmp	r3, #3
 800772c:	d9bd      	bls.n	80076aa <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2200      	movs	r2, #0
 8007732:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	68da      	ldr	r2, [r3, #12]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007740:	611a      	str	r2, [r3, #16]
}
 8007742:	bf00      	nop
 8007744:	3714      	adds	r7, #20
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr

0800774e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800774e:	b480      	push	{r7}
 8007750:	b085      	sub	sp, #20
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007756:	2300      	movs	r3, #0
 8007758:	60fb      	str	r3, [r7, #12]
 800775a:	e048      	b.n	80077ee <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6919      	ldr	r1, [r3, #16]
 8007760:	68fa      	ldr	r2, [r7, #12]
 8007762:	4613      	mov	r3, r2
 8007764:	009b      	lsls	r3, r3, #2
 8007766:	4413      	add	r3, r2
 8007768:	00db      	lsls	r3, r3, #3
 800776a:	440b      	add	r3, r1
 800776c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	2200      	movs	r2, #0
 8007772:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	2200      	movs	r2, #0
 8007778:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	2200      	movs	r2, #0
 800777e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	2200      	movs	r2, #0
 8007784:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	2200      	movs	r2, #0
 800778a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	2200      	movs	r2, #0
 8007790:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007798:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80077b2:	68b9      	ldr	r1, [r7, #8]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	3212      	adds	r2, #18
 80077ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2b02      	cmp	r3, #2
 80077c2:	d80c      	bhi.n	80077de <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6919      	ldr	r1, [r3, #16]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	1c5a      	adds	r2, r3, #1
 80077cc:	4613      	mov	r3, r2
 80077ce:	009b      	lsls	r3, r3, #2
 80077d0:	4413      	add	r3, r2
 80077d2:	00db      	lsls	r3, r3, #3
 80077d4:	440b      	add	r3, r1
 80077d6:	461a      	mov	r2, r3
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	60da      	str	r2, [r3, #12]
 80077dc:	e004      	b.n	80077e8 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	691b      	ldr	r3, [r3, #16]
 80077e2:	461a      	mov	r2, r3
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	3301      	adds	r3, #1
 80077ec:	60fb      	str	r3, [r7, #12]
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2b03      	cmp	r3, #3
 80077f2:	d9b3      	bls.n	800775c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2200      	movs	r2, #0
 80077f8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	691a      	ldr	r2, [r3, #16]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800781e:	60da      	str	r2, [r3, #12]
}
 8007820:	bf00      	nop
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800782c:	b480      	push	{r7}
 800782e:	b089      	sub	sp, #36	@ 0x24
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8007836:	2300      	movs	r3, #0
 8007838:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800783a:	2300      	movs	r3, #0
 800783c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800783e:	2300      	movs	r3, #0
 8007840:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8007842:	2300      	movs	r3, #0
 8007844:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007846:	2300      	movs	r3, #0
 8007848:	61fb      	str	r3, [r7, #28]
 800784a:	e175      	b.n	8007b38 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800784c:	2201      	movs	r2, #1
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	fa02 f303 	lsl.w	r3, r2, r3
 8007854:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	697a      	ldr	r2, [r7, #20]
 800785c:	4013      	ands	r3, r2
 800785e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8007860:	693a      	ldr	r2, [r7, #16]
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	429a      	cmp	r2, r3
 8007866:	f040 8164 	bne.w	8007b32 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	f003 0303 	and.w	r3, r3, #3
 8007872:	2b01      	cmp	r3, #1
 8007874:	d005      	beq.n	8007882 <HAL_GPIO_Init+0x56>
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	f003 0303 	and.w	r3, r3, #3
 800787e:	2b02      	cmp	r3, #2
 8007880:	d130      	bne.n	80078e4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007888:	69fb      	ldr	r3, [r7, #28]
 800788a:	005b      	lsls	r3, r3, #1
 800788c:	2203      	movs	r2, #3
 800788e:	fa02 f303 	lsl.w	r3, r2, r3
 8007892:	43db      	mvns	r3, r3
 8007894:	69ba      	ldr	r2, [r7, #24]
 8007896:	4013      	ands	r3, r2
 8007898:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	68da      	ldr	r2, [r3, #12]
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	005b      	lsls	r3, r3, #1
 80078a2:	fa02 f303 	lsl.w	r3, r2, r3
 80078a6:	69ba      	ldr	r2, [r7, #24]
 80078a8:	4313      	orrs	r3, r2
 80078aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	69ba      	ldr	r2, [r7, #24]
 80078b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80078b8:	2201      	movs	r2, #1
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	fa02 f303 	lsl.w	r3, r2, r3
 80078c0:	43db      	mvns	r3, r3
 80078c2:	69ba      	ldr	r2, [r7, #24]
 80078c4:	4013      	ands	r3, r2
 80078c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	091b      	lsrs	r3, r3, #4
 80078ce:	f003 0201 	and.w	r2, r3, #1
 80078d2:	69fb      	ldr	r3, [r7, #28]
 80078d4:	fa02 f303 	lsl.w	r3, r2, r3
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	4313      	orrs	r3, r2
 80078dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	69ba      	ldr	r2, [r7, #24]
 80078e2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	f003 0303 	and.w	r3, r3, #3
 80078ec:	2b03      	cmp	r3, #3
 80078ee:	d017      	beq.n	8007920 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80078f6:	69fb      	ldr	r3, [r7, #28]
 80078f8:	005b      	lsls	r3, r3, #1
 80078fa:	2203      	movs	r2, #3
 80078fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007900:	43db      	mvns	r3, r3
 8007902:	69ba      	ldr	r2, [r7, #24]
 8007904:	4013      	ands	r3, r2
 8007906:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	689a      	ldr	r2, [r3, #8]
 800790c:	69fb      	ldr	r3, [r7, #28]
 800790e:	005b      	lsls	r3, r3, #1
 8007910:	fa02 f303 	lsl.w	r3, r2, r3
 8007914:	69ba      	ldr	r2, [r7, #24]
 8007916:	4313      	orrs	r3, r2
 8007918:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	69ba      	ldr	r2, [r7, #24]
 800791e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	f003 0303 	and.w	r3, r3, #3
 8007928:	2b02      	cmp	r3, #2
 800792a:	d123      	bne.n	8007974 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800792c:	69fb      	ldr	r3, [r7, #28]
 800792e:	08da      	lsrs	r2, r3, #3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	3208      	adds	r2, #8
 8007934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007938:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	f003 0307 	and.w	r3, r3, #7
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	220f      	movs	r2, #15
 8007944:	fa02 f303 	lsl.w	r3, r2, r3
 8007948:	43db      	mvns	r3, r3
 800794a:	69ba      	ldr	r2, [r7, #24]
 800794c:	4013      	ands	r3, r2
 800794e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	691a      	ldr	r2, [r3, #16]
 8007954:	69fb      	ldr	r3, [r7, #28]
 8007956:	f003 0307 	and.w	r3, r3, #7
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	fa02 f303 	lsl.w	r3, r2, r3
 8007960:	69ba      	ldr	r2, [r7, #24]
 8007962:	4313      	orrs	r3, r2
 8007964:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	08da      	lsrs	r2, r3, #3
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	3208      	adds	r2, #8
 800796e:	69b9      	ldr	r1, [r7, #24]
 8007970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800797a:	69fb      	ldr	r3, [r7, #28]
 800797c:	005b      	lsls	r3, r3, #1
 800797e:	2203      	movs	r2, #3
 8007980:	fa02 f303 	lsl.w	r3, r2, r3
 8007984:	43db      	mvns	r3, r3
 8007986:	69ba      	ldr	r2, [r7, #24]
 8007988:	4013      	ands	r3, r2
 800798a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	f003 0203 	and.w	r2, r3, #3
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	005b      	lsls	r3, r3, #1
 8007998:	fa02 f303 	lsl.w	r3, r2, r3
 800799c:	69ba      	ldr	r2, [r7, #24]
 800799e:	4313      	orrs	r3, r2
 80079a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	69ba      	ldr	r2, [r7, #24]
 80079a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f000 80be 	beq.w	8007b32 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80079b6:	4b66      	ldr	r3, [pc, #408]	@ (8007b50 <HAL_GPIO_Init+0x324>)
 80079b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079ba:	4a65      	ldr	r2, [pc, #404]	@ (8007b50 <HAL_GPIO_Init+0x324>)
 80079bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80079c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80079c2:	4b63      	ldr	r3, [pc, #396]	@ (8007b50 <HAL_GPIO_Init+0x324>)
 80079c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079ca:	60fb      	str	r3, [r7, #12]
 80079cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80079ce:	4a61      	ldr	r2, [pc, #388]	@ (8007b54 <HAL_GPIO_Init+0x328>)
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	089b      	lsrs	r3, r3, #2
 80079d4:	3302      	adds	r3, #2
 80079d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	f003 0303 	and.w	r3, r3, #3
 80079e2:	009b      	lsls	r3, r3, #2
 80079e4:	220f      	movs	r2, #15
 80079e6:	fa02 f303 	lsl.w	r3, r2, r3
 80079ea:	43db      	mvns	r3, r3
 80079ec:	69ba      	ldr	r2, [r7, #24]
 80079ee:	4013      	ands	r3, r2
 80079f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	4a58      	ldr	r2, [pc, #352]	@ (8007b58 <HAL_GPIO_Init+0x32c>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d037      	beq.n	8007a6a <HAL_GPIO_Init+0x23e>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	4a57      	ldr	r2, [pc, #348]	@ (8007b5c <HAL_GPIO_Init+0x330>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d031      	beq.n	8007a66 <HAL_GPIO_Init+0x23a>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	4a56      	ldr	r2, [pc, #344]	@ (8007b60 <HAL_GPIO_Init+0x334>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d02b      	beq.n	8007a62 <HAL_GPIO_Init+0x236>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	4a55      	ldr	r2, [pc, #340]	@ (8007b64 <HAL_GPIO_Init+0x338>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d025      	beq.n	8007a5e <HAL_GPIO_Init+0x232>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4a54      	ldr	r2, [pc, #336]	@ (8007b68 <HAL_GPIO_Init+0x33c>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d01f      	beq.n	8007a5a <HAL_GPIO_Init+0x22e>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4a53      	ldr	r2, [pc, #332]	@ (8007b6c <HAL_GPIO_Init+0x340>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d019      	beq.n	8007a56 <HAL_GPIO_Init+0x22a>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	4a52      	ldr	r2, [pc, #328]	@ (8007b70 <HAL_GPIO_Init+0x344>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d013      	beq.n	8007a52 <HAL_GPIO_Init+0x226>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4a51      	ldr	r2, [pc, #324]	@ (8007b74 <HAL_GPIO_Init+0x348>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d00d      	beq.n	8007a4e <HAL_GPIO_Init+0x222>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a50      	ldr	r2, [pc, #320]	@ (8007b78 <HAL_GPIO_Init+0x34c>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d007      	beq.n	8007a4a <HAL_GPIO_Init+0x21e>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4a4f      	ldr	r2, [pc, #316]	@ (8007b7c <HAL_GPIO_Init+0x350>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d101      	bne.n	8007a46 <HAL_GPIO_Init+0x21a>
 8007a42:	2309      	movs	r3, #9
 8007a44:	e012      	b.n	8007a6c <HAL_GPIO_Init+0x240>
 8007a46:	230a      	movs	r3, #10
 8007a48:	e010      	b.n	8007a6c <HAL_GPIO_Init+0x240>
 8007a4a:	2308      	movs	r3, #8
 8007a4c:	e00e      	b.n	8007a6c <HAL_GPIO_Init+0x240>
 8007a4e:	2307      	movs	r3, #7
 8007a50:	e00c      	b.n	8007a6c <HAL_GPIO_Init+0x240>
 8007a52:	2306      	movs	r3, #6
 8007a54:	e00a      	b.n	8007a6c <HAL_GPIO_Init+0x240>
 8007a56:	2305      	movs	r3, #5
 8007a58:	e008      	b.n	8007a6c <HAL_GPIO_Init+0x240>
 8007a5a:	2304      	movs	r3, #4
 8007a5c:	e006      	b.n	8007a6c <HAL_GPIO_Init+0x240>
 8007a5e:	2303      	movs	r3, #3
 8007a60:	e004      	b.n	8007a6c <HAL_GPIO_Init+0x240>
 8007a62:	2302      	movs	r3, #2
 8007a64:	e002      	b.n	8007a6c <HAL_GPIO_Init+0x240>
 8007a66:	2301      	movs	r3, #1
 8007a68:	e000      	b.n	8007a6c <HAL_GPIO_Init+0x240>
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	69fa      	ldr	r2, [r7, #28]
 8007a6e:	f002 0203 	and.w	r2, r2, #3
 8007a72:	0092      	lsls	r2, r2, #2
 8007a74:	4093      	lsls	r3, r2
 8007a76:	69ba      	ldr	r2, [r7, #24]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007a7c:	4935      	ldr	r1, [pc, #212]	@ (8007b54 <HAL_GPIO_Init+0x328>)
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	089b      	lsrs	r3, r3, #2
 8007a82:	3302      	adds	r3, #2
 8007a84:	69ba      	ldr	r2, [r7, #24]
 8007a86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007a8a:	4b3d      	ldr	r3, [pc, #244]	@ (8007b80 <HAL_GPIO_Init+0x354>)
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	43db      	mvns	r3, r3
 8007a94:	69ba      	ldr	r2, [r7, #24]
 8007a96:	4013      	ands	r3, r2
 8007a98:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d003      	beq.n	8007aae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007aa6:	69ba      	ldr	r2, [r7, #24]
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007aae:	4a34      	ldr	r2, [pc, #208]	@ (8007b80 <HAL_GPIO_Init+0x354>)
 8007ab0:	69bb      	ldr	r3, [r7, #24]
 8007ab2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007ab4:	4b32      	ldr	r3, [pc, #200]	@ (8007b80 <HAL_GPIO_Init+0x354>)
 8007ab6:	68db      	ldr	r3, [r3, #12]
 8007ab8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	43db      	mvns	r3, r3
 8007abe:	69ba      	ldr	r2, [r7, #24]
 8007ac0:	4013      	ands	r3, r2
 8007ac2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d003      	beq.n	8007ad8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007ad0:	69ba      	ldr	r2, [r7, #24]
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007ad8:	4a29      	ldr	r2, [pc, #164]	@ (8007b80 <HAL_GPIO_Init+0x354>)
 8007ada:	69bb      	ldr	r3, [r7, #24]
 8007adc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007ade:	4b28      	ldr	r3, [pc, #160]	@ (8007b80 <HAL_GPIO_Init+0x354>)
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	43db      	mvns	r3, r3
 8007ae8:	69ba      	ldr	r2, [r7, #24]
 8007aea:	4013      	ands	r3, r2
 8007aec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d003      	beq.n	8007b02 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007afa:	69ba      	ldr	r2, [r7, #24]
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007b02:	4a1f      	ldr	r2, [pc, #124]	@ (8007b80 <HAL_GPIO_Init+0x354>)
 8007b04:	69bb      	ldr	r3, [r7, #24]
 8007b06:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007b08:	4b1d      	ldr	r3, [pc, #116]	@ (8007b80 <HAL_GPIO_Init+0x354>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	43db      	mvns	r3, r3
 8007b12:	69ba      	ldr	r2, [r7, #24]
 8007b14:	4013      	ands	r3, r2
 8007b16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d003      	beq.n	8007b2c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007b24:	69ba      	ldr	r2, [r7, #24]
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007b2c:	4a14      	ldr	r2, [pc, #80]	@ (8007b80 <HAL_GPIO_Init+0x354>)
 8007b2e:	69bb      	ldr	r3, [r7, #24]
 8007b30:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007b32:	69fb      	ldr	r3, [r7, #28]
 8007b34:	3301      	adds	r3, #1
 8007b36:	61fb      	str	r3, [r7, #28]
 8007b38:	69fb      	ldr	r3, [r7, #28]
 8007b3a:	2b0f      	cmp	r3, #15
 8007b3c:	f67f ae86 	bls.w	800784c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007b40:	bf00      	nop
 8007b42:	bf00      	nop
 8007b44:	3724      	adds	r7, #36	@ 0x24
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop
 8007b50:	40023800 	.word	0x40023800
 8007b54:	40013800 	.word	0x40013800
 8007b58:	40020000 	.word	0x40020000
 8007b5c:	40020400 	.word	0x40020400
 8007b60:	40020800 	.word	0x40020800
 8007b64:	40020c00 	.word	0x40020c00
 8007b68:	40021000 	.word	0x40021000
 8007b6c:	40021400 	.word	0x40021400
 8007b70:	40021800 	.word	0x40021800
 8007b74:	40021c00 	.word	0x40021c00
 8007b78:	40022000 	.word	0x40022000
 8007b7c:	40022400 	.word	0x40022400
 8007b80:	40013c00 	.word	0x40013c00

08007b84 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b087      	sub	sp, #28
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8007b92:	2300      	movs	r3, #0
 8007b94:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8007b96:	2300      	movs	r3, #0
 8007b98:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	617b      	str	r3, [r7, #20]
 8007b9e:	e0d9      	b.n	8007d54 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007baa:	683a      	ldr	r2, [r7, #0]
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	4013      	ands	r3, r2
 8007bb0:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	f040 80c9 	bne.w	8007d4e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8007bbc:	4a6b      	ldr	r2, [pc, #428]	@ (8007d6c <HAL_GPIO_DeInit+0x1e8>)
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	089b      	lsrs	r3, r3, #2
 8007bc2:	3302      	adds	r3, #2
 8007bc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bc8:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	f003 0303 	and.w	r3, r3, #3
 8007bd0:	009b      	lsls	r3, r3, #2
 8007bd2:	220f      	movs	r2, #15
 8007bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd8:	68ba      	ldr	r2, [r7, #8]
 8007bda:	4013      	ands	r3, r2
 8007bdc:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	4a63      	ldr	r2, [pc, #396]	@ (8007d70 <HAL_GPIO_DeInit+0x1ec>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d037      	beq.n	8007c56 <HAL_GPIO_DeInit+0xd2>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a62      	ldr	r2, [pc, #392]	@ (8007d74 <HAL_GPIO_DeInit+0x1f0>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d031      	beq.n	8007c52 <HAL_GPIO_DeInit+0xce>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a61      	ldr	r2, [pc, #388]	@ (8007d78 <HAL_GPIO_DeInit+0x1f4>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d02b      	beq.n	8007c4e <HAL_GPIO_DeInit+0xca>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a60      	ldr	r2, [pc, #384]	@ (8007d7c <HAL_GPIO_DeInit+0x1f8>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d025      	beq.n	8007c4a <HAL_GPIO_DeInit+0xc6>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a5f      	ldr	r2, [pc, #380]	@ (8007d80 <HAL_GPIO_DeInit+0x1fc>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d01f      	beq.n	8007c46 <HAL_GPIO_DeInit+0xc2>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	4a5e      	ldr	r2, [pc, #376]	@ (8007d84 <HAL_GPIO_DeInit+0x200>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d019      	beq.n	8007c42 <HAL_GPIO_DeInit+0xbe>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	4a5d      	ldr	r2, [pc, #372]	@ (8007d88 <HAL_GPIO_DeInit+0x204>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d013      	beq.n	8007c3e <HAL_GPIO_DeInit+0xba>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	4a5c      	ldr	r2, [pc, #368]	@ (8007d8c <HAL_GPIO_DeInit+0x208>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d00d      	beq.n	8007c3a <HAL_GPIO_DeInit+0xb6>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	4a5b      	ldr	r2, [pc, #364]	@ (8007d90 <HAL_GPIO_DeInit+0x20c>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d007      	beq.n	8007c36 <HAL_GPIO_DeInit+0xb2>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	4a5a      	ldr	r2, [pc, #360]	@ (8007d94 <HAL_GPIO_DeInit+0x210>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d101      	bne.n	8007c32 <HAL_GPIO_DeInit+0xae>
 8007c2e:	2309      	movs	r3, #9
 8007c30:	e012      	b.n	8007c58 <HAL_GPIO_DeInit+0xd4>
 8007c32:	230a      	movs	r3, #10
 8007c34:	e010      	b.n	8007c58 <HAL_GPIO_DeInit+0xd4>
 8007c36:	2308      	movs	r3, #8
 8007c38:	e00e      	b.n	8007c58 <HAL_GPIO_DeInit+0xd4>
 8007c3a:	2307      	movs	r3, #7
 8007c3c:	e00c      	b.n	8007c58 <HAL_GPIO_DeInit+0xd4>
 8007c3e:	2306      	movs	r3, #6
 8007c40:	e00a      	b.n	8007c58 <HAL_GPIO_DeInit+0xd4>
 8007c42:	2305      	movs	r3, #5
 8007c44:	e008      	b.n	8007c58 <HAL_GPIO_DeInit+0xd4>
 8007c46:	2304      	movs	r3, #4
 8007c48:	e006      	b.n	8007c58 <HAL_GPIO_DeInit+0xd4>
 8007c4a:	2303      	movs	r3, #3
 8007c4c:	e004      	b.n	8007c58 <HAL_GPIO_DeInit+0xd4>
 8007c4e:	2302      	movs	r3, #2
 8007c50:	e002      	b.n	8007c58 <HAL_GPIO_DeInit+0xd4>
 8007c52:	2301      	movs	r3, #1
 8007c54:	e000      	b.n	8007c58 <HAL_GPIO_DeInit+0xd4>
 8007c56:	2300      	movs	r3, #0
 8007c58:	697a      	ldr	r2, [r7, #20]
 8007c5a:	f002 0203 	and.w	r2, r2, #3
 8007c5e:	0092      	lsls	r2, r2, #2
 8007c60:	4093      	lsls	r3, r2
 8007c62:	68ba      	ldr	r2, [r7, #8]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d132      	bne.n	8007cce <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007c68:	4b4b      	ldr	r3, [pc, #300]	@ (8007d98 <HAL_GPIO_DeInit+0x214>)
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	43db      	mvns	r3, r3
 8007c70:	4949      	ldr	r1, [pc, #292]	@ (8007d98 <HAL_GPIO_DeInit+0x214>)
 8007c72:	4013      	ands	r3, r2
 8007c74:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007c76:	4b48      	ldr	r3, [pc, #288]	@ (8007d98 <HAL_GPIO_DeInit+0x214>)
 8007c78:	685a      	ldr	r2, [r3, #4]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	43db      	mvns	r3, r3
 8007c7e:	4946      	ldr	r1, [pc, #280]	@ (8007d98 <HAL_GPIO_DeInit+0x214>)
 8007c80:	4013      	ands	r3, r2
 8007c82:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007c84:	4b44      	ldr	r3, [pc, #272]	@ (8007d98 <HAL_GPIO_DeInit+0x214>)
 8007c86:	68da      	ldr	r2, [r3, #12]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	43db      	mvns	r3, r3
 8007c8c:	4942      	ldr	r1, [pc, #264]	@ (8007d98 <HAL_GPIO_DeInit+0x214>)
 8007c8e:	4013      	ands	r3, r2
 8007c90:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007c92:	4b41      	ldr	r3, [pc, #260]	@ (8007d98 <HAL_GPIO_DeInit+0x214>)
 8007c94:	689a      	ldr	r2, [r3, #8]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	43db      	mvns	r3, r3
 8007c9a:	493f      	ldr	r1, [pc, #252]	@ (8007d98 <HAL_GPIO_DeInit+0x214>)
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	f003 0303 	and.w	r3, r3, #3
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	220f      	movs	r2, #15
 8007caa:	fa02 f303 	lsl.w	r3, r2, r3
 8007cae:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8007cb0:	4a2e      	ldr	r2, [pc, #184]	@ (8007d6c <HAL_GPIO_DeInit+0x1e8>)
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	089b      	lsrs	r3, r3, #2
 8007cb6:	3302      	adds	r3, #2
 8007cb8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	43da      	mvns	r2, r3
 8007cc0:	482a      	ldr	r0, [pc, #168]	@ (8007d6c <HAL_GPIO_DeInit+0x1e8>)
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	089b      	lsrs	r3, r3, #2
 8007cc6:	400a      	ands	r2, r1
 8007cc8:	3302      	adds	r3, #2
 8007cca:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	005b      	lsls	r3, r3, #1
 8007cd6:	2103      	movs	r1, #3
 8007cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8007cdc:	43db      	mvns	r3, r3
 8007cde:	401a      	ands	r2, r3
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	08da      	lsrs	r2, r3, #3
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	3208      	adds	r2, #8
 8007cec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	f003 0307 	and.w	r3, r3, #7
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	220f      	movs	r2, #15
 8007cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8007cfe:	43db      	mvns	r3, r3
 8007d00:	697a      	ldr	r2, [r7, #20]
 8007d02:	08d2      	lsrs	r2, r2, #3
 8007d04:	4019      	ands	r1, r3
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	3208      	adds	r2, #8
 8007d0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	68da      	ldr	r2, [r3, #12]
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	005b      	lsls	r3, r3, #1
 8007d16:	2103      	movs	r1, #3
 8007d18:	fa01 f303 	lsl.w	r3, r1, r3
 8007d1c:	43db      	mvns	r3, r3
 8007d1e:	401a      	ands	r2, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	685a      	ldr	r2, [r3, #4]
 8007d28:	2101      	movs	r1, #1
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8007d30:	43db      	mvns	r3, r3
 8007d32:	401a      	ands	r2, r3
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	689a      	ldr	r2, [r3, #8]
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	005b      	lsls	r3, r3, #1
 8007d40:	2103      	movs	r1, #3
 8007d42:	fa01 f303 	lsl.w	r3, r1, r3
 8007d46:	43db      	mvns	r3, r3
 8007d48:	401a      	ands	r2, r3
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	3301      	adds	r3, #1
 8007d52:	617b      	str	r3, [r7, #20]
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	2b0f      	cmp	r3, #15
 8007d58:	f67f af22 	bls.w	8007ba0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007d5c:	bf00      	nop
 8007d5e:	bf00      	nop
 8007d60:	371c      	adds	r7, #28
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop
 8007d6c:	40013800 	.word	0x40013800
 8007d70:	40020000 	.word	0x40020000
 8007d74:	40020400 	.word	0x40020400
 8007d78:	40020800 	.word	0x40020800
 8007d7c:	40020c00 	.word	0x40020c00
 8007d80:	40021000 	.word	0x40021000
 8007d84:	40021400 	.word	0x40021400
 8007d88:	40021800 	.word	0x40021800
 8007d8c:	40021c00 	.word	0x40021c00
 8007d90:	40022000 	.word	0x40022000
 8007d94:	40022400 	.word	0x40022400
 8007d98:	40013c00 	.word	0x40013c00

08007d9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	460b      	mov	r3, r1
 8007da6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	691a      	ldr	r2, [r3, #16]
 8007dac:	887b      	ldrh	r3, [r7, #2]
 8007dae:	4013      	ands	r3, r2
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d002      	beq.n	8007dba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007db4:	2301      	movs	r3, #1
 8007db6:	73fb      	strb	r3, [r7, #15]
 8007db8:	e001      	b.n	8007dbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3714      	adds	r7, #20
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b083      	sub	sp, #12
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	807b      	strh	r3, [r7, #2]
 8007dd8:	4613      	mov	r3, r2
 8007dda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007ddc:	787b      	ldrb	r3, [r7, #1]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d003      	beq.n	8007dea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007de2:	887a      	ldrh	r2, [r7, #2]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8007de8:	e003      	b.n	8007df2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8007dea:	887b      	ldrh	r3, [r7, #2]
 8007dec:	041a      	lsls	r2, r3, #16
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	619a      	str	r2, [r3, #24]
}
 8007df2:	bf00      	nop
 8007df4:	370c      	adds	r7, #12
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr

08007dfe <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8007dfe:	b580      	push	{r7, lr}
 8007e00:	b086      	sub	sp, #24
 8007e02:	af02      	add	r7, sp, #8
 8007e04:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d101      	bne.n	8007e10 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e059      	b.n	8007ec4 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d106      	bne.n	8007e30 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f00f ffae 	bl	8017d8c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2203      	movs	r2, #3
 8007e34:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e3e:	d102      	bne.n	8007e46 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2200      	movs	r2, #0
 8007e44:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f009 fe43 	bl	8011ad6 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6818      	ldr	r0, [r3, #0]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	7c1a      	ldrb	r2, [r3, #16]
 8007e58:	f88d 2000 	strb.w	r2, [sp]
 8007e5c:	3304      	adds	r3, #4
 8007e5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e60:	f009 fdce 	bl	8011a00 <USB_CoreInit>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d005      	beq.n	8007e76 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2202      	movs	r2, #2
 8007e6e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e026      	b.n	8007ec4 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	2101      	movs	r1, #1
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f009 fe3b 	bl	8011af8 <USB_SetCurrentMode>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d005      	beq.n	8007e94 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2202      	movs	r2, #2
 8007e8c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	e017      	b.n	8007ec4 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6818      	ldr	r0, [r3, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	7c1a      	ldrb	r2, [r3, #16]
 8007e9c:	f88d 2000 	strb.w	r2, [sp]
 8007ea0:	3304      	adds	r3, #4
 8007ea2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007ea4:	f009 ffe4 	bl	8011e70 <USB_HostInit>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d005      	beq.n	8007eba <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2202      	movs	r2, #2
 8007eb2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e004      	b.n	8007ec4 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8007ec2:	2300      	movs	r3, #0
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	3710      	adds	r7, #16
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}

08007ecc <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007ecc:	b590      	push	{r4, r7, lr}
 8007ece:	b08b      	sub	sp, #44	@ 0x2c
 8007ed0:	af04      	add	r7, sp, #16
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	4608      	mov	r0, r1
 8007ed6:	4611      	mov	r1, r2
 8007ed8:	461a      	mov	r2, r3
 8007eda:	4603      	mov	r3, r0
 8007edc:	70fb      	strb	r3, [r7, #3]
 8007ede:	460b      	mov	r3, r1
 8007ee0:	70bb      	strb	r3, [r7, #2]
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8007ee6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007ee8:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d101      	bne.n	8007ef8 <HAL_HCD_HC_Init+0x2c>
 8007ef4:	2302      	movs	r3, #2
 8007ef6:	e09d      	b.n	8008034 <HAL_HCD_HC_Init+0x168>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8007f00:	78fa      	ldrb	r2, [r7, #3]
 8007f02:	6879      	ldr	r1, [r7, #4]
 8007f04:	4613      	mov	r3, r2
 8007f06:	011b      	lsls	r3, r3, #4
 8007f08:	1a9b      	subs	r3, r3, r2
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	440b      	add	r3, r1
 8007f0e:	3319      	adds	r3, #25
 8007f10:	2200      	movs	r2, #0
 8007f12:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007f14:	78fa      	ldrb	r2, [r7, #3]
 8007f16:	6879      	ldr	r1, [r7, #4]
 8007f18:	4613      	mov	r3, r2
 8007f1a:	011b      	lsls	r3, r3, #4
 8007f1c:	1a9b      	subs	r3, r3, r2
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	440b      	add	r3, r1
 8007f22:	3314      	adds	r3, #20
 8007f24:	787a      	ldrb	r2, [r7, #1]
 8007f26:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007f28:	78fa      	ldrb	r2, [r7, #3]
 8007f2a:	6879      	ldr	r1, [r7, #4]
 8007f2c:	4613      	mov	r3, r2
 8007f2e:	011b      	lsls	r3, r3, #4
 8007f30:	1a9b      	subs	r3, r3, r2
 8007f32:	009b      	lsls	r3, r3, #2
 8007f34:	440b      	add	r3, r1
 8007f36:	3315      	adds	r3, #21
 8007f38:	78fa      	ldrb	r2, [r7, #3]
 8007f3a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007f3c:	78fa      	ldrb	r2, [r7, #3]
 8007f3e:	6879      	ldr	r1, [r7, #4]
 8007f40:	4613      	mov	r3, r2
 8007f42:	011b      	lsls	r3, r3, #4
 8007f44:	1a9b      	subs	r3, r3, r2
 8007f46:	009b      	lsls	r3, r3, #2
 8007f48:	440b      	add	r3, r1
 8007f4a:	3326      	adds	r3, #38	@ 0x26
 8007f4c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007f50:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007f52:	78fa      	ldrb	r2, [r7, #3]
 8007f54:	78bb      	ldrb	r3, [r7, #2]
 8007f56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f5a:	b2d8      	uxtb	r0, r3
 8007f5c:	6879      	ldr	r1, [r7, #4]
 8007f5e:	4613      	mov	r3, r2
 8007f60:	011b      	lsls	r3, r3, #4
 8007f62:	1a9b      	subs	r3, r3, r2
 8007f64:	009b      	lsls	r3, r3, #2
 8007f66:	440b      	add	r3, r1
 8007f68:	3316      	adds	r3, #22
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8007f6e:	78fb      	ldrb	r3, [r7, #3]
 8007f70:	4619      	mov	r1, r3
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 fba4 	bl	80086c0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8007f78:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	da0a      	bge.n	8007f96 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007f80:	78fa      	ldrb	r2, [r7, #3]
 8007f82:	6879      	ldr	r1, [r7, #4]
 8007f84:	4613      	mov	r3, r2
 8007f86:	011b      	lsls	r3, r3, #4
 8007f88:	1a9b      	subs	r3, r3, r2
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	440b      	add	r3, r1
 8007f8e:	3317      	adds	r3, #23
 8007f90:	2201      	movs	r2, #1
 8007f92:	701a      	strb	r2, [r3, #0]
 8007f94:	e009      	b.n	8007faa <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007f96:	78fa      	ldrb	r2, [r7, #3]
 8007f98:	6879      	ldr	r1, [r7, #4]
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	011b      	lsls	r3, r3, #4
 8007f9e:	1a9b      	subs	r3, r3, r2
 8007fa0:	009b      	lsls	r3, r3, #2
 8007fa2:	440b      	add	r3, r1
 8007fa4:	3317      	adds	r3, #23
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f00a f8b6 	bl	8012120 <USB_GetHostSpeed>
 8007fb4:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8007fb6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d10b      	bne.n	8007fd6 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8007fbe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d107      	bne.n	8007fd6 <HAL_HCD_HC_Init+0x10a>
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d104      	bne.n	8007fd6 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	2bbc      	cmp	r3, #188	@ 0xbc
 8007fd0:	d901      	bls.n	8007fd6 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8007fd2:	23bc      	movs	r3, #188	@ 0xbc
 8007fd4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8007fd6:	78fa      	ldrb	r2, [r7, #3]
 8007fd8:	6879      	ldr	r1, [r7, #4]
 8007fda:	4613      	mov	r3, r2
 8007fdc:	011b      	lsls	r3, r3, #4
 8007fde:	1a9b      	subs	r3, r3, r2
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	440b      	add	r3, r1
 8007fe4:	3318      	adds	r3, #24
 8007fe6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8007fea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8007fec:	78fa      	ldrb	r2, [r7, #3]
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	b298      	uxth	r0, r3
 8007ff2:	6879      	ldr	r1, [r7, #4]
 8007ff4:	4613      	mov	r3, r2
 8007ff6:	011b      	lsls	r3, r3, #4
 8007ff8:	1a9b      	subs	r3, r3, r2
 8007ffa:	009b      	lsls	r3, r3, #2
 8007ffc:	440b      	add	r3, r1
 8007ffe:	3328      	adds	r3, #40	@ 0x28
 8008000:	4602      	mov	r2, r0
 8008002:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6818      	ldr	r0, [r3, #0]
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	b29b      	uxth	r3, r3
 800800c:	787c      	ldrb	r4, [r7, #1]
 800800e:	78ba      	ldrb	r2, [r7, #2]
 8008010:	78f9      	ldrb	r1, [r7, #3]
 8008012:	9302      	str	r3, [sp, #8]
 8008014:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008018:	9301      	str	r3, [sp, #4]
 800801a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800801e:	9300      	str	r3, [sp, #0]
 8008020:	4623      	mov	r3, r4
 8008022:	f00a f8a5 	bl	8012170 <USB_HC_Init>
 8008026:	4603      	mov	r3, r0
 8008028:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8008032:	7bfb      	ldrb	r3, [r7, #15]
}
 8008034:	4618      	mov	r0, r3
 8008036:	371c      	adds	r7, #28
 8008038:	46bd      	mov	sp, r7
 800803a:	bd90      	pop	{r4, r7, pc}

0800803c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b082      	sub	sp, #8
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	4608      	mov	r0, r1
 8008046:	4611      	mov	r1, r2
 8008048:	461a      	mov	r2, r3
 800804a:	4603      	mov	r3, r0
 800804c:	70fb      	strb	r3, [r7, #3]
 800804e:	460b      	mov	r3, r1
 8008050:	70bb      	strb	r3, [r7, #2]
 8008052:	4613      	mov	r3, r2
 8008054:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8008056:	78fa      	ldrb	r2, [r7, #3]
 8008058:	6879      	ldr	r1, [r7, #4]
 800805a:	4613      	mov	r3, r2
 800805c:	011b      	lsls	r3, r3, #4
 800805e:	1a9b      	subs	r3, r3, r2
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	440b      	add	r3, r1
 8008064:	3317      	adds	r3, #23
 8008066:	78ba      	ldrb	r2, [r7, #2]
 8008068:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800806a:	78fa      	ldrb	r2, [r7, #3]
 800806c:	6879      	ldr	r1, [r7, #4]
 800806e:	4613      	mov	r3, r2
 8008070:	011b      	lsls	r3, r3, #4
 8008072:	1a9b      	subs	r3, r3, r2
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	440b      	add	r3, r1
 8008078:	3326      	adds	r3, #38	@ 0x26
 800807a:	787a      	ldrb	r2, [r7, #1]
 800807c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800807e:	7c3b      	ldrb	r3, [r7, #16]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d114      	bne.n	80080ae <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8008084:	78fa      	ldrb	r2, [r7, #3]
 8008086:	6879      	ldr	r1, [r7, #4]
 8008088:	4613      	mov	r3, r2
 800808a:	011b      	lsls	r3, r3, #4
 800808c:	1a9b      	subs	r3, r3, r2
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	440b      	add	r3, r1
 8008092:	332a      	adds	r3, #42	@ 0x2a
 8008094:	2203      	movs	r2, #3
 8008096:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8008098:	78fa      	ldrb	r2, [r7, #3]
 800809a:	6879      	ldr	r1, [r7, #4]
 800809c:	4613      	mov	r3, r2
 800809e:	011b      	lsls	r3, r3, #4
 80080a0:	1a9b      	subs	r3, r3, r2
 80080a2:	009b      	lsls	r3, r3, #2
 80080a4:	440b      	add	r3, r1
 80080a6:	3319      	adds	r3, #25
 80080a8:	7f3a      	ldrb	r2, [r7, #28]
 80080aa:	701a      	strb	r2, [r3, #0]
 80080ac:	e009      	b.n	80080c2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80080ae:	78fa      	ldrb	r2, [r7, #3]
 80080b0:	6879      	ldr	r1, [r7, #4]
 80080b2:	4613      	mov	r3, r2
 80080b4:	011b      	lsls	r3, r3, #4
 80080b6:	1a9b      	subs	r3, r3, r2
 80080b8:	009b      	lsls	r3, r3, #2
 80080ba:	440b      	add	r3, r1
 80080bc:	332a      	adds	r3, #42	@ 0x2a
 80080be:	2202      	movs	r2, #2
 80080c0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80080c2:	787b      	ldrb	r3, [r7, #1]
 80080c4:	2b03      	cmp	r3, #3
 80080c6:	f200 8102 	bhi.w	80082ce <HAL_HCD_HC_SubmitRequest+0x292>
 80080ca:	a201      	add	r2, pc, #4	@ (adr r2, 80080d0 <HAL_HCD_HC_SubmitRequest+0x94>)
 80080cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080d0:	080080e1 	.word	0x080080e1
 80080d4:	080082b9 	.word	0x080082b9
 80080d8:	080081a5 	.word	0x080081a5
 80080dc:	0800822f 	.word	0x0800822f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80080e0:	7c3b      	ldrb	r3, [r7, #16]
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	f040 80f5 	bne.w	80082d2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80080e8:	78bb      	ldrb	r3, [r7, #2]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d12d      	bne.n	800814a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80080ee:	8b3b      	ldrh	r3, [r7, #24]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d109      	bne.n	8008108 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80080f4:	78fa      	ldrb	r2, [r7, #3]
 80080f6:	6879      	ldr	r1, [r7, #4]
 80080f8:	4613      	mov	r3, r2
 80080fa:	011b      	lsls	r3, r3, #4
 80080fc:	1a9b      	subs	r3, r3, r2
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	440b      	add	r3, r1
 8008102:	333d      	adds	r3, #61	@ 0x3d
 8008104:	2201      	movs	r2, #1
 8008106:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8008108:	78fa      	ldrb	r2, [r7, #3]
 800810a:	6879      	ldr	r1, [r7, #4]
 800810c:	4613      	mov	r3, r2
 800810e:	011b      	lsls	r3, r3, #4
 8008110:	1a9b      	subs	r3, r3, r2
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	440b      	add	r3, r1
 8008116:	333d      	adds	r3, #61	@ 0x3d
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d10a      	bne.n	8008134 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800811e:	78fa      	ldrb	r2, [r7, #3]
 8008120:	6879      	ldr	r1, [r7, #4]
 8008122:	4613      	mov	r3, r2
 8008124:	011b      	lsls	r3, r3, #4
 8008126:	1a9b      	subs	r3, r3, r2
 8008128:	009b      	lsls	r3, r3, #2
 800812a:	440b      	add	r3, r1
 800812c:	332a      	adds	r3, #42	@ 0x2a
 800812e:	2200      	movs	r2, #0
 8008130:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8008132:	e0ce      	b.n	80082d2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008134:	78fa      	ldrb	r2, [r7, #3]
 8008136:	6879      	ldr	r1, [r7, #4]
 8008138:	4613      	mov	r3, r2
 800813a:	011b      	lsls	r3, r3, #4
 800813c:	1a9b      	subs	r3, r3, r2
 800813e:	009b      	lsls	r3, r3, #2
 8008140:	440b      	add	r3, r1
 8008142:	332a      	adds	r3, #42	@ 0x2a
 8008144:	2202      	movs	r2, #2
 8008146:	701a      	strb	r2, [r3, #0]
      break;
 8008148:	e0c3      	b.n	80082d2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800814a:	78fa      	ldrb	r2, [r7, #3]
 800814c:	6879      	ldr	r1, [r7, #4]
 800814e:	4613      	mov	r3, r2
 8008150:	011b      	lsls	r3, r3, #4
 8008152:	1a9b      	subs	r3, r3, r2
 8008154:	009b      	lsls	r3, r3, #2
 8008156:	440b      	add	r3, r1
 8008158:	331a      	adds	r3, #26
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	2b01      	cmp	r3, #1
 800815e:	f040 80b8 	bne.w	80082d2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8008162:	78fa      	ldrb	r2, [r7, #3]
 8008164:	6879      	ldr	r1, [r7, #4]
 8008166:	4613      	mov	r3, r2
 8008168:	011b      	lsls	r3, r3, #4
 800816a:	1a9b      	subs	r3, r3, r2
 800816c:	009b      	lsls	r3, r3, #2
 800816e:	440b      	add	r3, r1
 8008170:	333c      	adds	r3, #60	@ 0x3c
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d10a      	bne.n	800818e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008178:	78fa      	ldrb	r2, [r7, #3]
 800817a:	6879      	ldr	r1, [r7, #4]
 800817c:	4613      	mov	r3, r2
 800817e:	011b      	lsls	r3, r3, #4
 8008180:	1a9b      	subs	r3, r3, r2
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	440b      	add	r3, r1
 8008186:	332a      	adds	r3, #42	@ 0x2a
 8008188:	2200      	movs	r2, #0
 800818a:	701a      	strb	r2, [r3, #0]
      break;
 800818c:	e0a1      	b.n	80082d2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800818e:	78fa      	ldrb	r2, [r7, #3]
 8008190:	6879      	ldr	r1, [r7, #4]
 8008192:	4613      	mov	r3, r2
 8008194:	011b      	lsls	r3, r3, #4
 8008196:	1a9b      	subs	r3, r3, r2
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	440b      	add	r3, r1
 800819c:	332a      	adds	r3, #42	@ 0x2a
 800819e:	2202      	movs	r2, #2
 80081a0:	701a      	strb	r2, [r3, #0]
      break;
 80081a2:	e096      	b.n	80082d2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80081a4:	78bb      	ldrb	r3, [r7, #2]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d120      	bne.n	80081ec <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80081aa:	78fa      	ldrb	r2, [r7, #3]
 80081ac:	6879      	ldr	r1, [r7, #4]
 80081ae:	4613      	mov	r3, r2
 80081b0:	011b      	lsls	r3, r3, #4
 80081b2:	1a9b      	subs	r3, r3, r2
 80081b4:	009b      	lsls	r3, r3, #2
 80081b6:	440b      	add	r3, r1
 80081b8:	333d      	adds	r3, #61	@ 0x3d
 80081ba:	781b      	ldrb	r3, [r3, #0]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d10a      	bne.n	80081d6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80081c0:	78fa      	ldrb	r2, [r7, #3]
 80081c2:	6879      	ldr	r1, [r7, #4]
 80081c4:	4613      	mov	r3, r2
 80081c6:	011b      	lsls	r3, r3, #4
 80081c8:	1a9b      	subs	r3, r3, r2
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	440b      	add	r3, r1
 80081ce:	332a      	adds	r3, #42	@ 0x2a
 80081d0:	2200      	movs	r2, #0
 80081d2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80081d4:	e07e      	b.n	80082d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80081d6:	78fa      	ldrb	r2, [r7, #3]
 80081d8:	6879      	ldr	r1, [r7, #4]
 80081da:	4613      	mov	r3, r2
 80081dc:	011b      	lsls	r3, r3, #4
 80081de:	1a9b      	subs	r3, r3, r2
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	440b      	add	r3, r1
 80081e4:	332a      	adds	r3, #42	@ 0x2a
 80081e6:	2202      	movs	r2, #2
 80081e8:	701a      	strb	r2, [r3, #0]
      break;
 80081ea:	e073      	b.n	80082d4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80081ec:	78fa      	ldrb	r2, [r7, #3]
 80081ee:	6879      	ldr	r1, [r7, #4]
 80081f0:	4613      	mov	r3, r2
 80081f2:	011b      	lsls	r3, r3, #4
 80081f4:	1a9b      	subs	r3, r3, r2
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	440b      	add	r3, r1
 80081fa:	333c      	adds	r3, #60	@ 0x3c
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d10a      	bne.n	8008218 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008202:	78fa      	ldrb	r2, [r7, #3]
 8008204:	6879      	ldr	r1, [r7, #4]
 8008206:	4613      	mov	r3, r2
 8008208:	011b      	lsls	r3, r3, #4
 800820a:	1a9b      	subs	r3, r3, r2
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	440b      	add	r3, r1
 8008210:	332a      	adds	r3, #42	@ 0x2a
 8008212:	2200      	movs	r2, #0
 8008214:	701a      	strb	r2, [r3, #0]
      break;
 8008216:	e05d      	b.n	80082d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008218:	78fa      	ldrb	r2, [r7, #3]
 800821a:	6879      	ldr	r1, [r7, #4]
 800821c:	4613      	mov	r3, r2
 800821e:	011b      	lsls	r3, r3, #4
 8008220:	1a9b      	subs	r3, r3, r2
 8008222:	009b      	lsls	r3, r3, #2
 8008224:	440b      	add	r3, r1
 8008226:	332a      	adds	r3, #42	@ 0x2a
 8008228:	2202      	movs	r2, #2
 800822a:	701a      	strb	r2, [r3, #0]
      break;
 800822c:	e052      	b.n	80082d4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800822e:	78bb      	ldrb	r3, [r7, #2]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d120      	bne.n	8008276 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8008234:	78fa      	ldrb	r2, [r7, #3]
 8008236:	6879      	ldr	r1, [r7, #4]
 8008238:	4613      	mov	r3, r2
 800823a:	011b      	lsls	r3, r3, #4
 800823c:	1a9b      	subs	r3, r3, r2
 800823e:	009b      	lsls	r3, r3, #2
 8008240:	440b      	add	r3, r1
 8008242:	333d      	adds	r3, #61	@ 0x3d
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d10a      	bne.n	8008260 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800824a:	78fa      	ldrb	r2, [r7, #3]
 800824c:	6879      	ldr	r1, [r7, #4]
 800824e:	4613      	mov	r3, r2
 8008250:	011b      	lsls	r3, r3, #4
 8008252:	1a9b      	subs	r3, r3, r2
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	440b      	add	r3, r1
 8008258:	332a      	adds	r3, #42	@ 0x2a
 800825a:	2200      	movs	r2, #0
 800825c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800825e:	e039      	b.n	80082d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008260:	78fa      	ldrb	r2, [r7, #3]
 8008262:	6879      	ldr	r1, [r7, #4]
 8008264:	4613      	mov	r3, r2
 8008266:	011b      	lsls	r3, r3, #4
 8008268:	1a9b      	subs	r3, r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	440b      	add	r3, r1
 800826e:	332a      	adds	r3, #42	@ 0x2a
 8008270:	2202      	movs	r2, #2
 8008272:	701a      	strb	r2, [r3, #0]
      break;
 8008274:	e02e      	b.n	80082d4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8008276:	78fa      	ldrb	r2, [r7, #3]
 8008278:	6879      	ldr	r1, [r7, #4]
 800827a:	4613      	mov	r3, r2
 800827c:	011b      	lsls	r3, r3, #4
 800827e:	1a9b      	subs	r3, r3, r2
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	440b      	add	r3, r1
 8008284:	333c      	adds	r3, #60	@ 0x3c
 8008286:	781b      	ldrb	r3, [r3, #0]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d10a      	bne.n	80082a2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800828c:	78fa      	ldrb	r2, [r7, #3]
 800828e:	6879      	ldr	r1, [r7, #4]
 8008290:	4613      	mov	r3, r2
 8008292:	011b      	lsls	r3, r3, #4
 8008294:	1a9b      	subs	r3, r3, r2
 8008296:	009b      	lsls	r3, r3, #2
 8008298:	440b      	add	r3, r1
 800829a:	332a      	adds	r3, #42	@ 0x2a
 800829c:	2200      	movs	r2, #0
 800829e:	701a      	strb	r2, [r3, #0]
      break;
 80082a0:	e018      	b.n	80082d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80082a2:	78fa      	ldrb	r2, [r7, #3]
 80082a4:	6879      	ldr	r1, [r7, #4]
 80082a6:	4613      	mov	r3, r2
 80082a8:	011b      	lsls	r3, r3, #4
 80082aa:	1a9b      	subs	r3, r3, r2
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	440b      	add	r3, r1
 80082b0:	332a      	adds	r3, #42	@ 0x2a
 80082b2:	2202      	movs	r2, #2
 80082b4:	701a      	strb	r2, [r3, #0]
      break;
 80082b6:	e00d      	b.n	80082d4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80082b8:	78fa      	ldrb	r2, [r7, #3]
 80082ba:	6879      	ldr	r1, [r7, #4]
 80082bc:	4613      	mov	r3, r2
 80082be:	011b      	lsls	r3, r3, #4
 80082c0:	1a9b      	subs	r3, r3, r2
 80082c2:	009b      	lsls	r3, r3, #2
 80082c4:	440b      	add	r3, r1
 80082c6:	332a      	adds	r3, #42	@ 0x2a
 80082c8:	2200      	movs	r2, #0
 80082ca:	701a      	strb	r2, [r3, #0]
      break;
 80082cc:	e002      	b.n	80082d4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80082ce:	bf00      	nop
 80082d0:	e000      	b.n	80082d4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80082d2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80082d4:	78fa      	ldrb	r2, [r7, #3]
 80082d6:	6879      	ldr	r1, [r7, #4]
 80082d8:	4613      	mov	r3, r2
 80082da:	011b      	lsls	r3, r3, #4
 80082dc:	1a9b      	subs	r3, r3, r2
 80082de:	009b      	lsls	r3, r3, #2
 80082e0:	440b      	add	r3, r1
 80082e2:	332c      	adds	r3, #44	@ 0x2c
 80082e4:	697a      	ldr	r2, [r7, #20]
 80082e6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80082e8:	78fa      	ldrb	r2, [r7, #3]
 80082ea:	8b39      	ldrh	r1, [r7, #24]
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	4613      	mov	r3, r2
 80082f0:	011b      	lsls	r3, r3, #4
 80082f2:	1a9b      	subs	r3, r3, r2
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	4403      	add	r3, r0
 80082f8:	3334      	adds	r3, #52	@ 0x34
 80082fa:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80082fc:	78fa      	ldrb	r2, [r7, #3]
 80082fe:	6879      	ldr	r1, [r7, #4]
 8008300:	4613      	mov	r3, r2
 8008302:	011b      	lsls	r3, r3, #4
 8008304:	1a9b      	subs	r3, r3, r2
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	440b      	add	r3, r1
 800830a:	334c      	adds	r3, #76	@ 0x4c
 800830c:	2200      	movs	r2, #0
 800830e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8008310:	78fa      	ldrb	r2, [r7, #3]
 8008312:	6879      	ldr	r1, [r7, #4]
 8008314:	4613      	mov	r3, r2
 8008316:	011b      	lsls	r3, r3, #4
 8008318:	1a9b      	subs	r3, r3, r2
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	440b      	add	r3, r1
 800831e:	3338      	adds	r3, #56	@ 0x38
 8008320:	2200      	movs	r2, #0
 8008322:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8008324:	78fa      	ldrb	r2, [r7, #3]
 8008326:	6879      	ldr	r1, [r7, #4]
 8008328:	4613      	mov	r3, r2
 800832a:	011b      	lsls	r3, r3, #4
 800832c:	1a9b      	subs	r3, r3, r2
 800832e:	009b      	lsls	r3, r3, #2
 8008330:	440b      	add	r3, r1
 8008332:	3315      	adds	r3, #21
 8008334:	78fa      	ldrb	r2, [r7, #3]
 8008336:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8008338:	78fa      	ldrb	r2, [r7, #3]
 800833a:	6879      	ldr	r1, [r7, #4]
 800833c:	4613      	mov	r3, r2
 800833e:	011b      	lsls	r3, r3, #4
 8008340:	1a9b      	subs	r3, r3, r2
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	440b      	add	r3, r1
 8008346:	334d      	adds	r3, #77	@ 0x4d
 8008348:	2200      	movs	r2, #0
 800834a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6818      	ldr	r0, [r3, #0]
 8008350:	78fa      	ldrb	r2, [r7, #3]
 8008352:	4613      	mov	r3, r2
 8008354:	011b      	lsls	r3, r3, #4
 8008356:	1a9b      	subs	r3, r3, r2
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	3310      	adds	r3, #16
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	4413      	add	r3, r2
 8008360:	1d19      	adds	r1, r3, #4
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	799b      	ldrb	r3, [r3, #6]
 8008366:	461a      	mov	r2, r3
 8008368:	f00a f82e 	bl	80123c8 <USB_HC_StartXfer>
 800836c:	4603      	mov	r3, r0
}
 800836e:	4618      	mov	r0, r3
 8008370:	3708      	adds	r7, #8
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
 8008376:	bf00      	nop

08008378 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b086      	sub	sp, #24
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4618      	mov	r0, r3
 8008390:	f009 fd28 	bl	8011de4 <USB_GetMode>
 8008394:	4603      	mov	r3, r0
 8008396:	2b01      	cmp	r3, #1
 8008398:	f040 80fb 	bne.w	8008592 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4618      	mov	r0, r3
 80083a2:	f009 fceb 	bl	8011d7c <USB_ReadInterrupts>
 80083a6:	4603      	mov	r3, r0
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	f000 80f1 	beq.w	8008590 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4618      	mov	r0, r3
 80083b4:	f009 fce2 	bl	8011d7c <USB_ReadInterrupts>
 80083b8:	4603      	mov	r3, r0
 80083ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80083be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083c2:	d104      	bne.n	80083ce <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80083cc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4618      	mov	r0, r3
 80083d4:	f009 fcd2 	bl	8011d7c <USB_ReadInterrupts>
 80083d8:	4603      	mov	r3, r0
 80083da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80083de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083e2:	d104      	bne.n	80083ee <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80083ec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4618      	mov	r0, r3
 80083f4:	f009 fcc2 	bl	8011d7c <USB_ReadInterrupts>
 80083f8:	4603      	mov	r3, r0
 80083fa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80083fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008402:	d104      	bne.n	800840e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800840c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4618      	mov	r0, r3
 8008414:	f009 fcb2 	bl	8011d7c <USB_ReadInterrupts>
 8008418:	4603      	mov	r3, r0
 800841a:	f003 0302 	and.w	r3, r3, #2
 800841e:	2b02      	cmp	r3, #2
 8008420:	d103      	bne.n	800842a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	2202      	movs	r2, #2
 8008428:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4618      	mov	r0, r3
 8008430:	f009 fca4 	bl	8011d7c <USB_ReadInterrupts>
 8008434:	4603      	mov	r3, r0
 8008436:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800843a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800843e:	d120      	bne.n	8008482 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8008448:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f003 0301 	and.w	r3, r3, #1
 8008456:	2b00      	cmp	r3, #0
 8008458:	d113      	bne.n	8008482 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800845a:	2110      	movs	r1, #16
 800845c:	6938      	ldr	r0, [r7, #16]
 800845e:	f009 fb97 	bl	8011b90 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8008462:	6938      	ldr	r0, [r7, #16]
 8008464:	f009 fbc6 	bl	8011bf4 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	7a5b      	ldrb	r3, [r3, #9]
 800846c:	2b02      	cmp	r3, #2
 800846e:	d105      	bne.n	800847c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2101      	movs	r1, #1
 8008476:	4618      	mov	r0, r3
 8008478:	f009 fdb2 	bl	8011fe0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f00f fcf7 	bl	8017e70 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4618      	mov	r0, r3
 8008488:	f009 fc78 	bl	8011d7c <USB_ReadInterrupts>
 800848c:	4603      	mov	r3, r0
 800848e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008492:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008496:	d102      	bne.n	800849e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f001 fd4d 	bl	8009f38 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4618      	mov	r0, r3
 80084a4:	f009 fc6a 	bl	8011d7c <USB_ReadInterrupts>
 80084a8:	4603      	mov	r3, r0
 80084aa:	f003 0308 	and.w	r3, r3, #8
 80084ae:	2b08      	cmp	r3, #8
 80084b0:	d106      	bne.n	80084c0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f00f fcc0 	bl	8017e38 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	2208      	movs	r2, #8
 80084be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4618      	mov	r0, r3
 80084c6:	f009 fc59 	bl	8011d7c <USB_ReadInterrupts>
 80084ca:	4603      	mov	r3, r0
 80084cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084d4:	d139      	bne.n	800854a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4618      	mov	r0, r3
 80084dc:	f00a f9ee 	bl	80128bc <USB_HC_ReadInterrupt>
 80084e0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80084e2:	2300      	movs	r3, #0
 80084e4:	617b      	str	r3, [r7, #20]
 80084e6:	e025      	b.n	8008534 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	f003 030f 	and.w	r3, r3, #15
 80084ee:	68ba      	ldr	r2, [r7, #8]
 80084f0:	fa22 f303 	lsr.w	r3, r2, r3
 80084f4:	f003 0301 	and.w	r3, r3, #1
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d018      	beq.n	800852e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	015a      	lsls	r2, r3, #5
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	4413      	add	r3, r2
 8008504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800850e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008512:	d106      	bne.n	8008522 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	b2db      	uxtb	r3, r3
 8008518:	4619      	mov	r1, r3
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 f905 	bl	800872a <HCD_HC_IN_IRQHandler>
 8008520:	e005      	b.n	800852e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	b2db      	uxtb	r3, r3
 8008526:	4619      	mov	r1, r3
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f000 ff67 	bl	80093fc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	3301      	adds	r3, #1
 8008532:	617b      	str	r3, [r7, #20]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	795b      	ldrb	r3, [r3, #5]
 8008538:	461a      	mov	r2, r3
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	4293      	cmp	r3, r2
 800853e:	d3d3      	bcc.n	80084e8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008548:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4618      	mov	r0, r3
 8008550:	f009 fc14 	bl	8011d7c <USB_ReadInterrupts>
 8008554:	4603      	mov	r3, r0
 8008556:	f003 0310 	and.w	r3, r3, #16
 800855a:	2b10      	cmp	r3, #16
 800855c:	d101      	bne.n	8008562 <HAL_HCD_IRQHandler+0x1ea>
 800855e:	2301      	movs	r3, #1
 8008560:	e000      	b.n	8008564 <HAL_HCD_IRQHandler+0x1ec>
 8008562:	2300      	movs	r3, #0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d014      	beq.n	8008592 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	699a      	ldr	r2, [r3, #24]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f022 0210 	bic.w	r2, r2, #16
 8008576:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f001 fbfe 	bl	8009d7a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	699a      	ldr	r2, [r3, #24]
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f042 0210 	orr.w	r2, r2, #16
 800858c:	619a      	str	r2, [r3, #24]
 800858e:	e000      	b.n	8008592 <HAL_HCD_IRQHandler+0x21a>
      return;
 8008590:	bf00      	nop
    }
  }
}
 8008592:	3718      	adds	r7, #24
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}

08008598 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b082      	sub	sp, #8
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d101      	bne.n	80085ae <HAL_HCD_Start+0x16>
 80085aa:	2302      	movs	r3, #2
 80085ac:	e013      	b.n	80085d6 <HAL_HCD_Start+0x3e>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2201      	movs	r2, #1
 80085b2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	2101      	movs	r1, #1
 80085bc:	4618      	mov	r0, r3
 80085be:	f009 fd76 	bl	80120ae <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4618      	mov	r0, r3
 80085c8:	f009 fa74 	bl	8011ab4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2200      	movs	r2, #0
 80085d0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80085d4:	2300      	movs	r3, #0
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3708      	adds	r7, #8
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}

080085de <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80085de:	b580      	push	{r7, lr}
 80085e0:	b082      	sub	sp, #8
 80085e2:	af00      	add	r7, sp, #0
 80085e4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	d101      	bne.n	80085f4 <HAL_HCD_Stop+0x16>
 80085f0:	2302      	movs	r3, #2
 80085f2:	e00d      	b.n	8008610 <HAL_HCD_Stop+0x32>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4618      	mov	r0, r3
 8008602:	f00a fac9 	bl	8012b98 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2200      	movs	r2, #0
 800860a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800860e:	2300      	movs	r3, #0
}
 8008610:	4618      	mov	r0, r3
 8008612:	3708      	adds	r7, #8
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b082      	sub	sp, #8
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4618      	mov	r0, r3
 8008626:	f009 fd18 	bl	801205a <USB_ResetPort>
 800862a:	4603      	mov	r3, r0
}
 800862c:	4618      	mov	r0, r3
 800862e:	3708      	adds	r7, #8
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}

08008634 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8008634:	b480      	push	{r7}
 8008636:	b083      	sub	sp, #12
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	460b      	mov	r3, r1
 800863e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8008640:	78fa      	ldrb	r2, [r7, #3]
 8008642:	6879      	ldr	r1, [r7, #4]
 8008644:	4613      	mov	r3, r2
 8008646:	011b      	lsls	r3, r3, #4
 8008648:	1a9b      	subs	r3, r3, r2
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	440b      	add	r3, r1
 800864e:	334c      	adds	r3, #76	@ 0x4c
 8008650:	781b      	ldrb	r3, [r3, #0]
}
 8008652:	4618      	mov	r0, r3
 8008654:	370c      	adds	r7, #12
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr

0800865e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800865e:	b480      	push	{r7}
 8008660:	b083      	sub	sp, #12
 8008662:	af00      	add	r7, sp, #0
 8008664:	6078      	str	r0, [r7, #4]
 8008666:	460b      	mov	r3, r1
 8008668:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800866a:	78fa      	ldrb	r2, [r7, #3]
 800866c:	6879      	ldr	r1, [r7, #4]
 800866e:	4613      	mov	r3, r2
 8008670:	011b      	lsls	r3, r3, #4
 8008672:	1a9b      	subs	r3, r3, r2
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	440b      	add	r3, r1
 8008678:	3338      	adds	r3, #56	@ 0x38
 800867a:	681b      	ldr	r3, [r3, #0]
}
 800867c:	4618      	mov	r0, r3
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b082      	sub	sp, #8
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4618      	mov	r0, r3
 8008696:	f009 fd5a 	bl	801214e <USB_GetCurrentFrame>
 800869a:	4603      	mov	r3, r0
}
 800869c:	4618      	mov	r0, r3
 800869e:	3708      	adds	r7, #8
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b082      	sub	sp, #8
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4618      	mov	r0, r3
 80086b2:	f009 fd35 	bl	8012120 <USB_GetHostSpeed>
 80086b6:	4603      	mov	r3, r0
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3708      	adds	r7, #8
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}

080086c0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	460b      	mov	r3, r1
 80086ca:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80086cc:	78fa      	ldrb	r2, [r7, #3]
 80086ce:	6879      	ldr	r1, [r7, #4]
 80086d0:	4613      	mov	r3, r2
 80086d2:	011b      	lsls	r3, r3, #4
 80086d4:	1a9b      	subs	r3, r3, r2
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	440b      	add	r3, r1
 80086da:	331a      	adds	r3, #26
 80086dc:	2200      	movs	r2, #0
 80086de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80086e0:	78fa      	ldrb	r2, [r7, #3]
 80086e2:	6879      	ldr	r1, [r7, #4]
 80086e4:	4613      	mov	r3, r2
 80086e6:	011b      	lsls	r3, r3, #4
 80086e8:	1a9b      	subs	r3, r3, r2
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	440b      	add	r3, r1
 80086ee:	331b      	adds	r3, #27
 80086f0:	2200      	movs	r2, #0
 80086f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80086f4:	78fa      	ldrb	r2, [r7, #3]
 80086f6:	6879      	ldr	r1, [r7, #4]
 80086f8:	4613      	mov	r3, r2
 80086fa:	011b      	lsls	r3, r3, #4
 80086fc:	1a9b      	subs	r3, r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	440b      	add	r3, r1
 8008702:	3325      	adds	r3, #37	@ 0x25
 8008704:	2200      	movs	r2, #0
 8008706:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8008708:	78fa      	ldrb	r2, [r7, #3]
 800870a:	6879      	ldr	r1, [r7, #4]
 800870c:	4613      	mov	r3, r2
 800870e:	011b      	lsls	r3, r3, #4
 8008710:	1a9b      	subs	r3, r3, r2
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	440b      	add	r3, r1
 8008716:	3324      	adds	r3, #36	@ 0x24
 8008718:	2200      	movs	r2, #0
 800871a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800871c:	2300      	movs	r3, #0
}
 800871e:	4618      	mov	r0, r3
 8008720:	370c      	adds	r7, #12
 8008722:	46bd      	mov	sp, r7
 8008724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008728:	4770      	bx	lr

0800872a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800872a:	b580      	push	{r7, lr}
 800872c:	b086      	sub	sp, #24
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
 8008732:	460b      	mov	r3, r1
 8008734:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	78fa      	ldrb	r2, [r7, #3]
 8008746:	4611      	mov	r1, r2
 8008748:	4618      	mov	r0, r3
 800874a:	f009 fb2a 	bl	8011da2 <USB_ReadChInterrupts>
 800874e:	4603      	mov	r3, r0
 8008750:	f003 0304 	and.w	r3, r3, #4
 8008754:	2b04      	cmp	r3, #4
 8008756:	d11a      	bne.n	800878e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008758:	78fb      	ldrb	r3, [r7, #3]
 800875a:	015a      	lsls	r2, r3, #5
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	4413      	add	r3, r2
 8008760:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008764:	461a      	mov	r2, r3
 8008766:	2304      	movs	r3, #4
 8008768:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800876a:	78fa      	ldrb	r2, [r7, #3]
 800876c:	6879      	ldr	r1, [r7, #4]
 800876e:	4613      	mov	r3, r2
 8008770:	011b      	lsls	r3, r3, #4
 8008772:	1a9b      	subs	r3, r3, r2
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	440b      	add	r3, r1
 8008778:	334d      	adds	r3, #77	@ 0x4d
 800877a:	2207      	movs	r2, #7
 800877c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	78fa      	ldrb	r2, [r7, #3]
 8008784:	4611      	mov	r1, r2
 8008786:	4618      	mov	r0, r3
 8008788:	f00a f8a9 	bl	80128de <USB_HC_Halt>
 800878c:	e09e      	b.n	80088cc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	78fa      	ldrb	r2, [r7, #3]
 8008794:	4611      	mov	r1, r2
 8008796:	4618      	mov	r0, r3
 8008798:	f009 fb03 	bl	8011da2 <USB_ReadChInterrupts>
 800879c:	4603      	mov	r3, r0
 800879e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087a6:	d11b      	bne.n	80087e0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80087a8:	78fb      	ldrb	r3, [r7, #3]
 80087aa:	015a      	lsls	r2, r3, #5
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	4413      	add	r3, r2
 80087b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087b4:	461a      	mov	r2, r3
 80087b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80087ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80087bc:	78fa      	ldrb	r2, [r7, #3]
 80087be:	6879      	ldr	r1, [r7, #4]
 80087c0:	4613      	mov	r3, r2
 80087c2:	011b      	lsls	r3, r3, #4
 80087c4:	1a9b      	subs	r3, r3, r2
 80087c6:	009b      	lsls	r3, r3, #2
 80087c8:	440b      	add	r3, r1
 80087ca:	334d      	adds	r3, #77	@ 0x4d
 80087cc:	2208      	movs	r2, #8
 80087ce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	78fa      	ldrb	r2, [r7, #3]
 80087d6:	4611      	mov	r1, r2
 80087d8:	4618      	mov	r0, r3
 80087da:	f00a f880 	bl	80128de <USB_HC_Halt>
 80087de:	e075      	b.n	80088cc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	78fa      	ldrb	r2, [r7, #3]
 80087e6:	4611      	mov	r1, r2
 80087e8:	4618      	mov	r0, r3
 80087ea:	f009 fada 	bl	8011da2 <USB_ReadChInterrupts>
 80087ee:	4603      	mov	r3, r0
 80087f0:	f003 0308 	and.w	r3, r3, #8
 80087f4:	2b08      	cmp	r3, #8
 80087f6:	d11a      	bne.n	800882e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80087f8:	78fb      	ldrb	r3, [r7, #3]
 80087fa:	015a      	lsls	r2, r3, #5
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	4413      	add	r3, r2
 8008800:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008804:	461a      	mov	r2, r3
 8008806:	2308      	movs	r3, #8
 8008808:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800880a:	78fa      	ldrb	r2, [r7, #3]
 800880c:	6879      	ldr	r1, [r7, #4]
 800880e:	4613      	mov	r3, r2
 8008810:	011b      	lsls	r3, r3, #4
 8008812:	1a9b      	subs	r3, r3, r2
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	440b      	add	r3, r1
 8008818:	334d      	adds	r3, #77	@ 0x4d
 800881a:	2206      	movs	r2, #6
 800881c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	78fa      	ldrb	r2, [r7, #3]
 8008824:	4611      	mov	r1, r2
 8008826:	4618      	mov	r0, r3
 8008828:	f00a f859 	bl	80128de <USB_HC_Halt>
 800882c:	e04e      	b.n	80088cc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	78fa      	ldrb	r2, [r7, #3]
 8008834:	4611      	mov	r1, r2
 8008836:	4618      	mov	r0, r3
 8008838:	f009 fab3 	bl	8011da2 <USB_ReadChInterrupts>
 800883c:	4603      	mov	r3, r0
 800883e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008842:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008846:	d11b      	bne.n	8008880 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8008848:	78fb      	ldrb	r3, [r7, #3]
 800884a:	015a      	lsls	r2, r3, #5
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	4413      	add	r3, r2
 8008850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008854:	461a      	mov	r2, r3
 8008856:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800885a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800885c:	78fa      	ldrb	r2, [r7, #3]
 800885e:	6879      	ldr	r1, [r7, #4]
 8008860:	4613      	mov	r3, r2
 8008862:	011b      	lsls	r3, r3, #4
 8008864:	1a9b      	subs	r3, r3, r2
 8008866:	009b      	lsls	r3, r3, #2
 8008868:	440b      	add	r3, r1
 800886a:	334d      	adds	r3, #77	@ 0x4d
 800886c:	2209      	movs	r2, #9
 800886e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	78fa      	ldrb	r2, [r7, #3]
 8008876:	4611      	mov	r1, r2
 8008878:	4618      	mov	r0, r3
 800887a:	f00a f830 	bl	80128de <USB_HC_Halt>
 800887e:	e025      	b.n	80088cc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	78fa      	ldrb	r2, [r7, #3]
 8008886:	4611      	mov	r1, r2
 8008888:	4618      	mov	r0, r3
 800888a:	f009 fa8a 	bl	8011da2 <USB_ReadChInterrupts>
 800888e:	4603      	mov	r3, r0
 8008890:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008894:	2b80      	cmp	r3, #128	@ 0x80
 8008896:	d119      	bne.n	80088cc <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008898:	78fb      	ldrb	r3, [r7, #3]
 800889a:	015a      	lsls	r2, r3, #5
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	4413      	add	r3, r2
 80088a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088a4:	461a      	mov	r2, r3
 80088a6:	2380      	movs	r3, #128	@ 0x80
 80088a8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80088aa:	78fa      	ldrb	r2, [r7, #3]
 80088ac:	6879      	ldr	r1, [r7, #4]
 80088ae:	4613      	mov	r3, r2
 80088b0:	011b      	lsls	r3, r3, #4
 80088b2:	1a9b      	subs	r3, r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	440b      	add	r3, r1
 80088b8:	334d      	adds	r3, #77	@ 0x4d
 80088ba:	2207      	movs	r2, #7
 80088bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	78fa      	ldrb	r2, [r7, #3]
 80088c4:	4611      	mov	r1, r2
 80088c6:	4618      	mov	r0, r3
 80088c8:	f00a f809 	bl	80128de <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	78fa      	ldrb	r2, [r7, #3]
 80088d2:	4611      	mov	r1, r2
 80088d4:	4618      	mov	r0, r3
 80088d6:	f009 fa64 	bl	8011da2 <USB_ReadChInterrupts>
 80088da:	4603      	mov	r3, r0
 80088dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80088e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088e4:	d112      	bne.n	800890c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	78fa      	ldrb	r2, [r7, #3]
 80088ec:	4611      	mov	r1, r2
 80088ee:	4618      	mov	r0, r3
 80088f0:	f009 fff5 	bl	80128de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80088f4:	78fb      	ldrb	r3, [r7, #3]
 80088f6:	015a      	lsls	r2, r3, #5
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	4413      	add	r3, r2
 80088fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008900:	461a      	mov	r2, r3
 8008902:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008906:	6093      	str	r3, [r2, #8]
 8008908:	f000 bd75 	b.w	80093f6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	78fa      	ldrb	r2, [r7, #3]
 8008912:	4611      	mov	r1, r2
 8008914:	4618      	mov	r0, r3
 8008916:	f009 fa44 	bl	8011da2 <USB_ReadChInterrupts>
 800891a:	4603      	mov	r3, r0
 800891c:	f003 0301 	and.w	r3, r3, #1
 8008920:	2b01      	cmp	r3, #1
 8008922:	f040 8128 	bne.w	8008b76 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008926:	78fb      	ldrb	r3, [r7, #3]
 8008928:	015a      	lsls	r2, r3, #5
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	4413      	add	r3, r2
 800892e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008932:	461a      	mov	r2, r3
 8008934:	2320      	movs	r3, #32
 8008936:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008938:	78fa      	ldrb	r2, [r7, #3]
 800893a:	6879      	ldr	r1, [r7, #4]
 800893c:	4613      	mov	r3, r2
 800893e:	011b      	lsls	r3, r3, #4
 8008940:	1a9b      	subs	r3, r3, r2
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	440b      	add	r3, r1
 8008946:	331b      	adds	r3, #27
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	2b01      	cmp	r3, #1
 800894c:	d119      	bne.n	8008982 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800894e:	78fa      	ldrb	r2, [r7, #3]
 8008950:	6879      	ldr	r1, [r7, #4]
 8008952:	4613      	mov	r3, r2
 8008954:	011b      	lsls	r3, r3, #4
 8008956:	1a9b      	subs	r3, r3, r2
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	440b      	add	r3, r1
 800895c:	331b      	adds	r3, #27
 800895e:	2200      	movs	r2, #0
 8008960:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008962:	78fb      	ldrb	r3, [r7, #3]
 8008964:	015a      	lsls	r2, r3, #5
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	4413      	add	r3, r2
 800896a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	78fa      	ldrb	r2, [r7, #3]
 8008972:	0151      	lsls	r1, r2, #5
 8008974:	693a      	ldr	r2, [r7, #16]
 8008976:	440a      	add	r2, r1
 8008978:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800897c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008980:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	799b      	ldrb	r3, [r3, #6]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d01b      	beq.n	80089c2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800898a:	78fa      	ldrb	r2, [r7, #3]
 800898c:	6879      	ldr	r1, [r7, #4]
 800898e:	4613      	mov	r3, r2
 8008990:	011b      	lsls	r3, r3, #4
 8008992:	1a9b      	subs	r3, r3, r2
 8008994:	009b      	lsls	r3, r3, #2
 8008996:	440b      	add	r3, r1
 8008998:	3330      	adds	r3, #48	@ 0x30
 800899a:	6819      	ldr	r1, [r3, #0]
 800899c:	78fb      	ldrb	r3, [r7, #3]
 800899e:	015a      	lsls	r2, r3, #5
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	4413      	add	r3, r2
 80089a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089a8:	691b      	ldr	r3, [r3, #16]
 80089aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089ae:	78fa      	ldrb	r2, [r7, #3]
 80089b0:	1ac9      	subs	r1, r1, r3
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	4613      	mov	r3, r2
 80089b6:	011b      	lsls	r3, r3, #4
 80089b8:	1a9b      	subs	r3, r3, r2
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	4403      	add	r3, r0
 80089be:	3338      	adds	r3, #56	@ 0x38
 80089c0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80089c2:	78fa      	ldrb	r2, [r7, #3]
 80089c4:	6879      	ldr	r1, [r7, #4]
 80089c6:	4613      	mov	r3, r2
 80089c8:	011b      	lsls	r3, r3, #4
 80089ca:	1a9b      	subs	r3, r3, r2
 80089cc:	009b      	lsls	r3, r3, #2
 80089ce:	440b      	add	r3, r1
 80089d0:	334d      	adds	r3, #77	@ 0x4d
 80089d2:	2201      	movs	r2, #1
 80089d4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80089d6:	78fa      	ldrb	r2, [r7, #3]
 80089d8:	6879      	ldr	r1, [r7, #4]
 80089da:	4613      	mov	r3, r2
 80089dc:	011b      	lsls	r3, r3, #4
 80089de:	1a9b      	subs	r3, r3, r2
 80089e0:	009b      	lsls	r3, r3, #2
 80089e2:	440b      	add	r3, r1
 80089e4:	3344      	adds	r3, #68	@ 0x44
 80089e6:	2200      	movs	r2, #0
 80089e8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80089ea:	78fb      	ldrb	r3, [r7, #3]
 80089ec:	015a      	lsls	r2, r3, #5
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	4413      	add	r3, r2
 80089f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089f6:	461a      	mov	r2, r3
 80089f8:	2301      	movs	r3, #1
 80089fa:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80089fc:	78fa      	ldrb	r2, [r7, #3]
 80089fe:	6879      	ldr	r1, [r7, #4]
 8008a00:	4613      	mov	r3, r2
 8008a02:	011b      	lsls	r3, r3, #4
 8008a04:	1a9b      	subs	r3, r3, r2
 8008a06:	009b      	lsls	r3, r3, #2
 8008a08:	440b      	add	r3, r1
 8008a0a:	3326      	adds	r3, #38	@ 0x26
 8008a0c:	781b      	ldrb	r3, [r3, #0]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d00a      	beq.n	8008a28 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008a12:	78fa      	ldrb	r2, [r7, #3]
 8008a14:	6879      	ldr	r1, [r7, #4]
 8008a16:	4613      	mov	r3, r2
 8008a18:	011b      	lsls	r3, r3, #4
 8008a1a:	1a9b      	subs	r3, r3, r2
 8008a1c:	009b      	lsls	r3, r3, #2
 8008a1e:	440b      	add	r3, r1
 8008a20:	3326      	adds	r3, #38	@ 0x26
 8008a22:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d110      	bne.n	8008a4a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	78fa      	ldrb	r2, [r7, #3]
 8008a2e:	4611      	mov	r1, r2
 8008a30:	4618      	mov	r0, r3
 8008a32:	f009 ff54 	bl	80128de <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008a36:	78fb      	ldrb	r3, [r7, #3]
 8008a38:	015a      	lsls	r2, r3, #5
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a42:	461a      	mov	r2, r3
 8008a44:	2310      	movs	r3, #16
 8008a46:	6093      	str	r3, [r2, #8]
 8008a48:	e03d      	b.n	8008ac6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008a4a:	78fa      	ldrb	r2, [r7, #3]
 8008a4c:	6879      	ldr	r1, [r7, #4]
 8008a4e:	4613      	mov	r3, r2
 8008a50:	011b      	lsls	r3, r3, #4
 8008a52:	1a9b      	subs	r3, r3, r2
 8008a54:	009b      	lsls	r3, r3, #2
 8008a56:	440b      	add	r3, r1
 8008a58:	3326      	adds	r3, #38	@ 0x26
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	2b03      	cmp	r3, #3
 8008a5e:	d00a      	beq.n	8008a76 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8008a60:	78fa      	ldrb	r2, [r7, #3]
 8008a62:	6879      	ldr	r1, [r7, #4]
 8008a64:	4613      	mov	r3, r2
 8008a66:	011b      	lsls	r3, r3, #4
 8008a68:	1a9b      	subs	r3, r3, r2
 8008a6a:	009b      	lsls	r3, r3, #2
 8008a6c:	440b      	add	r3, r1
 8008a6e:	3326      	adds	r3, #38	@ 0x26
 8008a70:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d127      	bne.n	8008ac6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008a76:	78fb      	ldrb	r3, [r7, #3]
 8008a78:	015a      	lsls	r2, r3, #5
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	78fa      	ldrb	r2, [r7, #3]
 8008a86:	0151      	lsls	r1, r2, #5
 8008a88:	693a      	ldr	r2, [r7, #16]
 8008a8a:	440a      	add	r2, r1
 8008a8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008a94:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008a96:	78fa      	ldrb	r2, [r7, #3]
 8008a98:	6879      	ldr	r1, [r7, #4]
 8008a9a:	4613      	mov	r3, r2
 8008a9c:	011b      	lsls	r3, r3, #4
 8008a9e:	1a9b      	subs	r3, r3, r2
 8008aa0:	009b      	lsls	r3, r3, #2
 8008aa2:	440b      	add	r3, r1
 8008aa4:	334c      	adds	r3, #76	@ 0x4c
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008aaa:	78fa      	ldrb	r2, [r7, #3]
 8008aac:	6879      	ldr	r1, [r7, #4]
 8008aae:	4613      	mov	r3, r2
 8008ab0:	011b      	lsls	r3, r3, #4
 8008ab2:	1a9b      	subs	r3, r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	440b      	add	r3, r1
 8008ab8:	334c      	adds	r3, #76	@ 0x4c
 8008aba:	781a      	ldrb	r2, [r3, #0]
 8008abc:	78fb      	ldrb	r3, [r7, #3]
 8008abe:	4619      	mov	r1, r3
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f00f f9e3 	bl	8017e8c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	799b      	ldrb	r3, [r3, #6]
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d13b      	bne.n	8008b46 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8008ace:	78fa      	ldrb	r2, [r7, #3]
 8008ad0:	6879      	ldr	r1, [r7, #4]
 8008ad2:	4613      	mov	r3, r2
 8008ad4:	011b      	lsls	r3, r3, #4
 8008ad6:	1a9b      	subs	r3, r3, r2
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	440b      	add	r3, r1
 8008adc:	3338      	adds	r3, #56	@ 0x38
 8008ade:	6819      	ldr	r1, [r3, #0]
 8008ae0:	78fa      	ldrb	r2, [r7, #3]
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	4613      	mov	r3, r2
 8008ae6:	011b      	lsls	r3, r3, #4
 8008ae8:	1a9b      	subs	r3, r3, r2
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	4403      	add	r3, r0
 8008aee:	3328      	adds	r3, #40	@ 0x28
 8008af0:	881b      	ldrh	r3, [r3, #0]
 8008af2:	440b      	add	r3, r1
 8008af4:	1e59      	subs	r1, r3, #1
 8008af6:	78fa      	ldrb	r2, [r7, #3]
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	4613      	mov	r3, r2
 8008afc:	011b      	lsls	r3, r3, #4
 8008afe:	1a9b      	subs	r3, r3, r2
 8008b00:	009b      	lsls	r3, r3, #2
 8008b02:	4403      	add	r3, r0
 8008b04:	3328      	adds	r3, #40	@ 0x28
 8008b06:	881b      	ldrh	r3, [r3, #0]
 8008b08:	fbb1 f3f3 	udiv	r3, r1, r3
 8008b0c:	f003 0301 	and.w	r3, r3, #1
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	f000 8470 	beq.w	80093f6 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8008b16:	78fa      	ldrb	r2, [r7, #3]
 8008b18:	6879      	ldr	r1, [r7, #4]
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	011b      	lsls	r3, r3, #4
 8008b1e:	1a9b      	subs	r3, r3, r2
 8008b20:	009b      	lsls	r3, r3, #2
 8008b22:	440b      	add	r3, r1
 8008b24:	333c      	adds	r3, #60	@ 0x3c
 8008b26:	781b      	ldrb	r3, [r3, #0]
 8008b28:	78fa      	ldrb	r2, [r7, #3]
 8008b2a:	f083 0301 	eor.w	r3, r3, #1
 8008b2e:	b2d8      	uxtb	r0, r3
 8008b30:	6879      	ldr	r1, [r7, #4]
 8008b32:	4613      	mov	r3, r2
 8008b34:	011b      	lsls	r3, r3, #4
 8008b36:	1a9b      	subs	r3, r3, r2
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	440b      	add	r3, r1
 8008b3c:	333c      	adds	r3, #60	@ 0x3c
 8008b3e:	4602      	mov	r2, r0
 8008b40:	701a      	strb	r2, [r3, #0]
 8008b42:	f000 bc58 	b.w	80093f6 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008b46:	78fa      	ldrb	r2, [r7, #3]
 8008b48:	6879      	ldr	r1, [r7, #4]
 8008b4a:	4613      	mov	r3, r2
 8008b4c:	011b      	lsls	r3, r3, #4
 8008b4e:	1a9b      	subs	r3, r3, r2
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	440b      	add	r3, r1
 8008b54:	333c      	adds	r3, #60	@ 0x3c
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	78fa      	ldrb	r2, [r7, #3]
 8008b5a:	f083 0301 	eor.w	r3, r3, #1
 8008b5e:	b2d8      	uxtb	r0, r3
 8008b60:	6879      	ldr	r1, [r7, #4]
 8008b62:	4613      	mov	r3, r2
 8008b64:	011b      	lsls	r3, r3, #4
 8008b66:	1a9b      	subs	r3, r3, r2
 8008b68:	009b      	lsls	r3, r3, #2
 8008b6a:	440b      	add	r3, r1
 8008b6c:	333c      	adds	r3, #60	@ 0x3c
 8008b6e:	4602      	mov	r2, r0
 8008b70:	701a      	strb	r2, [r3, #0]
 8008b72:	f000 bc40 	b.w	80093f6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	78fa      	ldrb	r2, [r7, #3]
 8008b7c:	4611      	mov	r1, r2
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f009 f90f 	bl	8011da2 <USB_ReadChInterrupts>
 8008b84:	4603      	mov	r3, r0
 8008b86:	f003 0320 	and.w	r3, r3, #32
 8008b8a:	2b20      	cmp	r3, #32
 8008b8c:	d131      	bne.n	8008bf2 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008b8e:	78fb      	ldrb	r3, [r7, #3]
 8008b90:	015a      	lsls	r2, r3, #5
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	4413      	add	r3, r2
 8008b96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	2320      	movs	r3, #32
 8008b9e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008ba0:	78fa      	ldrb	r2, [r7, #3]
 8008ba2:	6879      	ldr	r1, [r7, #4]
 8008ba4:	4613      	mov	r3, r2
 8008ba6:	011b      	lsls	r3, r3, #4
 8008ba8:	1a9b      	subs	r3, r3, r2
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	440b      	add	r3, r1
 8008bae:	331a      	adds	r3, #26
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	2b01      	cmp	r3, #1
 8008bb4:	f040 841f 	bne.w	80093f6 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008bb8:	78fa      	ldrb	r2, [r7, #3]
 8008bba:	6879      	ldr	r1, [r7, #4]
 8008bbc:	4613      	mov	r3, r2
 8008bbe:	011b      	lsls	r3, r3, #4
 8008bc0:	1a9b      	subs	r3, r3, r2
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	440b      	add	r3, r1
 8008bc6:	331b      	adds	r3, #27
 8008bc8:	2201      	movs	r2, #1
 8008bca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008bcc:	78fa      	ldrb	r2, [r7, #3]
 8008bce:	6879      	ldr	r1, [r7, #4]
 8008bd0:	4613      	mov	r3, r2
 8008bd2:	011b      	lsls	r3, r3, #4
 8008bd4:	1a9b      	subs	r3, r3, r2
 8008bd6:	009b      	lsls	r3, r3, #2
 8008bd8:	440b      	add	r3, r1
 8008bda:	334d      	adds	r3, #77	@ 0x4d
 8008bdc:	2203      	movs	r2, #3
 8008bde:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	78fa      	ldrb	r2, [r7, #3]
 8008be6:	4611      	mov	r1, r2
 8008be8:	4618      	mov	r0, r3
 8008bea:	f009 fe78 	bl	80128de <USB_HC_Halt>
 8008bee:	f000 bc02 	b.w	80093f6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	78fa      	ldrb	r2, [r7, #3]
 8008bf8:	4611      	mov	r1, r2
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f009 f8d1 	bl	8011da2 <USB_ReadChInterrupts>
 8008c00:	4603      	mov	r3, r0
 8008c02:	f003 0302 	and.w	r3, r3, #2
 8008c06:	2b02      	cmp	r3, #2
 8008c08:	f040 8305 	bne.w	8009216 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008c0c:	78fb      	ldrb	r3, [r7, #3]
 8008c0e:	015a      	lsls	r2, r3, #5
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	4413      	add	r3, r2
 8008c14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c18:	461a      	mov	r2, r3
 8008c1a:	2302      	movs	r3, #2
 8008c1c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008c1e:	78fa      	ldrb	r2, [r7, #3]
 8008c20:	6879      	ldr	r1, [r7, #4]
 8008c22:	4613      	mov	r3, r2
 8008c24:	011b      	lsls	r3, r3, #4
 8008c26:	1a9b      	subs	r3, r3, r2
 8008c28:	009b      	lsls	r3, r3, #2
 8008c2a:	440b      	add	r3, r1
 8008c2c:	334d      	adds	r3, #77	@ 0x4d
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	2b01      	cmp	r3, #1
 8008c32:	d114      	bne.n	8008c5e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008c34:	78fa      	ldrb	r2, [r7, #3]
 8008c36:	6879      	ldr	r1, [r7, #4]
 8008c38:	4613      	mov	r3, r2
 8008c3a:	011b      	lsls	r3, r3, #4
 8008c3c:	1a9b      	subs	r3, r3, r2
 8008c3e:	009b      	lsls	r3, r3, #2
 8008c40:	440b      	add	r3, r1
 8008c42:	334d      	adds	r3, #77	@ 0x4d
 8008c44:	2202      	movs	r2, #2
 8008c46:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008c48:	78fa      	ldrb	r2, [r7, #3]
 8008c4a:	6879      	ldr	r1, [r7, #4]
 8008c4c:	4613      	mov	r3, r2
 8008c4e:	011b      	lsls	r3, r3, #4
 8008c50:	1a9b      	subs	r3, r3, r2
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	440b      	add	r3, r1
 8008c56:	334c      	adds	r3, #76	@ 0x4c
 8008c58:	2201      	movs	r2, #1
 8008c5a:	701a      	strb	r2, [r3, #0]
 8008c5c:	e2cc      	b.n	80091f8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8008c5e:	78fa      	ldrb	r2, [r7, #3]
 8008c60:	6879      	ldr	r1, [r7, #4]
 8008c62:	4613      	mov	r3, r2
 8008c64:	011b      	lsls	r3, r3, #4
 8008c66:	1a9b      	subs	r3, r3, r2
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	440b      	add	r3, r1
 8008c6c:	334d      	adds	r3, #77	@ 0x4d
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	2b06      	cmp	r3, #6
 8008c72:	d114      	bne.n	8008c9e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008c74:	78fa      	ldrb	r2, [r7, #3]
 8008c76:	6879      	ldr	r1, [r7, #4]
 8008c78:	4613      	mov	r3, r2
 8008c7a:	011b      	lsls	r3, r3, #4
 8008c7c:	1a9b      	subs	r3, r3, r2
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	440b      	add	r3, r1
 8008c82:	334d      	adds	r3, #77	@ 0x4d
 8008c84:	2202      	movs	r2, #2
 8008c86:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008c88:	78fa      	ldrb	r2, [r7, #3]
 8008c8a:	6879      	ldr	r1, [r7, #4]
 8008c8c:	4613      	mov	r3, r2
 8008c8e:	011b      	lsls	r3, r3, #4
 8008c90:	1a9b      	subs	r3, r3, r2
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	440b      	add	r3, r1
 8008c96:	334c      	adds	r3, #76	@ 0x4c
 8008c98:	2205      	movs	r2, #5
 8008c9a:	701a      	strb	r2, [r3, #0]
 8008c9c:	e2ac      	b.n	80091f8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008c9e:	78fa      	ldrb	r2, [r7, #3]
 8008ca0:	6879      	ldr	r1, [r7, #4]
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	011b      	lsls	r3, r3, #4
 8008ca6:	1a9b      	subs	r3, r3, r2
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	440b      	add	r3, r1
 8008cac:	334d      	adds	r3, #77	@ 0x4d
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	2b07      	cmp	r3, #7
 8008cb2:	d00b      	beq.n	8008ccc <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008cb4:	78fa      	ldrb	r2, [r7, #3]
 8008cb6:	6879      	ldr	r1, [r7, #4]
 8008cb8:	4613      	mov	r3, r2
 8008cba:	011b      	lsls	r3, r3, #4
 8008cbc:	1a9b      	subs	r3, r3, r2
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	440b      	add	r3, r1
 8008cc2:	334d      	adds	r3, #77	@ 0x4d
 8008cc4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008cc6:	2b09      	cmp	r3, #9
 8008cc8:	f040 80a6 	bne.w	8008e18 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ccc:	78fa      	ldrb	r2, [r7, #3]
 8008cce:	6879      	ldr	r1, [r7, #4]
 8008cd0:	4613      	mov	r3, r2
 8008cd2:	011b      	lsls	r3, r3, #4
 8008cd4:	1a9b      	subs	r3, r3, r2
 8008cd6:	009b      	lsls	r3, r3, #2
 8008cd8:	440b      	add	r3, r1
 8008cda:	334d      	adds	r3, #77	@ 0x4d
 8008cdc:	2202      	movs	r2, #2
 8008cde:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008ce0:	78fa      	ldrb	r2, [r7, #3]
 8008ce2:	6879      	ldr	r1, [r7, #4]
 8008ce4:	4613      	mov	r3, r2
 8008ce6:	011b      	lsls	r3, r3, #4
 8008ce8:	1a9b      	subs	r3, r3, r2
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	440b      	add	r3, r1
 8008cee:	3344      	adds	r3, #68	@ 0x44
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	1c59      	adds	r1, r3, #1
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	4613      	mov	r3, r2
 8008cf8:	011b      	lsls	r3, r3, #4
 8008cfa:	1a9b      	subs	r3, r3, r2
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	4403      	add	r3, r0
 8008d00:	3344      	adds	r3, #68	@ 0x44
 8008d02:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008d04:	78fa      	ldrb	r2, [r7, #3]
 8008d06:	6879      	ldr	r1, [r7, #4]
 8008d08:	4613      	mov	r3, r2
 8008d0a:	011b      	lsls	r3, r3, #4
 8008d0c:	1a9b      	subs	r3, r3, r2
 8008d0e:	009b      	lsls	r3, r3, #2
 8008d10:	440b      	add	r3, r1
 8008d12:	3344      	adds	r3, #68	@ 0x44
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	2b02      	cmp	r3, #2
 8008d18:	d943      	bls.n	8008da2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008d1a:	78fa      	ldrb	r2, [r7, #3]
 8008d1c:	6879      	ldr	r1, [r7, #4]
 8008d1e:	4613      	mov	r3, r2
 8008d20:	011b      	lsls	r3, r3, #4
 8008d22:	1a9b      	subs	r3, r3, r2
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	440b      	add	r3, r1
 8008d28:	3344      	adds	r3, #68	@ 0x44
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8008d2e:	78fa      	ldrb	r2, [r7, #3]
 8008d30:	6879      	ldr	r1, [r7, #4]
 8008d32:	4613      	mov	r3, r2
 8008d34:	011b      	lsls	r3, r3, #4
 8008d36:	1a9b      	subs	r3, r3, r2
 8008d38:	009b      	lsls	r3, r3, #2
 8008d3a:	440b      	add	r3, r1
 8008d3c:	331a      	adds	r3, #26
 8008d3e:	781b      	ldrb	r3, [r3, #0]
 8008d40:	2b01      	cmp	r3, #1
 8008d42:	d123      	bne.n	8008d8c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008d44:	78fa      	ldrb	r2, [r7, #3]
 8008d46:	6879      	ldr	r1, [r7, #4]
 8008d48:	4613      	mov	r3, r2
 8008d4a:	011b      	lsls	r3, r3, #4
 8008d4c:	1a9b      	subs	r3, r3, r2
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	440b      	add	r3, r1
 8008d52:	331b      	adds	r3, #27
 8008d54:	2200      	movs	r2, #0
 8008d56:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008d58:	78fa      	ldrb	r2, [r7, #3]
 8008d5a:	6879      	ldr	r1, [r7, #4]
 8008d5c:	4613      	mov	r3, r2
 8008d5e:	011b      	lsls	r3, r3, #4
 8008d60:	1a9b      	subs	r3, r3, r2
 8008d62:	009b      	lsls	r3, r3, #2
 8008d64:	440b      	add	r3, r1
 8008d66:	331c      	adds	r3, #28
 8008d68:	2200      	movs	r2, #0
 8008d6a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008d6c:	78fb      	ldrb	r3, [r7, #3]
 8008d6e:	015a      	lsls	r2, r3, #5
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	4413      	add	r3, r2
 8008d74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d78:	685b      	ldr	r3, [r3, #4]
 8008d7a:	78fa      	ldrb	r2, [r7, #3]
 8008d7c:	0151      	lsls	r1, r2, #5
 8008d7e:	693a      	ldr	r2, [r7, #16]
 8008d80:	440a      	add	r2, r1
 8008d82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d8a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008d8c:	78fa      	ldrb	r2, [r7, #3]
 8008d8e:	6879      	ldr	r1, [r7, #4]
 8008d90:	4613      	mov	r3, r2
 8008d92:	011b      	lsls	r3, r3, #4
 8008d94:	1a9b      	subs	r3, r3, r2
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	440b      	add	r3, r1
 8008d9a:	334c      	adds	r3, #76	@ 0x4c
 8008d9c:	2204      	movs	r2, #4
 8008d9e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008da0:	e229      	b.n	80091f6 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008da2:	78fa      	ldrb	r2, [r7, #3]
 8008da4:	6879      	ldr	r1, [r7, #4]
 8008da6:	4613      	mov	r3, r2
 8008da8:	011b      	lsls	r3, r3, #4
 8008daa:	1a9b      	subs	r3, r3, r2
 8008dac:	009b      	lsls	r3, r3, #2
 8008dae:	440b      	add	r3, r1
 8008db0:	334c      	adds	r3, #76	@ 0x4c
 8008db2:	2202      	movs	r2, #2
 8008db4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008db6:	78fa      	ldrb	r2, [r7, #3]
 8008db8:	6879      	ldr	r1, [r7, #4]
 8008dba:	4613      	mov	r3, r2
 8008dbc:	011b      	lsls	r3, r3, #4
 8008dbe:	1a9b      	subs	r3, r3, r2
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	440b      	add	r3, r1
 8008dc4:	3326      	adds	r3, #38	@ 0x26
 8008dc6:	781b      	ldrb	r3, [r3, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d00b      	beq.n	8008de4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008dcc:	78fa      	ldrb	r2, [r7, #3]
 8008dce:	6879      	ldr	r1, [r7, #4]
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	011b      	lsls	r3, r3, #4
 8008dd4:	1a9b      	subs	r3, r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	440b      	add	r3, r1
 8008dda:	3326      	adds	r3, #38	@ 0x26
 8008ddc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	f040 8209 	bne.w	80091f6 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008de4:	78fb      	ldrb	r3, [r7, #3]
 8008de6:	015a      	lsls	r2, r3, #5
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	4413      	add	r3, r2
 8008dec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008dfa:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e02:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008e04:	78fb      	ldrb	r3, [r7, #3]
 8008e06:	015a      	lsls	r2, r3, #5
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	4413      	add	r3, r2
 8008e0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e10:	461a      	mov	r2, r3
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008e16:	e1ee      	b.n	80091f6 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008e18:	78fa      	ldrb	r2, [r7, #3]
 8008e1a:	6879      	ldr	r1, [r7, #4]
 8008e1c:	4613      	mov	r3, r2
 8008e1e:	011b      	lsls	r3, r3, #4
 8008e20:	1a9b      	subs	r3, r3, r2
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	440b      	add	r3, r1
 8008e26:	334d      	adds	r3, #77	@ 0x4d
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	2b05      	cmp	r3, #5
 8008e2c:	f040 80c8 	bne.w	8008fc0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008e30:	78fa      	ldrb	r2, [r7, #3]
 8008e32:	6879      	ldr	r1, [r7, #4]
 8008e34:	4613      	mov	r3, r2
 8008e36:	011b      	lsls	r3, r3, #4
 8008e38:	1a9b      	subs	r3, r3, r2
 8008e3a:	009b      	lsls	r3, r3, #2
 8008e3c:	440b      	add	r3, r1
 8008e3e:	334d      	adds	r3, #77	@ 0x4d
 8008e40:	2202      	movs	r2, #2
 8008e42:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008e44:	78fa      	ldrb	r2, [r7, #3]
 8008e46:	6879      	ldr	r1, [r7, #4]
 8008e48:	4613      	mov	r3, r2
 8008e4a:	011b      	lsls	r3, r3, #4
 8008e4c:	1a9b      	subs	r3, r3, r2
 8008e4e:	009b      	lsls	r3, r3, #2
 8008e50:	440b      	add	r3, r1
 8008e52:	331b      	adds	r3, #27
 8008e54:	781b      	ldrb	r3, [r3, #0]
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	f040 81ce 	bne.w	80091f8 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008e5c:	78fa      	ldrb	r2, [r7, #3]
 8008e5e:	6879      	ldr	r1, [r7, #4]
 8008e60:	4613      	mov	r3, r2
 8008e62:	011b      	lsls	r3, r3, #4
 8008e64:	1a9b      	subs	r3, r3, r2
 8008e66:	009b      	lsls	r3, r3, #2
 8008e68:	440b      	add	r3, r1
 8008e6a:	3326      	adds	r3, #38	@ 0x26
 8008e6c:	781b      	ldrb	r3, [r3, #0]
 8008e6e:	2b03      	cmp	r3, #3
 8008e70:	d16b      	bne.n	8008f4a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8008e72:	78fa      	ldrb	r2, [r7, #3]
 8008e74:	6879      	ldr	r1, [r7, #4]
 8008e76:	4613      	mov	r3, r2
 8008e78:	011b      	lsls	r3, r3, #4
 8008e7a:	1a9b      	subs	r3, r3, r2
 8008e7c:	009b      	lsls	r3, r3, #2
 8008e7e:	440b      	add	r3, r1
 8008e80:	3348      	adds	r3, #72	@ 0x48
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	1c59      	adds	r1, r3, #1
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	4613      	mov	r3, r2
 8008e8a:	011b      	lsls	r3, r3, #4
 8008e8c:	1a9b      	subs	r3, r3, r2
 8008e8e:	009b      	lsls	r3, r3, #2
 8008e90:	4403      	add	r3, r0
 8008e92:	3348      	adds	r3, #72	@ 0x48
 8008e94:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008e96:	78fa      	ldrb	r2, [r7, #3]
 8008e98:	6879      	ldr	r1, [r7, #4]
 8008e9a:	4613      	mov	r3, r2
 8008e9c:	011b      	lsls	r3, r3, #4
 8008e9e:	1a9b      	subs	r3, r3, r2
 8008ea0:	009b      	lsls	r3, r3, #2
 8008ea2:	440b      	add	r3, r1
 8008ea4:	3348      	adds	r3, #72	@ 0x48
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	2b02      	cmp	r3, #2
 8008eaa:	d943      	bls.n	8008f34 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8008eac:	78fa      	ldrb	r2, [r7, #3]
 8008eae:	6879      	ldr	r1, [r7, #4]
 8008eb0:	4613      	mov	r3, r2
 8008eb2:	011b      	lsls	r3, r3, #4
 8008eb4:	1a9b      	subs	r3, r3, r2
 8008eb6:	009b      	lsls	r3, r3, #2
 8008eb8:	440b      	add	r3, r1
 8008eba:	3348      	adds	r3, #72	@ 0x48
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8008ec0:	78fa      	ldrb	r2, [r7, #3]
 8008ec2:	6879      	ldr	r1, [r7, #4]
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	011b      	lsls	r3, r3, #4
 8008ec8:	1a9b      	subs	r3, r3, r2
 8008eca:	009b      	lsls	r3, r3, #2
 8008ecc:	440b      	add	r3, r1
 8008ece:	331b      	adds	r3, #27
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8008ed4:	78fa      	ldrb	r2, [r7, #3]
 8008ed6:	6879      	ldr	r1, [r7, #4]
 8008ed8:	4613      	mov	r3, r2
 8008eda:	011b      	lsls	r3, r3, #4
 8008edc:	1a9b      	subs	r3, r3, r2
 8008ede:	009b      	lsls	r3, r3, #2
 8008ee0:	440b      	add	r3, r1
 8008ee2:	3344      	adds	r3, #68	@ 0x44
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	2b02      	cmp	r3, #2
 8008ee8:	d809      	bhi.n	8008efe <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8008eea:	78fa      	ldrb	r2, [r7, #3]
 8008eec:	6879      	ldr	r1, [r7, #4]
 8008eee:	4613      	mov	r3, r2
 8008ef0:	011b      	lsls	r3, r3, #4
 8008ef2:	1a9b      	subs	r3, r3, r2
 8008ef4:	009b      	lsls	r3, r3, #2
 8008ef6:	440b      	add	r3, r1
 8008ef8:	331c      	adds	r3, #28
 8008efa:	2201      	movs	r2, #1
 8008efc:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008efe:	78fb      	ldrb	r3, [r7, #3]
 8008f00:	015a      	lsls	r2, r3, #5
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	4413      	add	r3, r2
 8008f06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	78fa      	ldrb	r2, [r7, #3]
 8008f0e:	0151      	lsls	r1, r2, #5
 8008f10:	693a      	ldr	r2, [r7, #16]
 8008f12:	440a      	add	r2, r1
 8008f14:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f1c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008f1e:	78fa      	ldrb	r2, [r7, #3]
 8008f20:	6879      	ldr	r1, [r7, #4]
 8008f22:	4613      	mov	r3, r2
 8008f24:	011b      	lsls	r3, r3, #4
 8008f26:	1a9b      	subs	r3, r3, r2
 8008f28:	009b      	lsls	r3, r3, #2
 8008f2a:	440b      	add	r3, r1
 8008f2c:	334c      	adds	r3, #76	@ 0x4c
 8008f2e:	2204      	movs	r2, #4
 8008f30:	701a      	strb	r2, [r3, #0]
 8008f32:	e014      	b.n	8008f5e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008f34:	78fa      	ldrb	r2, [r7, #3]
 8008f36:	6879      	ldr	r1, [r7, #4]
 8008f38:	4613      	mov	r3, r2
 8008f3a:	011b      	lsls	r3, r3, #4
 8008f3c:	1a9b      	subs	r3, r3, r2
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	440b      	add	r3, r1
 8008f42:	334c      	adds	r3, #76	@ 0x4c
 8008f44:	2202      	movs	r2, #2
 8008f46:	701a      	strb	r2, [r3, #0]
 8008f48:	e009      	b.n	8008f5e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008f4a:	78fa      	ldrb	r2, [r7, #3]
 8008f4c:	6879      	ldr	r1, [r7, #4]
 8008f4e:	4613      	mov	r3, r2
 8008f50:	011b      	lsls	r3, r3, #4
 8008f52:	1a9b      	subs	r3, r3, r2
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	440b      	add	r3, r1
 8008f58:	334c      	adds	r3, #76	@ 0x4c
 8008f5a:	2202      	movs	r2, #2
 8008f5c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008f5e:	78fa      	ldrb	r2, [r7, #3]
 8008f60:	6879      	ldr	r1, [r7, #4]
 8008f62:	4613      	mov	r3, r2
 8008f64:	011b      	lsls	r3, r3, #4
 8008f66:	1a9b      	subs	r3, r3, r2
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	440b      	add	r3, r1
 8008f6c:	3326      	adds	r3, #38	@ 0x26
 8008f6e:	781b      	ldrb	r3, [r3, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d00b      	beq.n	8008f8c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008f74:	78fa      	ldrb	r2, [r7, #3]
 8008f76:	6879      	ldr	r1, [r7, #4]
 8008f78:	4613      	mov	r3, r2
 8008f7a:	011b      	lsls	r3, r3, #4
 8008f7c:	1a9b      	subs	r3, r3, r2
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	440b      	add	r3, r1
 8008f82:	3326      	adds	r3, #38	@ 0x26
 8008f84:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008f86:	2b02      	cmp	r3, #2
 8008f88:	f040 8136 	bne.w	80091f8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008f8c:	78fb      	ldrb	r3, [r7, #3]
 8008f8e:	015a      	lsls	r2, r3, #5
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	4413      	add	r3, r2
 8008f94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008fa2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008faa:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008fac:	78fb      	ldrb	r3, [r7, #3]
 8008fae:	015a      	lsls	r2, r3, #5
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	4413      	add	r3, r2
 8008fb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fb8:	461a      	mov	r2, r3
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	6013      	str	r3, [r2, #0]
 8008fbe:	e11b      	b.n	80091f8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008fc0:	78fa      	ldrb	r2, [r7, #3]
 8008fc2:	6879      	ldr	r1, [r7, #4]
 8008fc4:	4613      	mov	r3, r2
 8008fc6:	011b      	lsls	r3, r3, #4
 8008fc8:	1a9b      	subs	r3, r3, r2
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	440b      	add	r3, r1
 8008fce:	334d      	adds	r3, #77	@ 0x4d
 8008fd0:	781b      	ldrb	r3, [r3, #0]
 8008fd2:	2b03      	cmp	r3, #3
 8008fd4:	f040 8081 	bne.w	80090da <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008fd8:	78fa      	ldrb	r2, [r7, #3]
 8008fda:	6879      	ldr	r1, [r7, #4]
 8008fdc:	4613      	mov	r3, r2
 8008fde:	011b      	lsls	r3, r3, #4
 8008fe0:	1a9b      	subs	r3, r3, r2
 8008fe2:	009b      	lsls	r3, r3, #2
 8008fe4:	440b      	add	r3, r1
 8008fe6:	334d      	adds	r3, #77	@ 0x4d
 8008fe8:	2202      	movs	r2, #2
 8008fea:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008fec:	78fa      	ldrb	r2, [r7, #3]
 8008fee:	6879      	ldr	r1, [r7, #4]
 8008ff0:	4613      	mov	r3, r2
 8008ff2:	011b      	lsls	r3, r3, #4
 8008ff4:	1a9b      	subs	r3, r3, r2
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	440b      	add	r3, r1
 8008ffa:	331b      	adds	r3, #27
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	2b01      	cmp	r3, #1
 8009000:	f040 80fa 	bne.w	80091f8 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009004:	78fa      	ldrb	r2, [r7, #3]
 8009006:	6879      	ldr	r1, [r7, #4]
 8009008:	4613      	mov	r3, r2
 800900a:	011b      	lsls	r3, r3, #4
 800900c:	1a9b      	subs	r3, r3, r2
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	440b      	add	r3, r1
 8009012:	334c      	adds	r3, #76	@ 0x4c
 8009014:	2202      	movs	r2, #2
 8009016:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009018:	78fb      	ldrb	r3, [r7, #3]
 800901a:	015a      	lsls	r2, r3, #5
 800901c:	693b      	ldr	r3, [r7, #16]
 800901e:	4413      	add	r3, r2
 8009020:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	78fa      	ldrb	r2, [r7, #3]
 8009028:	0151      	lsls	r1, r2, #5
 800902a:	693a      	ldr	r2, [r7, #16]
 800902c:	440a      	add	r2, r1
 800902e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009032:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009036:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8009038:	78fb      	ldrb	r3, [r7, #3]
 800903a:	015a      	lsls	r2, r3, #5
 800903c:	693b      	ldr	r3, [r7, #16]
 800903e:	4413      	add	r3, r2
 8009040:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009044:	68db      	ldr	r3, [r3, #12]
 8009046:	78fa      	ldrb	r2, [r7, #3]
 8009048:	0151      	lsls	r1, r2, #5
 800904a:	693a      	ldr	r2, [r7, #16]
 800904c:	440a      	add	r2, r1
 800904e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009052:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009056:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8009058:	78fb      	ldrb	r3, [r7, #3]
 800905a:	015a      	lsls	r2, r3, #5
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	4413      	add	r3, r2
 8009060:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009064:	68db      	ldr	r3, [r3, #12]
 8009066:	78fa      	ldrb	r2, [r7, #3]
 8009068:	0151      	lsls	r1, r2, #5
 800906a:	693a      	ldr	r2, [r7, #16]
 800906c:	440a      	add	r2, r1
 800906e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009072:	f023 0320 	bic.w	r3, r3, #32
 8009076:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009078:	78fa      	ldrb	r2, [r7, #3]
 800907a:	6879      	ldr	r1, [r7, #4]
 800907c:	4613      	mov	r3, r2
 800907e:	011b      	lsls	r3, r3, #4
 8009080:	1a9b      	subs	r3, r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	440b      	add	r3, r1
 8009086:	3326      	adds	r3, #38	@ 0x26
 8009088:	781b      	ldrb	r3, [r3, #0]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d00b      	beq.n	80090a6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800908e:	78fa      	ldrb	r2, [r7, #3]
 8009090:	6879      	ldr	r1, [r7, #4]
 8009092:	4613      	mov	r3, r2
 8009094:	011b      	lsls	r3, r3, #4
 8009096:	1a9b      	subs	r3, r3, r2
 8009098:	009b      	lsls	r3, r3, #2
 800909a:	440b      	add	r3, r1
 800909c:	3326      	adds	r3, #38	@ 0x26
 800909e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80090a0:	2b02      	cmp	r3, #2
 80090a2:	f040 80a9 	bne.w	80091f8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80090a6:	78fb      	ldrb	r3, [r7, #3]
 80090a8:	015a      	lsls	r2, r3, #5
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	4413      	add	r3, r2
 80090ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80090bc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80090c4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80090c6:	78fb      	ldrb	r3, [r7, #3]
 80090c8:	015a      	lsls	r2, r3, #5
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	4413      	add	r3, r2
 80090ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090d2:	461a      	mov	r2, r3
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6013      	str	r3, [r2, #0]
 80090d8:	e08e      	b.n	80091f8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80090da:	78fa      	ldrb	r2, [r7, #3]
 80090dc:	6879      	ldr	r1, [r7, #4]
 80090de:	4613      	mov	r3, r2
 80090e0:	011b      	lsls	r3, r3, #4
 80090e2:	1a9b      	subs	r3, r3, r2
 80090e4:	009b      	lsls	r3, r3, #2
 80090e6:	440b      	add	r3, r1
 80090e8:	334d      	adds	r3, #77	@ 0x4d
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	2b04      	cmp	r3, #4
 80090ee:	d143      	bne.n	8009178 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80090f0:	78fa      	ldrb	r2, [r7, #3]
 80090f2:	6879      	ldr	r1, [r7, #4]
 80090f4:	4613      	mov	r3, r2
 80090f6:	011b      	lsls	r3, r3, #4
 80090f8:	1a9b      	subs	r3, r3, r2
 80090fa:	009b      	lsls	r3, r3, #2
 80090fc:	440b      	add	r3, r1
 80090fe:	334d      	adds	r3, #77	@ 0x4d
 8009100:	2202      	movs	r2, #2
 8009102:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009104:	78fa      	ldrb	r2, [r7, #3]
 8009106:	6879      	ldr	r1, [r7, #4]
 8009108:	4613      	mov	r3, r2
 800910a:	011b      	lsls	r3, r3, #4
 800910c:	1a9b      	subs	r3, r3, r2
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	440b      	add	r3, r1
 8009112:	334c      	adds	r3, #76	@ 0x4c
 8009114:	2202      	movs	r2, #2
 8009116:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009118:	78fa      	ldrb	r2, [r7, #3]
 800911a:	6879      	ldr	r1, [r7, #4]
 800911c:	4613      	mov	r3, r2
 800911e:	011b      	lsls	r3, r3, #4
 8009120:	1a9b      	subs	r3, r3, r2
 8009122:	009b      	lsls	r3, r3, #2
 8009124:	440b      	add	r3, r1
 8009126:	3326      	adds	r3, #38	@ 0x26
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d00a      	beq.n	8009144 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800912e:	78fa      	ldrb	r2, [r7, #3]
 8009130:	6879      	ldr	r1, [r7, #4]
 8009132:	4613      	mov	r3, r2
 8009134:	011b      	lsls	r3, r3, #4
 8009136:	1a9b      	subs	r3, r3, r2
 8009138:	009b      	lsls	r3, r3, #2
 800913a:	440b      	add	r3, r1
 800913c:	3326      	adds	r3, #38	@ 0x26
 800913e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009140:	2b02      	cmp	r3, #2
 8009142:	d159      	bne.n	80091f8 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009144:	78fb      	ldrb	r3, [r7, #3]
 8009146:	015a      	lsls	r2, r3, #5
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	4413      	add	r3, r2
 800914c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800915a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009162:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009164:	78fb      	ldrb	r3, [r7, #3]
 8009166:	015a      	lsls	r2, r3, #5
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	4413      	add	r3, r2
 800916c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009170:	461a      	mov	r2, r3
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	6013      	str	r3, [r2, #0]
 8009176:	e03f      	b.n	80091f8 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8009178:	78fa      	ldrb	r2, [r7, #3]
 800917a:	6879      	ldr	r1, [r7, #4]
 800917c:	4613      	mov	r3, r2
 800917e:	011b      	lsls	r3, r3, #4
 8009180:	1a9b      	subs	r3, r3, r2
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	440b      	add	r3, r1
 8009186:	334d      	adds	r3, #77	@ 0x4d
 8009188:	781b      	ldrb	r3, [r3, #0]
 800918a:	2b08      	cmp	r3, #8
 800918c:	d126      	bne.n	80091dc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800918e:	78fa      	ldrb	r2, [r7, #3]
 8009190:	6879      	ldr	r1, [r7, #4]
 8009192:	4613      	mov	r3, r2
 8009194:	011b      	lsls	r3, r3, #4
 8009196:	1a9b      	subs	r3, r3, r2
 8009198:	009b      	lsls	r3, r3, #2
 800919a:	440b      	add	r3, r1
 800919c:	334d      	adds	r3, #77	@ 0x4d
 800919e:	2202      	movs	r2, #2
 80091a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80091a2:	78fa      	ldrb	r2, [r7, #3]
 80091a4:	6879      	ldr	r1, [r7, #4]
 80091a6:	4613      	mov	r3, r2
 80091a8:	011b      	lsls	r3, r3, #4
 80091aa:	1a9b      	subs	r3, r3, r2
 80091ac:	009b      	lsls	r3, r3, #2
 80091ae:	440b      	add	r3, r1
 80091b0:	3344      	adds	r3, #68	@ 0x44
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	1c59      	adds	r1, r3, #1
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	4613      	mov	r3, r2
 80091ba:	011b      	lsls	r3, r3, #4
 80091bc:	1a9b      	subs	r3, r3, r2
 80091be:	009b      	lsls	r3, r3, #2
 80091c0:	4403      	add	r3, r0
 80091c2:	3344      	adds	r3, #68	@ 0x44
 80091c4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80091c6:	78fa      	ldrb	r2, [r7, #3]
 80091c8:	6879      	ldr	r1, [r7, #4]
 80091ca:	4613      	mov	r3, r2
 80091cc:	011b      	lsls	r3, r3, #4
 80091ce:	1a9b      	subs	r3, r3, r2
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	440b      	add	r3, r1
 80091d4:	334c      	adds	r3, #76	@ 0x4c
 80091d6:	2204      	movs	r2, #4
 80091d8:	701a      	strb	r2, [r3, #0]
 80091da:	e00d      	b.n	80091f8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80091dc:	78fa      	ldrb	r2, [r7, #3]
 80091de:	6879      	ldr	r1, [r7, #4]
 80091e0:	4613      	mov	r3, r2
 80091e2:	011b      	lsls	r3, r3, #4
 80091e4:	1a9b      	subs	r3, r3, r2
 80091e6:	009b      	lsls	r3, r3, #2
 80091e8:	440b      	add	r3, r1
 80091ea:	334d      	adds	r3, #77	@ 0x4d
 80091ec:	781b      	ldrb	r3, [r3, #0]
 80091ee:	2b02      	cmp	r3, #2
 80091f0:	f000 8100 	beq.w	80093f4 <HCD_HC_IN_IRQHandler+0xcca>
 80091f4:	e000      	b.n	80091f8 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80091f6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80091f8:	78fa      	ldrb	r2, [r7, #3]
 80091fa:	6879      	ldr	r1, [r7, #4]
 80091fc:	4613      	mov	r3, r2
 80091fe:	011b      	lsls	r3, r3, #4
 8009200:	1a9b      	subs	r3, r3, r2
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	440b      	add	r3, r1
 8009206:	334c      	adds	r3, #76	@ 0x4c
 8009208:	781a      	ldrb	r2, [r3, #0]
 800920a:	78fb      	ldrb	r3, [r7, #3]
 800920c:	4619      	mov	r1, r3
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f00e fe3c 	bl	8017e8c <HAL_HCD_HC_NotifyURBChange_Callback>
 8009214:	e0ef      	b.n	80093f6 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	78fa      	ldrb	r2, [r7, #3]
 800921c:	4611      	mov	r1, r2
 800921e:	4618      	mov	r0, r3
 8009220:	f008 fdbf 	bl	8011da2 <USB_ReadChInterrupts>
 8009224:	4603      	mov	r3, r0
 8009226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800922a:	2b40      	cmp	r3, #64	@ 0x40
 800922c:	d12f      	bne.n	800928e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800922e:	78fb      	ldrb	r3, [r7, #3]
 8009230:	015a      	lsls	r2, r3, #5
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	4413      	add	r3, r2
 8009236:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800923a:	461a      	mov	r2, r3
 800923c:	2340      	movs	r3, #64	@ 0x40
 800923e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8009240:	78fa      	ldrb	r2, [r7, #3]
 8009242:	6879      	ldr	r1, [r7, #4]
 8009244:	4613      	mov	r3, r2
 8009246:	011b      	lsls	r3, r3, #4
 8009248:	1a9b      	subs	r3, r3, r2
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	440b      	add	r3, r1
 800924e:	334d      	adds	r3, #77	@ 0x4d
 8009250:	2205      	movs	r2, #5
 8009252:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009254:	78fa      	ldrb	r2, [r7, #3]
 8009256:	6879      	ldr	r1, [r7, #4]
 8009258:	4613      	mov	r3, r2
 800925a:	011b      	lsls	r3, r3, #4
 800925c:	1a9b      	subs	r3, r3, r2
 800925e:	009b      	lsls	r3, r3, #2
 8009260:	440b      	add	r3, r1
 8009262:	331a      	adds	r3, #26
 8009264:	781b      	ldrb	r3, [r3, #0]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d109      	bne.n	800927e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800926a:	78fa      	ldrb	r2, [r7, #3]
 800926c:	6879      	ldr	r1, [r7, #4]
 800926e:	4613      	mov	r3, r2
 8009270:	011b      	lsls	r3, r3, #4
 8009272:	1a9b      	subs	r3, r3, r2
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	440b      	add	r3, r1
 8009278:	3344      	adds	r3, #68	@ 0x44
 800927a:	2200      	movs	r2, #0
 800927c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	78fa      	ldrb	r2, [r7, #3]
 8009284:	4611      	mov	r1, r2
 8009286:	4618      	mov	r0, r3
 8009288:	f009 fb29 	bl	80128de <USB_HC_Halt>
 800928c:	e0b3      	b.n	80093f6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	78fa      	ldrb	r2, [r7, #3]
 8009294:	4611      	mov	r1, r2
 8009296:	4618      	mov	r0, r3
 8009298:	f008 fd83 	bl	8011da2 <USB_ReadChInterrupts>
 800929c:	4603      	mov	r3, r0
 800929e:	f003 0310 	and.w	r3, r3, #16
 80092a2:	2b10      	cmp	r3, #16
 80092a4:	f040 80a7 	bne.w	80093f6 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80092a8:	78fa      	ldrb	r2, [r7, #3]
 80092aa:	6879      	ldr	r1, [r7, #4]
 80092ac:	4613      	mov	r3, r2
 80092ae:	011b      	lsls	r3, r3, #4
 80092b0:	1a9b      	subs	r3, r3, r2
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	440b      	add	r3, r1
 80092b6:	3326      	adds	r3, #38	@ 0x26
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	2b03      	cmp	r3, #3
 80092bc:	d11b      	bne.n	80092f6 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80092be:	78fa      	ldrb	r2, [r7, #3]
 80092c0:	6879      	ldr	r1, [r7, #4]
 80092c2:	4613      	mov	r3, r2
 80092c4:	011b      	lsls	r3, r3, #4
 80092c6:	1a9b      	subs	r3, r3, r2
 80092c8:	009b      	lsls	r3, r3, #2
 80092ca:	440b      	add	r3, r1
 80092cc:	3344      	adds	r3, #68	@ 0x44
 80092ce:	2200      	movs	r2, #0
 80092d0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80092d2:	78fa      	ldrb	r2, [r7, #3]
 80092d4:	6879      	ldr	r1, [r7, #4]
 80092d6:	4613      	mov	r3, r2
 80092d8:	011b      	lsls	r3, r3, #4
 80092da:	1a9b      	subs	r3, r3, r2
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	440b      	add	r3, r1
 80092e0:	334d      	adds	r3, #77	@ 0x4d
 80092e2:	2204      	movs	r2, #4
 80092e4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	78fa      	ldrb	r2, [r7, #3]
 80092ec:	4611      	mov	r1, r2
 80092ee:	4618      	mov	r0, r3
 80092f0:	f009 faf5 	bl	80128de <USB_HC_Halt>
 80092f4:	e03f      	b.n	8009376 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80092f6:	78fa      	ldrb	r2, [r7, #3]
 80092f8:	6879      	ldr	r1, [r7, #4]
 80092fa:	4613      	mov	r3, r2
 80092fc:	011b      	lsls	r3, r3, #4
 80092fe:	1a9b      	subs	r3, r3, r2
 8009300:	009b      	lsls	r3, r3, #2
 8009302:	440b      	add	r3, r1
 8009304:	3326      	adds	r3, #38	@ 0x26
 8009306:	781b      	ldrb	r3, [r3, #0]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d00a      	beq.n	8009322 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800930c:	78fa      	ldrb	r2, [r7, #3]
 800930e:	6879      	ldr	r1, [r7, #4]
 8009310:	4613      	mov	r3, r2
 8009312:	011b      	lsls	r3, r3, #4
 8009314:	1a9b      	subs	r3, r3, r2
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	440b      	add	r3, r1
 800931a:	3326      	adds	r3, #38	@ 0x26
 800931c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800931e:	2b02      	cmp	r3, #2
 8009320:	d129      	bne.n	8009376 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8009322:	78fa      	ldrb	r2, [r7, #3]
 8009324:	6879      	ldr	r1, [r7, #4]
 8009326:	4613      	mov	r3, r2
 8009328:	011b      	lsls	r3, r3, #4
 800932a:	1a9b      	subs	r3, r3, r2
 800932c:	009b      	lsls	r3, r3, #2
 800932e:	440b      	add	r3, r1
 8009330:	3344      	adds	r3, #68	@ 0x44
 8009332:	2200      	movs	r2, #0
 8009334:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	799b      	ldrb	r3, [r3, #6]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d00a      	beq.n	8009354 <HCD_HC_IN_IRQHandler+0xc2a>
 800933e:	78fa      	ldrb	r2, [r7, #3]
 8009340:	6879      	ldr	r1, [r7, #4]
 8009342:	4613      	mov	r3, r2
 8009344:	011b      	lsls	r3, r3, #4
 8009346:	1a9b      	subs	r3, r3, r2
 8009348:	009b      	lsls	r3, r3, #2
 800934a:	440b      	add	r3, r1
 800934c:	331b      	adds	r3, #27
 800934e:	781b      	ldrb	r3, [r3, #0]
 8009350:	2b01      	cmp	r3, #1
 8009352:	d110      	bne.n	8009376 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8009354:	78fa      	ldrb	r2, [r7, #3]
 8009356:	6879      	ldr	r1, [r7, #4]
 8009358:	4613      	mov	r3, r2
 800935a:	011b      	lsls	r3, r3, #4
 800935c:	1a9b      	subs	r3, r3, r2
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	440b      	add	r3, r1
 8009362:	334d      	adds	r3, #77	@ 0x4d
 8009364:	2204      	movs	r2, #4
 8009366:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	78fa      	ldrb	r2, [r7, #3]
 800936e:	4611      	mov	r1, r2
 8009370:	4618      	mov	r0, r3
 8009372:	f009 fab4 	bl	80128de <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8009376:	78fa      	ldrb	r2, [r7, #3]
 8009378:	6879      	ldr	r1, [r7, #4]
 800937a:	4613      	mov	r3, r2
 800937c:	011b      	lsls	r3, r3, #4
 800937e:	1a9b      	subs	r3, r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	440b      	add	r3, r1
 8009384:	331b      	adds	r3, #27
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	2b01      	cmp	r3, #1
 800938a:	d129      	bne.n	80093e0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800938c:	78fa      	ldrb	r2, [r7, #3]
 800938e:	6879      	ldr	r1, [r7, #4]
 8009390:	4613      	mov	r3, r2
 8009392:	011b      	lsls	r3, r3, #4
 8009394:	1a9b      	subs	r3, r3, r2
 8009396:	009b      	lsls	r3, r3, #2
 8009398:	440b      	add	r3, r1
 800939a:	331b      	adds	r3, #27
 800939c:	2200      	movs	r2, #0
 800939e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80093a0:	78fb      	ldrb	r3, [r7, #3]
 80093a2:	015a      	lsls	r2, r3, #5
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	4413      	add	r3, r2
 80093a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	78fa      	ldrb	r2, [r7, #3]
 80093b0:	0151      	lsls	r1, r2, #5
 80093b2:	693a      	ldr	r2, [r7, #16]
 80093b4:	440a      	add	r2, r1
 80093b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80093ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093be:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80093c0:	78fb      	ldrb	r3, [r7, #3]
 80093c2:	015a      	lsls	r2, r3, #5
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	4413      	add	r3, r2
 80093c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093cc:	68db      	ldr	r3, [r3, #12]
 80093ce:	78fa      	ldrb	r2, [r7, #3]
 80093d0:	0151      	lsls	r1, r2, #5
 80093d2:	693a      	ldr	r2, [r7, #16]
 80093d4:	440a      	add	r2, r1
 80093d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80093da:	f043 0320 	orr.w	r3, r3, #32
 80093de:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80093e0:	78fb      	ldrb	r3, [r7, #3]
 80093e2:	015a      	lsls	r2, r3, #5
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	4413      	add	r3, r2
 80093e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093ec:	461a      	mov	r2, r3
 80093ee:	2310      	movs	r3, #16
 80093f0:	6093      	str	r3, [r2, #8]
 80093f2:	e000      	b.n	80093f6 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80093f4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80093f6:	3718      	adds	r7, #24
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}

080093fc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b086      	sub	sp, #24
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	460b      	mov	r3, r1
 8009406:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	78fa      	ldrb	r2, [r7, #3]
 8009418:	4611      	mov	r1, r2
 800941a:	4618      	mov	r0, r3
 800941c:	f008 fcc1 	bl	8011da2 <USB_ReadChInterrupts>
 8009420:	4603      	mov	r3, r0
 8009422:	f003 0304 	and.w	r3, r3, #4
 8009426:	2b04      	cmp	r3, #4
 8009428:	d11b      	bne.n	8009462 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800942a:	78fb      	ldrb	r3, [r7, #3]
 800942c:	015a      	lsls	r2, r3, #5
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	4413      	add	r3, r2
 8009432:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009436:	461a      	mov	r2, r3
 8009438:	2304      	movs	r3, #4
 800943a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800943c:	78fa      	ldrb	r2, [r7, #3]
 800943e:	6879      	ldr	r1, [r7, #4]
 8009440:	4613      	mov	r3, r2
 8009442:	011b      	lsls	r3, r3, #4
 8009444:	1a9b      	subs	r3, r3, r2
 8009446:	009b      	lsls	r3, r3, #2
 8009448:	440b      	add	r3, r1
 800944a:	334d      	adds	r3, #77	@ 0x4d
 800944c:	2207      	movs	r2, #7
 800944e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	78fa      	ldrb	r2, [r7, #3]
 8009456:	4611      	mov	r1, r2
 8009458:	4618      	mov	r0, r3
 800945a:	f009 fa40 	bl	80128de <USB_HC_Halt>
 800945e:	f000 bc89 	b.w	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	78fa      	ldrb	r2, [r7, #3]
 8009468:	4611      	mov	r1, r2
 800946a:	4618      	mov	r0, r3
 800946c:	f008 fc99 	bl	8011da2 <USB_ReadChInterrupts>
 8009470:	4603      	mov	r3, r0
 8009472:	f003 0320 	and.w	r3, r3, #32
 8009476:	2b20      	cmp	r3, #32
 8009478:	f040 8082 	bne.w	8009580 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800947c:	78fb      	ldrb	r3, [r7, #3]
 800947e:	015a      	lsls	r2, r3, #5
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	4413      	add	r3, r2
 8009484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009488:	461a      	mov	r2, r3
 800948a:	2320      	movs	r3, #32
 800948c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800948e:	78fa      	ldrb	r2, [r7, #3]
 8009490:	6879      	ldr	r1, [r7, #4]
 8009492:	4613      	mov	r3, r2
 8009494:	011b      	lsls	r3, r3, #4
 8009496:	1a9b      	subs	r3, r3, r2
 8009498:	009b      	lsls	r3, r3, #2
 800949a:	440b      	add	r3, r1
 800949c:	3319      	adds	r3, #25
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	d124      	bne.n	80094ee <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80094a4:	78fa      	ldrb	r2, [r7, #3]
 80094a6:	6879      	ldr	r1, [r7, #4]
 80094a8:	4613      	mov	r3, r2
 80094aa:	011b      	lsls	r3, r3, #4
 80094ac:	1a9b      	subs	r3, r3, r2
 80094ae:	009b      	lsls	r3, r3, #2
 80094b0:	440b      	add	r3, r1
 80094b2:	3319      	adds	r3, #25
 80094b4:	2200      	movs	r2, #0
 80094b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80094b8:	78fa      	ldrb	r2, [r7, #3]
 80094ba:	6879      	ldr	r1, [r7, #4]
 80094bc:	4613      	mov	r3, r2
 80094be:	011b      	lsls	r3, r3, #4
 80094c0:	1a9b      	subs	r3, r3, r2
 80094c2:	009b      	lsls	r3, r3, #2
 80094c4:	440b      	add	r3, r1
 80094c6:	334c      	adds	r3, #76	@ 0x4c
 80094c8:	2202      	movs	r2, #2
 80094ca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80094cc:	78fa      	ldrb	r2, [r7, #3]
 80094ce:	6879      	ldr	r1, [r7, #4]
 80094d0:	4613      	mov	r3, r2
 80094d2:	011b      	lsls	r3, r3, #4
 80094d4:	1a9b      	subs	r3, r3, r2
 80094d6:	009b      	lsls	r3, r3, #2
 80094d8:	440b      	add	r3, r1
 80094da:	334d      	adds	r3, #77	@ 0x4d
 80094dc:	2203      	movs	r2, #3
 80094de:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	78fa      	ldrb	r2, [r7, #3]
 80094e6:	4611      	mov	r1, r2
 80094e8:	4618      	mov	r0, r3
 80094ea:	f009 f9f8 	bl	80128de <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80094ee:	78fa      	ldrb	r2, [r7, #3]
 80094f0:	6879      	ldr	r1, [r7, #4]
 80094f2:	4613      	mov	r3, r2
 80094f4:	011b      	lsls	r3, r3, #4
 80094f6:	1a9b      	subs	r3, r3, r2
 80094f8:	009b      	lsls	r3, r3, #2
 80094fa:	440b      	add	r3, r1
 80094fc:	331a      	adds	r3, #26
 80094fe:	781b      	ldrb	r3, [r3, #0]
 8009500:	2b01      	cmp	r3, #1
 8009502:	f040 8437 	bne.w	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
 8009506:	78fa      	ldrb	r2, [r7, #3]
 8009508:	6879      	ldr	r1, [r7, #4]
 800950a:	4613      	mov	r3, r2
 800950c:	011b      	lsls	r3, r3, #4
 800950e:	1a9b      	subs	r3, r3, r2
 8009510:	009b      	lsls	r3, r3, #2
 8009512:	440b      	add	r3, r1
 8009514:	331b      	adds	r3, #27
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	2b00      	cmp	r3, #0
 800951a:	f040 842b 	bne.w	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800951e:	78fa      	ldrb	r2, [r7, #3]
 8009520:	6879      	ldr	r1, [r7, #4]
 8009522:	4613      	mov	r3, r2
 8009524:	011b      	lsls	r3, r3, #4
 8009526:	1a9b      	subs	r3, r3, r2
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	440b      	add	r3, r1
 800952c:	3326      	adds	r3, #38	@ 0x26
 800952e:	781b      	ldrb	r3, [r3, #0]
 8009530:	2b01      	cmp	r3, #1
 8009532:	d009      	beq.n	8009548 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8009534:	78fa      	ldrb	r2, [r7, #3]
 8009536:	6879      	ldr	r1, [r7, #4]
 8009538:	4613      	mov	r3, r2
 800953a:	011b      	lsls	r3, r3, #4
 800953c:	1a9b      	subs	r3, r3, r2
 800953e:	009b      	lsls	r3, r3, #2
 8009540:	440b      	add	r3, r1
 8009542:	331b      	adds	r3, #27
 8009544:	2201      	movs	r2, #1
 8009546:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8009548:	78fa      	ldrb	r2, [r7, #3]
 800954a:	6879      	ldr	r1, [r7, #4]
 800954c:	4613      	mov	r3, r2
 800954e:	011b      	lsls	r3, r3, #4
 8009550:	1a9b      	subs	r3, r3, r2
 8009552:	009b      	lsls	r3, r3, #2
 8009554:	440b      	add	r3, r1
 8009556:	334d      	adds	r3, #77	@ 0x4d
 8009558:	2203      	movs	r2, #3
 800955a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	78fa      	ldrb	r2, [r7, #3]
 8009562:	4611      	mov	r1, r2
 8009564:	4618      	mov	r0, r3
 8009566:	f009 f9ba 	bl	80128de <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800956a:	78fa      	ldrb	r2, [r7, #3]
 800956c:	6879      	ldr	r1, [r7, #4]
 800956e:	4613      	mov	r3, r2
 8009570:	011b      	lsls	r3, r3, #4
 8009572:	1a9b      	subs	r3, r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	440b      	add	r3, r1
 8009578:	3344      	adds	r3, #68	@ 0x44
 800957a:	2200      	movs	r2, #0
 800957c:	601a      	str	r2, [r3, #0]
 800957e:	e3f9      	b.n	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	78fa      	ldrb	r2, [r7, #3]
 8009586:	4611      	mov	r1, r2
 8009588:	4618      	mov	r0, r3
 800958a:	f008 fc0a 	bl	8011da2 <USB_ReadChInterrupts>
 800958e:	4603      	mov	r3, r0
 8009590:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009598:	d111      	bne.n	80095be <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800959a:	78fb      	ldrb	r3, [r7, #3]
 800959c:	015a      	lsls	r2, r3, #5
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	4413      	add	r3, r2
 80095a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095a6:	461a      	mov	r2, r3
 80095a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80095ac:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	78fa      	ldrb	r2, [r7, #3]
 80095b4:	4611      	mov	r1, r2
 80095b6:	4618      	mov	r0, r3
 80095b8:	f009 f991 	bl	80128de <USB_HC_Halt>
 80095bc:	e3da      	b.n	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	78fa      	ldrb	r2, [r7, #3]
 80095c4:	4611      	mov	r1, r2
 80095c6:	4618      	mov	r0, r3
 80095c8:	f008 fbeb 	bl	8011da2 <USB_ReadChInterrupts>
 80095cc:	4603      	mov	r3, r0
 80095ce:	f003 0301 	and.w	r3, r3, #1
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d168      	bne.n	80096a8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80095d6:	78fa      	ldrb	r2, [r7, #3]
 80095d8:	6879      	ldr	r1, [r7, #4]
 80095da:	4613      	mov	r3, r2
 80095dc:	011b      	lsls	r3, r3, #4
 80095de:	1a9b      	subs	r3, r3, r2
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	440b      	add	r3, r1
 80095e4:	3344      	adds	r3, #68	@ 0x44
 80095e6:	2200      	movs	r2, #0
 80095e8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	78fa      	ldrb	r2, [r7, #3]
 80095f0:	4611      	mov	r1, r2
 80095f2:	4618      	mov	r0, r3
 80095f4:	f008 fbd5 	bl	8011da2 <USB_ReadChInterrupts>
 80095f8:	4603      	mov	r3, r0
 80095fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095fe:	2b40      	cmp	r3, #64	@ 0x40
 8009600:	d112      	bne.n	8009628 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8009602:	78fa      	ldrb	r2, [r7, #3]
 8009604:	6879      	ldr	r1, [r7, #4]
 8009606:	4613      	mov	r3, r2
 8009608:	011b      	lsls	r3, r3, #4
 800960a:	1a9b      	subs	r3, r3, r2
 800960c:	009b      	lsls	r3, r3, #2
 800960e:	440b      	add	r3, r1
 8009610:	3319      	adds	r3, #25
 8009612:	2201      	movs	r2, #1
 8009614:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009616:	78fb      	ldrb	r3, [r7, #3]
 8009618:	015a      	lsls	r2, r3, #5
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	4413      	add	r3, r2
 800961e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009622:	461a      	mov	r2, r3
 8009624:	2340      	movs	r3, #64	@ 0x40
 8009626:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8009628:	78fa      	ldrb	r2, [r7, #3]
 800962a:	6879      	ldr	r1, [r7, #4]
 800962c:	4613      	mov	r3, r2
 800962e:	011b      	lsls	r3, r3, #4
 8009630:	1a9b      	subs	r3, r3, r2
 8009632:	009b      	lsls	r3, r3, #2
 8009634:	440b      	add	r3, r1
 8009636:	331b      	adds	r3, #27
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d019      	beq.n	8009672 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800963e:	78fa      	ldrb	r2, [r7, #3]
 8009640:	6879      	ldr	r1, [r7, #4]
 8009642:	4613      	mov	r3, r2
 8009644:	011b      	lsls	r3, r3, #4
 8009646:	1a9b      	subs	r3, r3, r2
 8009648:	009b      	lsls	r3, r3, #2
 800964a:	440b      	add	r3, r1
 800964c:	331b      	adds	r3, #27
 800964e:	2200      	movs	r2, #0
 8009650:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009652:	78fb      	ldrb	r3, [r7, #3]
 8009654:	015a      	lsls	r2, r3, #5
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	4413      	add	r3, r2
 800965a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800965e:	685b      	ldr	r3, [r3, #4]
 8009660:	78fa      	ldrb	r2, [r7, #3]
 8009662:	0151      	lsls	r1, r2, #5
 8009664:	693a      	ldr	r2, [r7, #16]
 8009666:	440a      	add	r2, r1
 8009668:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800966c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009670:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8009672:	78fb      	ldrb	r3, [r7, #3]
 8009674:	015a      	lsls	r2, r3, #5
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	4413      	add	r3, r2
 800967a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800967e:	461a      	mov	r2, r3
 8009680:	2301      	movs	r3, #1
 8009682:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8009684:	78fa      	ldrb	r2, [r7, #3]
 8009686:	6879      	ldr	r1, [r7, #4]
 8009688:	4613      	mov	r3, r2
 800968a:	011b      	lsls	r3, r3, #4
 800968c:	1a9b      	subs	r3, r3, r2
 800968e:	009b      	lsls	r3, r3, #2
 8009690:	440b      	add	r3, r1
 8009692:	334d      	adds	r3, #77	@ 0x4d
 8009694:	2201      	movs	r2, #1
 8009696:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	78fa      	ldrb	r2, [r7, #3]
 800969e:	4611      	mov	r1, r2
 80096a0:	4618      	mov	r0, r3
 80096a2:	f009 f91c 	bl	80128de <USB_HC_Halt>
 80096a6:	e365      	b.n	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	78fa      	ldrb	r2, [r7, #3]
 80096ae:	4611      	mov	r1, r2
 80096b0:	4618      	mov	r0, r3
 80096b2:	f008 fb76 	bl	8011da2 <USB_ReadChInterrupts>
 80096b6:	4603      	mov	r3, r0
 80096b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096bc:	2b40      	cmp	r3, #64	@ 0x40
 80096be:	d139      	bne.n	8009734 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80096c0:	78fa      	ldrb	r2, [r7, #3]
 80096c2:	6879      	ldr	r1, [r7, #4]
 80096c4:	4613      	mov	r3, r2
 80096c6:	011b      	lsls	r3, r3, #4
 80096c8:	1a9b      	subs	r3, r3, r2
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	440b      	add	r3, r1
 80096ce:	334d      	adds	r3, #77	@ 0x4d
 80096d0:	2205      	movs	r2, #5
 80096d2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80096d4:	78fa      	ldrb	r2, [r7, #3]
 80096d6:	6879      	ldr	r1, [r7, #4]
 80096d8:	4613      	mov	r3, r2
 80096da:	011b      	lsls	r3, r3, #4
 80096dc:	1a9b      	subs	r3, r3, r2
 80096de:	009b      	lsls	r3, r3, #2
 80096e0:	440b      	add	r3, r1
 80096e2:	331a      	adds	r3, #26
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d109      	bne.n	80096fe <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80096ea:	78fa      	ldrb	r2, [r7, #3]
 80096ec:	6879      	ldr	r1, [r7, #4]
 80096ee:	4613      	mov	r3, r2
 80096f0:	011b      	lsls	r3, r3, #4
 80096f2:	1a9b      	subs	r3, r3, r2
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	440b      	add	r3, r1
 80096f8:	3319      	adds	r3, #25
 80096fa:	2201      	movs	r2, #1
 80096fc:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80096fe:	78fa      	ldrb	r2, [r7, #3]
 8009700:	6879      	ldr	r1, [r7, #4]
 8009702:	4613      	mov	r3, r2
 8009704:	011b      	lsls	r3, r3, #4
 8009706:	1a9b      	subs	r3, r3, r2
 8009708:	009b      	lsls	r3, r3, #2
 800970a:	440b      	add	r3, r1
 800970c:	3344      	adds	r3, #68	@ 0x44
 800970e:	2200      	movs	r2, #0
 8009710:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	78fa      	ldrb	r2, [r7, #3]
 8009718:	4611      	mov	r1, r2
 800971a:	4618      	mov	r0, r3
 800971c:	f009 f8df 	bl	80128de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009720:	78fb      	ldrb	r3, [r7, #3]
 8009722:	015a      	lsls	r2, r3, #5
 8009724:	693b      	ldr	r3, [r7, #16]
 8009726:	4413      	add	r3, r2
 8009728:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800972c:	461a      	mov	r2, r3
 800972e:	2340      	movs	r3, #64	@ 0x40
 8009730:	6093      	str	r3, [r2, #8]
 8009732:	e31f      	b.n	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	78fa      	ldrb	r2, [r7, #3]
 800973a:	4611      	mov	r1, r2
 800973c:	4618      	mov	r0, r3
 800973e:	f008 fb30 	bl	8011da2 <USB_ReadChInterrupts>
 8009742:	4603      	mov	r3, r0
 8009744:	f003 0308 	and.w	r3, r3, #8
 8009748:	2b08      	cmp	r3, #8
 800974a:	d11a      	bne.n	8009782 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800974c:	78fb      	ldrb	r3, [r7, #3]
 800974e:	015a      	lsls	r2, r3, #5
 8009750:	693b      	ldr	r3, [r7, #16]
 8009752:	4413      	add	r3, r2
 8009754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009758:	461a      	mov	r2, r3
 800975a:	2308      	movs	r3, #8
 800975c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800975e:	78fa      	ldrb	r2, [r7, #3]
 8009760:	6879      	ldr	r1, [r7, #4]
 8009762:	4613      	mov	r3, r2
 8009764:	011b      	lsls	r3, r3, #4
 8009766:	1a9b      	subs	r3, r3, r2
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	440b      	add	r3, r1
 800976c:	334d      	adds	r3, #77	@ 0x4d
 800976e:	2206      	movs	r2, #6
 8009770:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	78fa      	ldrb	r2, [r7, #3]
 8009778:	4611      	mov	r1, r2
 800977a:	4618      	mov	r0, r3
 800977c:	f009 f8af 	bl	80128de <USB_HC_Halt>
 8009780:	e2f8      	b.n	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	78fa      	ldrb	r2, [r7, #3]
 8009788:	4611      	mov	r1, r2
 800978a:	4618      	mov	r0, r3
 800978c:	f008 fb09 	bl	8011da2 <USB_ReadChInterrupts>
 8009790:	4603      	mov	r3, r0
 8009792:	f003 0310 	and.w	r3, r3, #16
 8009796:	2b10      	cmp	r3, #16
 8009798:	d144      	bne.n	8009824 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800979a:	78fa      	ldrb	r2, [r7, #3]
 800979c:	6879      	ldr	r1, [r7, #4]
 800979e:	4613      	mov	r3, r2
 80097a0:	011b      	lsls	r3, r3, #4
 80097a2:	1a9b      	subs	r3, r3, r2
 80097a4:	009b      	lsls	r3, r3, #2
 80097a6:	440b      	add	r3, r1
 80097a8:	3344      	adds	r3, #68	@ 0x44
 80097aa:	2200      	movs	r2, #0
 80097ac:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80097ae:	78fa      	ldrb	r2, [r7, #3]
 80097b0:	6879      	ldr	r1, [r7, #4]
 80097b2:	4613      	mov	r3, r2
 80097b4:	011b      	lsls	r3, r3, #4
 80097b6:	1a9b      	subs	r3, r3, r2
 80097b8:	009b      	lsls	r3, r3, #2
 80097ba:	440b      	add	r3, r1
 80097bc:	334d      	adds	r3, #77	@ 0x4d
 80097be:	2204      	movs	r2, #4
 80097c0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80097c2:	78fa      	ldrb	r2, [r7, #3]
 80097c4:	6879      	ldr	r1, [r7, #4]
 80097c6:	4613      	mov	r3, r2
 80097c8:	011b      	lsls	r3, r3, #4
 80097ca:	1a9b      	subs	r3, r3, r2
 80097cc:	009b      	lsls	r3, r3, #2
 80097ce:	440b      	add	r3, r1
 80097d0:	3319      	adds	r3, #25
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d114      	bne.n	8009802 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80097d8:	78fa      	ldrb	r2, [r7, #3]
 80097da:	6879      	ldr	r1, [r7, #4]
 80097dc:	4613      	mov	r3, r2
 80097de:	011b      	lsls	r3, r3, #4
 80097e0:	1a9b      	subs	r3, r3, r2
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	440b      	add	r3, r1
 80097e6:	3318      	adds	r3, #24
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d109      	bne.n	8009802 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80097ee:	78fa      	ldrb	r2, [r7, #3]
 80097f0:	6879      	ldr	r1, [r7, #4]
 80097f2:	4613      	mov	r3, r2
 80097f4:	011b      	lsls	r3, r3, #4
 80097f6:	1a9b      	subs	r3, r3, r2
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	440b      	add	r3, r1
 80097fc:	3319      	adds	r3, #25
 80097fe:	2201      	movs	r2, #1
 8009800:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	78fa      	ldrb	r2, [r7, #3]
 8009808:	4611      	mov	r1, r2
 800980a:	4618      	mov	r0, r3
 800980c:	f009 f867 	bl	80128de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009810:	78fb      	ldrb	r3, [r7, #3]
 8009812:	015a      	lsls	r2, r3, #5
 8009814:	693b      	ldr	r3, [r7, #16]
 8009816:	4413      	add	r3, r2
 8009818:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800981c:	461a      	mov	r2, r3
 800981e:	2310      	movs	r3, #16
 8009820:	6093      	str	r3, [r2, #8]
 8009822:	e2a7      	b.n	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	78fa      	ldrb	r2, [r7, #3]
 800982a:	4611      	mov	r1, r2
 800982c:	4618      	mov	r0, r3
 800982e:	f008 fab8 	bl	8011da2 <USB_ReadChInterrupts>
 8009832:	4603      	mov	r3, r0
 8009834:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009838:	2b80      	cmp	r3, #128	@ 0x80
 800983a:	f040 8083 	bne.w	8009944 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	799b      	ldrb	r3, [r3, #6]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d111      	bne.n	800986a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8009846:	78fa      	ldrb	r2, [r7, #3]
 8009848:	6879      	ldr	r1, [r7, #4]
 800984a:	4613      	mov	r3, r2
 800984c:	011b      	lsls	r3, r3, #4
 800984e:	1a9b      	subs	r3, r3, r2
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	440b      	add	r3, r1
 8009854:	334d      	adds	r3, #77	@ 0x4d
 8009856:	2207      	movs	r2, #7
 8009858:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	78fa      	ldrb	r2, [r7, #3]
 8009860:	4611      	mov	r1, r2
 8009862:	4618      	mov	r0, r3
 8009864:	f009 f83b 	bl	80128de <USB_HC_Halt>
 8009868:	e062      	b.n	8009930 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800986a:	78fa      	ldrb	r2, [r7, #3]
 800986c:	6879      	ldr	r1, [r7, #4]
 800986e:	4613      	mov	r3, r2
 8009870:	011b      	lsls	r3, r3, #4
 8009872:	1a9b      	subs	r3, r3, r2
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	440b      	add	r3, r1
 8009878:	3344      	adds	r3, #68	@ 0x44
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	1c59      	adds	r1, r3, #1
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	4613      	mov	r3, r2
 8009882:	011b      	lsls	r3, r3, #4
 8009884:	1a9b      	subs	r3, r3, r2
 8009886:	009b      	lsls	r3, r3, #2
 8009888:	4403      	add	r3, r0
 800988a:	3344      	adds	r3, #68	@ 0x44
 800988c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800988e:	78fa      	ldrb	r2, [r7, #3]
 8009890:	6879      	ldr	r1, [r7, #4]
 8009892:	4613      	mov	r3, r2
 8009894:	011b      	lsls	r3, r3, #4
 8009896:	1a9b      	subs	r3, r3, r2
 8009898:	009b      	lsls	r3, r3, #2
 800989a:	440b      	add	r3, r1
 800989c:	3344      	adds	r3, #68	@ 0x44
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2b02      	cmp	r3, #2
 80098a2:	d922      	bls.n	80098ea <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80098a4:	78fa      	ldrb	r2, [r7, #3]
 80098a6:	6879      	ldr	r1, [r7, #4]
 80098a8:	4613      	mov	r3, r2
 80098aa:	011b      	lsls	r3, r3, #4
 80098ac:	1a9b      	subs	r3, r3, r2
 80098ae:	009b      	lsls	r3, r3, #2
 80098b0:	440b      	add	r3, r1
 80098b2:	3344      	adds	r3, #68	@ 0x44
 80098b4:	2200      	movs	r2, #0
 80098b6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80098b8:	78fa      	ldrb	r2, [r7, #3]
 80098ba:	6879      	ldr	r1, [r7, #4]
 80098bc:	4613      	mov	r3, r2
 80098be:	011b      	lsls	r3, r3, #4
 80098c0:	1a9b      	subs	r3, r3, r2
 80098c2:	009b      	lsls	r3, r3, #2
 80098c4:	440b      	add	r3, r1
 80098c6:	334c      	adds	r3, #76	@ 0x4c
 80098c8:	2204      	movs	r2, #4
 80098ca:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80098cc:	78fa      	ldrb	r2, [r7, #3]
 80098ce:	6879      	ldr	r1, [r7, #4]
 80098d0:	4613      	mov	r3, r2
 80098d2:	011b      	lsls	r3, r3, #4
 80098d4:	1a9b      	subs	r3, r3, r2
 80098d6:	009b      	lsls	r3, r3, #2
 80098d8:	440b      	add	r3, r1
 80098da:	334c      	adds	r3, #76	@ 0x4c
 80098dc:	781a      	ldrb	r2, [r3, #0]
 80098de:	78fb      	ldrb	r3, [r7, #3]
 80098e0:	4619      	mov	r1, r3
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f00e fad2 	bl	8017e8c <HAL_HCD_HC_NotifyURBChange_Callback>
 80098e8:	e022      	b.n	8009930 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80098ea:	78fa      	ldrb	r2, [r7, #3]
 80098ec:	6879      	ldr	r1, [r7, #4]
 80098ee:	4613      	mov	r3, r2
 80098f0:	011b      	lsls	r3, r3, #4
 80098f2:	1a9b      	subs	r3, r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	440b      	add	r3, r1
 80098f8:	334c      	adds	r3, #76	@ 0x4c
 80098fa:	2202      	movs	r2, #2
 80098fc:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80098fe:	78fb      	ldrb	r3, [r7, #3]
 8009900:	015a      	lsls	r2, r3, #5
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	4413      	add	r3, r2
 8009906:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009914:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800991c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800991e:	78fb      	ldrb	r3, [r7, #3]
 8009920:	015a      	lsls	r2, r3, #5
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	4413      	add	r3, r2
 8009926:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800992a:	461a      	mov	r2, r3
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8009930:	78fb      	ldrb	r3, [r7, #3]
 8009932:	015a      	lsls	r2, r3, #5
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	4413      	add	r3, r2
 8009938:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800993c:	461a      	mov	r2, r3
 800993e:	2380      	movs	r3, #128	@ 0x80
 8009940:	6093      	str	r3, [r2, #8]
 8009942:	e217      	b.n	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	78fa      	ldrb	r2, [r7, #3]
 800994a:	4611      	mov	r1, r2
 800994c:	4618      	mov	r0, r3
 800994e:	f008 fa28 	bl	8011da2 <USB_ReadChInterrupts>
 8009952:	4603      	mov	r3, r0
 8009954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009958:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800995c:	d11b      	bne.n	8009996 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800995e:	78fa      	ldrb	r2, [r7, #3]
 8009960:	6879      	ldr	r1, [r7, #4]
 8009962:	4613      	mov	r3, r2
 8009964:	011b      	lsls	r3, r3, #4
 8009966:	1a9b      	subs	r3, r3, r2
 8009968:	009b      	lsls	r3, r3, #2
 800996a:	440b      	add	r3, r1
 800996c:	334d      	adds	r3, #77	@ 0x4d
 800996e:	2209      	movs	r2, #9
 8009970:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	78fa      	ldrb	r2, [r7, #3]
 8009978:	4611      	mov	r1, r2
 800997a:	4618      	mov	r0, r3
 800997c:	f008 ffaf 	bl	80128de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8009980:	78fb      	ldrb	r3, [r7, #3]
 8009982:	015a      	lsls	r2, r3, #5
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	4413      	add	r3, r2
 8009988:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800998c:	461a      	mov	r2, r3
 800998e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009992:	6093      	str	r3, [r2, #8]
 8009994:	e1ee      	b.n	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	78fa      	ldrb	r2, [r7, #3]
 800999c:	4611      	mov	r1, r2
 800999e:	4618      	mov	r0, r3
 80099a0:	f008 f9ff 	bl	8011da2 <USB_ReadChInterrupts>
 80099a4:	4603      	mov	r3, r0
 80099a6:	f003 0302 	and.w	r3, r3, #2
 80099aa:	2b02      	cmp	r3, #2
 80099ac:	f040 81df 	bne.w	8009d6e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80099b0:	78fb      	ldrb	r3, [r7, #3]
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	4413      	add	r3, r2
 80099b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099bc:	461a      	mov	r2, r3
 80099be:	2302      	movs	r3, #2
 80099c0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80099c2:	78fa      	ldrb	r2, [r7, #3]
 80099c4:	6879      	ldr	r1, [r7, #4]
 80099c6:	4613      	mov	r3, r2
 80099c8:	011b      	lsls	r3, r3, #4
 80099ca:	1a9b      	subs	r3, r3, r2
 80099cc:	009b      	lsls	r3, r3, #2
 80099ce:	440b      	add	r3, r1
 80099d0:	334d      	adds	r3, #77	@ 0x4d
 80099d2:	781b      	ldrb	r3, [r3, #0]
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	f040 8093 	bne.w	8009b00 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80099da:	78fa      	ldrb	r2, [r7, #3]
 80099dc:	6879      	ldr	r1, [r7, #4]
 80099de:	4613      	mov	r3, r2
 80099e0:	011b      	lsls	r3, r3, #4
 80099e2:	1a9b      	subs	r3, r3, r2
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	440b      	add	r3, r1
 80099e8:	334d      	adds	r3, #77	@ 0x4d
 80099ea:	2202      	movs	r2, #2
 80099ec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80099ee:	78fa      	ldrb	r2, [r7, #3]
 80099f0:	6879      	ldr	r1, [r7, #4]
 80099f2:	4613      	mov	r3, r2
 80099f4:	011b      	lsls	r3, r3, #4
 80099f6:	1a9b      	subs	r3, r3, r2
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	440b      	add	r3, r1
 80099fc:	334c      	adds	r3, #76	@ 0x4c
 80099fe:	2201      	movs	r2, #1
 8009a00:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009a02:	78fa      	ldrb	r2, [r7, #3]
 8009a04:	6879      	ldr	r1, [r7, #4]
 8009a06:	4613      	mov	r3, r2
 8009a08:	011b      	lsls	r3, r3, #4
 8009a0a:	1a9b      	subs	r3, r3, r2
 8009a0c:	009b      	lsls	r3, r3, #2
 8009a0e:	440b      	add	r3, r1
 8009a10:	3326      	adds	r3, #38	@ 0x26
 8009a12:	781b      	ldrb	r3, [r3, #0]
 8009a14:	2b02      	cmp	r3, #2
 8009a16:	d00b      	beq.n	8009a30 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8009a18:	78fa      	ldrb	r2, [r7, #3]
 8009a1a:	6879      	ldr	r1, [r7, #4]
 8009a1c:	4613      	mov	r3, r2
 8009a1e:	011b      	lsls	r3, r3, #4
 8009a20:	1a9b      	subs	r3, r3, r2
 8009a22:	009b      	lsls	r3, r3, #2
 8009a24:	440b      	add	r3, r1
 8009a26:	3326      	adds	r3, #38	@ 0x26
 8009a28:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009a2a:	2b03      	cmp	r3, #3
 8009a2c:	f040 8190 	bne.w	8009d50 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	799b      	ldrb	r3, [r3, #6]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d115      	bne.n	8009a64 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8009a38:	78fa      	ldrb	r2, [r7, #3]
 8009a3a:	6879      	ldr	r1, [r7, #4]
 8009a3c:	4613      	mov	r3, r2
 8009a3e:	011b      	lsls	r3, r3, #4
 8009a40:	1a9b      	subs	r3, r3, r2
 8009a42:	009b      	lsls	r3, r3, #2
 8009a44:	440b      	add	r3, r1
 8009a46:	333d      	adds	r3, #61	@ 0x3d
 8009a48:	781b      	ldrb	r3, [r3, #0]
 8009a4a:	78fa      	ldrb	r2, [r7, #3]
 8009a4c:	f083 0301 	eor.w	r3, r3, #1
 8009a50:	b2d8      	uxtb	r0, r3
 8009a52:	6879      	ldr	r1, [r7, #4]
 8009a54:	4613      	mov	r3, r2
 8009a56:	011b      	lsls	r3, r3, #4
 8009a58:	1a9b      	subs	r3, r3, r2
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	440b      	add	r3, r1
 8009a5e:	333d      	adds	r3, #61	@ 0x3d
 8009a60:	4602      	mov	r2, r0
 8009a62:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	799b      	ldrb	r3, [r3, #6]
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	f040 8171 	bne.w	8009d50 <HCD_HC_OUT_IRQHandler+0x954>
 8009a6e:	78fa      	ldrb	r2, [r7, #3]
 8009a70:	6879      	ldr	r1, [r7, #4]
 8009a72:	4613      	mov	r3, r2
 8009a74:	011b      	lsls	r3, r3, #4
 8009a76:	1a9b      	subs	r3, r3, r2
 8009a78:	009b      	lsls	r3, r3, #2
 8009a7a:	440b      	add	r3, r1
 8009a7c:	3334      	adds	r3, #52	@ 0x34
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	f000 8165 	beq.w	8009d50 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8009a86:	78fa      	ldrb	r2, [r7, #3]
 8009a88:	6879      	ldr	r1, [r7, #4]
 8009a8a:	4613      	mov	r3, r2
 8009a8c:	011b      	lsls	r3, r3, #4
 8009a8e:	1a9b      	subs	r3, r3, r2
 8009a90:	009b      	lsls	r3, r3, #2
 8009a92:	440b      	add	r3, r1
 8009a94:	3334      	adds	r3, #52	@ 0x34
 8009a96:	6819      	ldr	r1, [r3, #0]
 8009a98:	78fa      	ldrb	r2, [r7, #3]
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	011b      	lsls	r3, r3, #4
 8009aa0:	1a9b      	subs	r3, r3, r2
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	4403      	add	r3, r0
 8009aa6:	3328      	adds	r3, #40	@ 0x28
 8009aa8:	881b      	ldrh	r3, [r3, #0]
 8009aaa:	440b      	add	r3, r1
 8009aac:	1e59      	subs	r1, r3, #1
 8009aae:	78fa      	ldrb	r2, [r7, #3]
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	4613      	mov	r3, r2
 8009ab4:	011b      	lsls	r3, r3, #4
 8009ab6:	1a9b      	subs	r3, r3, r2
 8009ab8:	009b      	lsls	r3, r3, #2
 8009aba:	4403      	add	r3, r0
 8009abc:	3328      	adds	r3, #40	@ 0x28
 8009abe:	881b      	ldrh	r3, [r3, #0]
 8009ac0:	fbb1 f3f3 	udiv	r3, r1, r3
 8009ac4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	f003 0301 	and.w	r3, r3, #1
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	f000 813f 	beq.w	8009d50 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8009ad2:	78fa      	ldrb	r2, [r7, #3]
 8009ad4:	6879      	ldr	r1, [r7, #4]
 8009ad6:	4613      	mov	r3, r2
 8009ad8:	011b      	lsls	r3, r3, #4
 8009ada:	1a9b      	subs	r3, r3, r2
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	440b      	add	r3, r1
 8009ae0:	333d      	adds	r3, #61	@ 0x3d
 8009ae2:	781b      	ldrb	r3, [r3, #0]
 8009ae4:	78fa      	ldrb	r2, [r7, #3]
 8009ae6:	f083 0301 	eor.w	r3, r3, #1
 8009aea:	b2d8      	uxtb	r0, r3
 8009aec:	6879      	ldr	r1, [r7, #4]
 8009aee:	4613      	mov	r3, r2
 8009af0:	011b      	lsls	r3, r3, #4
 8009af2:	1a9b      	subs	r3, r3, r2
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	440b      	add	r3, r1
 8009af8:	333d      	adds	r3, #61	@ 0x3d
 8009afa:	4602      	mov	r2, r0
 8009afc:	701a      	strb	r2, [r3, #0]
 8009afe:	e127      	b.n	8009d50 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009b00:	78fa      	ldrb	r2, [r7, #3]
 8009b02:	6879      	ldr	r1, [r7, #4]
 8009b04:	4613      	mov	r3, r2
 8009b06:	011b      	lsls	r3, r3, #4
 8009b08:	1a9b      	subs	r3, r3, r2
 8009b0a:	009b      	lsls	r3, r3, #2
 8009b0c:	440b      	add	r3, r1
 8009b0e:	334d      	adds	r3, #77	@ 0x4d
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	2b03      	cmp	r3, #3
 8009b14:	d120      	bne.n	8009b58 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009b16:	78fa      	ldrb	r2, [r7, #3]
 8009b18:	6879      	ldr	r1, [r7, #4]
 8009b1a:	4613      	mov	r3, r2
 8009b1c:	011b      	lsls	r3, r3, #4
 8009b1e:	1a9b      	subs	r3, r3, r2
 8009b20:	009b      	lsls	r3, r3, #2
 8009b22:	440b      	add	r3, r1
 8009b24:	334d      	adds	r3, #77	@ 0x4d
 8009b26:	2202      	movs	r2, #2
 8009b28:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009b2a:	78fa      	ldrb	r2, [r7, #3]
 8009b2c:	6879      	ldr	r1, [r7, #4]
 8009b2e:	4613      	mov	r3, r2
 8009b30:	011b      	lsls	r3, r3, #4
 8009b32:	1a9b      	subs	r3, r3, r2
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	440b      	add	r3, r1
 8009b38:	331b      	adds	r3, #27
 8009b3a:	781b      	ldrb	r3, [r3, #0]
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	f040 8107 	bne.w	8009d50 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009b42:	78fa      	ldrb	r2, [r7, #3]
 8009b44:	6879      	ldr	r1, [r7, #4]
 8009b46:	4613      	mov	r3, r2
 8009b48:	011b      	lsls	r3, r3, #4
 8009b4a:	1a9b      	subs	r3, r3, r2
 8009b4c:	009b      	lsls	r3, r3, #2
 8009b4e:	440b      	add	r3, r1
 8009b50:	334c      	adds	r3, #76	@ 0x4c
 8009b52:	2202      	movs	r2, #2
 8009b54:	701a      	strb	r2, [r3, #0]
 8009b56:	e0fb      	b.n	8009d50 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009b58:	78fa      	ldrb	r2, [r7, #3]
 8009b5a:	6879      	ldr	r1, [r7, #4]
 8009b5c:	4613      	mov	r3, r2
 8009b5e:	011b      	lsls	r3, r3, #4
 8009b60:	1a9b      	subs	r3, r3, r2
 8009b62:	009b      	lsls	r3, r3, #2
 8009b64:	440b      	add	r3, r1
 8009b66:	334d      	adds	r3, #77	@ 0x4d
 8009b68:	781b      	ldrb	r3, [r3, #0]
 8009b6a:	2b04      	cmp	r3, #4
 8009b6c:	d13a      	bne.n	8009be4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009b6e:	78fa      	ldrb	r2, [r7, #3]
 8009b70:	6879      	ldr	r1, [r7, #4]
 8009b72:	4613      	mov	r3, r2
 8009b74:	011b      	lsls	r3, r3, #4
 8009b76:	1a9b      	subs	r3, r3, r2
 8009b78:	009b      	lsls	r3, r3, #2
 8009b7a:	440b      	add	r3, r1
 8009b7c:	334d      	adds	r3, #77	@ 0x4d
 8009b7e:	2202      	movs	r2, #2
 8009b80:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009b82:	78fa      	ldrb	r2, [r7, #3]
 8009b84:	6879      	ldr	r1, [r7, #4]
 8009b86:	4613      	mov	r3, r2
 8009b88:	011b      	lsls	r3, r3, #4
 8009b8a:	1a9b      	subs	r3, r3, r2
 8009b8c:	009b      	lsls	r3, r3, #2
 8009b8e:	440b      	add	r3, r1
 8009b90:	334c      	adds	r3, #76	@ 0x4c
 8009b92:	2202      	movs	r2, #2
 8009b94:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009b96:	78fa      	ldrb	r2, [r7, #3]
 8009b98:	6879      	ldr	r1, [r7, #4]
 8009b9a:	4613      	mov	r3, r2
 8009b9c:	011b      	lsls	r3, r3, #4
 8009b9e:	1a9b      	subs	r3, r3, r2
 8009ba0:	009b      	lsls	r3, r3, #2
 8009ba2:	440b      	add	r3, r1
 8009ba4:	331b      	adds	r3, #27
 8009ba6:	781b      	ldrb	r3, [r3, #0]
 8009ba8:	2b01      	cmp	r3, #1
 8009baa:	f040 80d1 	bne.w	8009d50 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8009bae:	78fa      	ldrb	r2, [r7, #3]
 8009bb0:	6879      	ldr	r1, [r7, #4]
 8009bb2:	4613      	mov	r3, r2
 8009bb4:	011b      	lsls	r3, r3, #4
 8009bb6:	1a9b      	subs	r3, r3, r2
 8009bb8:	009b      	lsls	r3, r3, #2
 8009bba:	440b      	add	r3, r1
 8009bbc:	331b      	adds	r3, #27
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009bc2:	78fb      	ldrb	r3, [r7, #3]
 8009bc4:	015a      	lsls	r2, r3, #5
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	4413      	add	r3, r2
 8009bca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	78fa      	ldrb	r2, [r7, #3]
 8009bd2:	0151      	lsls	r1, r2, #5
 8009bd4:	693a      	ldr	r2, [r7, #16]
 8009bd6:	440a      	add	r2, r1
 8009bd8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009bdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009be0:	6053      	str	r3, [r2, #4]
 8009be2:	e0b5      	b.n	8009d50 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009be4:	78fa      	ldrb	r2, [r7, #3]
 8009be6:	6879      	ldr	r1, [r7, #4]
 8009be8:	4613      	mov	r3, r2
 8009bea:	011b      	lsls	r3, r3, #4
 8009bec:	1a9b      	subs	r3, r3, r2
 8009bee:	009b      	lsls	r3, r3, #2
 8009bf0:	440b      	add	r3, r1
 8009bf2:	334d      	adds	r3, #77	@ 0x4d
 8009bf4:	781b      	ldrb	r3, [r3, #0]
 8009bf6:	2b05      	cmp	r3, #5
 8009bf8:	d114      	bne.n	8009c24 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009bfa:	78fa      	ldrb	r2, [r7, #3]
 8009bfc:	6879      	ldr	r1, [r7, #4]
 8009bfe:	4613      	mov	r3, r2
 8009c00:	011b      	lsls	r3, r3, #4
 8009c02:	1a9b      	subs	r3, r3, r2
 8009c04:	009b      	lsls	r3, r3, #2
 8009c06:	440b      	add	r3, r1
 8009c08:	334d      	adds	r3, #77	@ 0x4d
 8009c0a:	2202      	movs	r2, #2
 8009c0c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009c0e:	78fa      	ldrb	r2, [r7, #3]
 8009c10:	6879      	ldr	r1, [r7, #4]
 8009c12:	4613      	mov	r3, r2
 8009c14:	011b      	lsls	r3, r3, #4
 8009c16:	1a9b      	subs	r3, r3, r2
 8009c18:	009b      	lsls	r3, r3, #2
 8009c1a:	440b      	add	r3, r1
 8009c1c:	334c      	adds	r3, #76	@ 0x4c
 8009c1e:	2202      	movs	r2, #2
 8009c20:	701a      	strb	r2, [r3, #0]
 8009c22:	e095      	b.n	8009d50 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009c24:	78fa      	ldrb	r2, [r7, #3]
 8009c26:	6879      	ldr	r1, [r7, #4]
 8009c28:	4613      	mov	r3, r2
 8009c2a:	011b      	lsls	r3, r3, #4
 8009c2c:	1a9b      	subs	r3, r3, r2
 8009c2e:	009b      	lsls	r3, r3, #2
 8009c30:	440b      	add	r3, r1
 8009c32:	334d      	adds	r3, #77	@ 0x4d
 8009c34:	781b      	ldrb	r3, [r3, #0]
 8009c36:	2b06      	cmp	r3, #6
 8009c38:	d114      	bne.n	8009c64 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009c3a:	78fa      	ldrb	r2, [r7, #3]
 8009c3c:	6879      	ldr	r1, [r7, #4]
 8009c3e:	4613      	mov	r3, r2
 8009c40:	011b      	lsls	r3, r3, #4
 8009c42:	1a9b      	subs	r3, r3, r2
 8009c44:	009b      	lsls	r3, r3, #2
 8009c46:	440b      	add	r3, r1
 8009c48:	334d      	adds	r3, #77	@ 0x4d
 8009c4a:	2202      	movs	r2, #2
 8009c4c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8009c4e:	78fa      	ldrb	r2, [r7, #3]
 8009c50:	6879      	ldr	r1, [r7, #4]
 8009c52:	4613      	mov	r3, r2
 8009c54:	011b      	lsls	r3, r3, #4
 8009c56:	1a9b      	subs	r3, r3, r2
 8009c58:	009b      	lsls	r3, r3, #2
 8009c5a:	440b      	add	r3, r1
 8009c5c:	334c      	adds	r3, #76	@ 0x4c
 8009c5e:	2205      	movs	r2, #5
 8009c60:	701a      	strb	r2, [r3, #0]
 8009c62:	e075      	b.n	8009d50 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009c64:	78fa      	ldrb	r2, [r7, #3]
 8009c66:	6879      	ldr	r1, [r7, #4]
 8009c68:	4613      	mov	r3, r2
 8009c6a:	011b      	lsls	r3, r3, #4
 8009c6c:	1a9b      	subs	r3, r3, r2
 8009c6e:	009b      	lsls	r3, r3, #2
 8009c70:	440b      	add	r3, r1
 8009c72:	334d      	adds	r3, #77	@ 0x4d
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	2b07      	cmp	r3, #7
 8009c78:	d00a      	beq.n	8009c90 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009c7a:	78fa      	ldrb	r2, [r7, #3]
 8009c7c:	6879      	ldr	r1, [r7, #4]
 8009c7e:	4613      	mov	r3, r2
 8009c80:	011b      	lsls	r3, r3, #4
 8009c82:	1a9b      	subs	r3, r3, r2
 8009c84:	009b      	lsls	r3, r3, #2
 8009c86:	440b      	add	r3, r1
 8009c88:	334d      	adds	r3, #77	@ 0x4d
 8009c8a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009c8c:	2b09      	cmp	r3, #9
 8009c8e:	d170      	bne.n	8009d72 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009c90:	78fa      	ldrb	r2, [r7, #3]
 8009c92:	6879      	ldr	r1, [r7, #4]
 8009c94:	4613      	mov	r3, r2
 8009c96:	011b      	lsls	r3, r3, #4
 8009c98:	1a9b      	subs	r3, r3, r2
 8009c9a:	009b      	lsls	r3, r3, #2
 8009c9c:	440b      	add	r3, r1
 8009c9e:	334d      	adds	r3, #77	@ 0x4d
 8009ca0:	2202      	movs	r2, #2
 8009ca2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009ca4:	78fa      	ldrb	r2, [r7, #3]
 8009ca6:	6879      	ldr	r1, [r7, #4]
 8009ca8:	4613      	mov	r3, r2
 8009caa:	011b      	lsls	r3, r3, #4
 8009cac:	1a9b      	subs	r3, r3, r2
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	440b      	add	r3, r1
 8009cb2:	3344      	adds	r3, #68	@ 0x44
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	1c59      	adds	r1, r3, #1
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	4613      	mov	r3, r2
 8009cbc:	011b      	lsls	r3, r3, #4
 8009cbe:	1a9b      	subs	r3, r3, r2
 8009cc0:	009b      	lsls	r3, r3, #2
 8009cc2:	4403      	add	r3, r0
 8009cc4:	3344      	adds	r3, #68	@ 0x44
 8009cc6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009cc8:	78fa      	ldrb	r2, [r7, #3]
 8009cca:	6879      	ldr	r1, [r7, #4]
 8009ccc:	4613      	mov	r3, r2
 8009cce:	011b      	lsls	r3, r3, #4
 8009cd0:	1a9b      	subs	r3, r3, r2
 8009cd2:	009b      	lsls	r3, r3, #2
 8009cd4:	440b      	add	r3, r1
 8009cd6:	3344      	adds	r3, #68	@ 0x44
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	2b02      	cmp	r3, #2
 8009cdc:	d914      	bls.n	8009d08 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009cde:	78fa      	ldrb	r2, [r7, #3]
 8009ce0:	6879      	ldr	r1, [r7, #4]
 8009ce2:	4613      	mov	r3, r2
 8009ce4:	011b      	lsls	r3, r3, #4
 8009ce6:	1a9b      	subs	r3, r3, r2
 8009ce8:	009b      	lsls	r3, r3, #2
 8009cea:	440b      	add	r3, r1
 8009cec:	3344      	adds	r3, #68	@ 0x44
 8009cee:	2200      	movs	r2, #0
 8009cf0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009cf2:	78fa      	ldrb	r2, [r7, #3]
 8009cf4:	6879      	ldr	r1, [r7, #4]
 8009cf6:	4613      	mov	r3, r2
 8009cf8:	011b      	lsls	r3, r3, #4
 8009cfa:	1a9b      	subs	r3, r3, r2
 8009cfc:	009b      	lsls	r3, r3, #2
 8009cfe:	440b      	add	r3, r1
 8009d00:	334c      	adds	r3, #76	@ 0x4c
 8009d02:	2204      	movs	r2, #4
 8009d04:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009d06:	e022      	b.n	8009d4e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009d08:	78fa      	ldrb	r2, [r7, #3]
 8009d0a:	6879      	ldr	r1, [r7, #4]
 8009d0c:	4613      	mov	r3, r2
 8009d0e:	011b      	lsls	r3, r3, #4
 8009d10:	1a9b      	subs	r3, r3, r2
 8009d12:	009b      	lsls	r3, r3, #2
 8009d14:	440b      	add	r3, r1
 8009d16:	334c      	adds	r3, #76	@ 0x4c
 8009d18:	2202      	movs	r2, #2
 8009d1a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009d1c:	78fb      	ldrb	r3, [r7, #3]
 8009d1e:	015a      	lsls	r2, r3, #5
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	4413      	add	r3, r2
 8009d24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009d32:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009d3a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009d3c:	78fb      	ldrb	r3, [r7, #3]
 8009d3e:	015a      	lsls	r2, r3, #5
 8009d40:	693b      	ldr	r3, [r7, #16]
 8009d42:	4413      	add	r3, r2
 8009d44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d48:	461a      	mov	r2, r3
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009d4e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009d50:	78fa      	ldrb	r2, [r7, #3]
 8009d52:	6879      	ldr	r1, [r7, #4]
 8009d54:	4613      	mov	r3, r2
 8009d56:	011b      	lsls	r3, r3, #4
 8009d58:	1a9b      	subs	r3, r3, r2
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	440b      	add	r3, r1
 8009d5e:	334c      	adds	r3, #76	@ 0x4c
 8009d60:	781a      	ldrb	r2, [r3, #0]
 8009d62:	78fb      	ldrb	r3, [r7, #3]
 8009d64:	4619      	mov	r1, r3
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f00e f890 	bl	8017e8c <HAL_HCD_HC_NotifyURBChange_Callback>
 8009d6c:	e002      	b.n	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8009d6e:	bf00      	nop
 8009d70:	e000      	b.n	8009d74 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8009d72:	bf00      	nop
  }
}
 8009d74:	3718      	adds	r7, #24
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}

08009d7a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009d7a:	b580      	push	{r7, lr}
 8009d7c:	b08a      	sub	sp, #40	@ 0x28
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d8a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	6a1b      	ldr	r3, [r3, #32]
 8009d92:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8009d94:	69fb      	ldr	r3, [r7, #28]
 8009d96:	f003 030f 	and.w	r3, r3, #15
 8009d9a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8009d9c:	69fb      	ldr	r3, [r7, #28]
 8009d9e:	0c5b      	lsrs	r3, r3, #17
 8009da0:	f003 030f 	and.w	r3, r3, #15
 8009da4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009da6:	69fb      	ldr	r3, [r7, #28]
 8009da8:	091b      	lsrs	r3, r3, #4
 8009daa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009dae:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8009db0:	697b      	ldr	r3, [r7, #20]
 8009db2:	2b02      	cmp	r3, #2
 8009db4:	d004      	beq.n	8009dc0 <HCD_RXQLVL_IRQHandler+0x46>
 8009db6:	697b      	ldr	r3, [r7, #20]
 8009db8:	2b05      	cmp	r3, #5
 8009dba:	f000 80b6 	beq.w	8009f2a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8009dbe:	e0b7      	b.n	8009f30 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	f000 80b3 	beq.w	8009f2e <HCD_RXQLVL_IRQHandler+0x1b4>
 8009dc8:	6879      	ldr	r1, [r7, #4]
 8009dca:	69ba      	ldr	r2, [r7, #24]
 8009dcc:	4613      	mov	r3, r2
 8009dce:	011b      	lsls	r3, r3, #4
 8009dd0:	1a9b      	subs	r3, r3, r2
 8009dd2:	009b      	lsls	r3, r3, #2
 8009dd4:	440b      	add	r3, r1
 8009dd6:	332c      	adds	r3, #44	@ 0x2c
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	f000 80a7 	beq.w	8009f2e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8009de0:	6879      	ldr	r1, [r7, #4]
 8009de2:	69ba      	ldr	r2, [r7, #24]
 8009de4:	4613      	mov	r3, r2
 8009de6:	011b      	lsls	r3, r3, #4
 8009de8:	1a9b      	subs	r3, r3, r2
 8009dea:	009b      	lsls	r3, r3, #2
 8009dec:	440b      	add	r3, r1
 8009dee:	3338      	adds	r3, #56	@ 0x38
 8009df0:	681a      	ldr	r2, [r3, #0]
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	18d1      	adds	r1, r2, r3
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	69ba      	ldr	r2, [r7, #24]
 8009dfa:	4613      	mov	r3, r2
 8009dfc:	011b      	lsls	r3, r3, #4
 8009dfe:	1a9b      	subs	r3, r3, r2
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	4403      	add	r3, r0
 8009e04:	3334      	adds	r3, #52	@ 0x34
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	4299      	cmp	r1, r3
 8009e0a:	f200 8083 	bhi.w	8009f14 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6818      	ldr	r0, [r3, #0]
 8009e12:	6879      	ldr	r1, [r7, #4]
 8009e14:	69ba      	ldr	r2, [r7, #24]
 8009e16:	4613      	mov	r3, r2
 8009e18:	011b      	lsls	r3, r3, #4
 8009e1a:	1a9b      	subs	r3, r3, r2
 8009e1c:	009b      	lsls	r3, r3, #2
 8009e1e:	440b      	add	r3, r1
 8009e20:	332c      	adds	r3, #44	@ 0x2c
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	693a      	ldr	r2, [r7, #16]
 8009e26:	b292      	uxth	r2, r2
 8009e28:	4619      	mov	r1, r3
 8009e2a:	f007 ff4f 	bl	8011ccc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8009e2e:	6879      	ldr	r1, [r7, #4]
 8009e30:	69ba      	ldr	r2, [r7, #24]
 8009e32:	4613      	mov	r3, r2
 8009e34:	011b      	lsls	r3, r3, #4
 8009e36:	1a9b      	subs	r3, r3, r2
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	440b      	add	r3, r1
 8009e3c:	332c      	adds	r3, #44	@ 0x2c
 8009e3e:	681a      	ldr	r2, [r3, #0]
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	18d1      	adds	r1, r2, r3
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	69ba      	ldr	r2, [r7, #24]
 8009e48:	4613      	mov	r3, r2
 8009e4a:	011b      	lsls	r3, r3, #4
 8009e4c:	1a9b      	subs	r3, r3, r2
 8009e4e:	009b      	lsls	r3, r3, #2
 8009e50:	4403      	add	r3, r0
 8009e52:	332c      	adds	r3, #44	@ 0x2c
 8009e54:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009e56:	6879      	ldr	r1, [r7, #4]
 8009e58:	69ba      	ldr	r2, [r7, #24]
 8009e5a:	4613      	mov	r3, r2
 8009e5c:	011b      	lsls	r3, r3, #4
 8009e5e:	1a9b      	subs	r3, r3, r2
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	440b      	add	r3, r1
 8009e64:	3338      	adds	r3, #56	@ 0x38
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	693b      	ldr	r3, [r7, #16]
 8009e6a:	18d1      	adds	r1, r2, r3
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	69ba      	ldr	r2, [r7, #24]
 8009e70:	4613      	mov	r3, r2
 8009e72:	011b      	lsls	r3, r3, #4
 8009e74:	1a9b      	subs	r3, r3, r2
 8009e76:	009b      	lsls	r3, r3, #2
 8009e78:	4403      	add	r3, r0
 8009e7a:	3338      	adds	r3, #56	@ 0x38
 8009e7c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8009e7e:	69bb      	ldr	r3, [r7, #24]
 8009e80:	015a      	lsls	r2, r3, #5
 8009e82:	6a3b      	ldr	r3, [r7, #32]
 8009e84:	4413      	add	r3, r2
 8009e86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e8a:	691b      	ldr	r3, [r3, #16]
 8009e8c:	0cdb      	lsrs	r3, r3, #19
 8009e8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e92:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009e94:	6879      	ldr	r1, [r7, #4]
 8009e96:	69ba      	ldr	r2, [r7, #24]
 8009e98:	4613      	mov	r3, r2
 8009e9a:	011b      	lsls	r3, r3, #4
 8009e9c:	1a9b      	subs	r3, r3, r2
 8009e9e:	009b      	lsls	r3, r3, #2
 8009ea0:	440b      	add	r3, r1
 8009ea2:	3328      	adds	r3, #40	@ 0x28
 8009ea4:	881b      	ldrh	r3, [r3, #0]
 8009ea6:	461a      	mov	r2, r3
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d13f      	bne.n	8009f2e <HCD_RXQLVL_IRQHandler+0x1b4>
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d03c      	beq.n	8009f2e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8009eb4:	69bb      	ldr	r3, [r7, #24]
 8009eb6:	015a      	lsls	r2, r3, #5
 8009eb8:	6a3b      	ldr	r3, [r7, #32]
 8009eba:	4413      	add	r3, r2
 8009ebc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009eca:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009ed2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	015a      	lsls	r2, r3, #5
 8009ed8:	6a3b      	ldr	r3, [r7, #32]
 8009eda:	4413      	add	r3, r2
 8009edc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8009ee6:	6879      	ldr	r1, [r7, #4]
 8009ee8:	69ba      	ldr	r2, [r7, #24]
 8009eea:	4613      	mov	r3, r2
 8009eec:	011b      	lsls	r3, r3, #4
 8009eee:	1a9b      	subs	r3, r3, r2
 8009ef0:	009b      	lsls	r3, r3, #2
 8009ef2:	440b      	add	r3, r1
 8009ef4:	333c      	adds	r3, #60	@ 0x3c
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	f083 0301 	eor.w	r3, r3, #1
 8009efc:	b2d8      	uxtb	r0, r3
 8009efe:	6879      	ldr	r1, [r7, #4]
 8009f00:	69ba      	ldr	r2, [r7, #24]
 8009f02:	4613      	mov	r3, r2
 8009f04:	011b      	lsls	r3, r3, #4
 8009f06:	1a9b      	subs	r3, r3, r2
 8009f08:	009b      	lsls	r3, r3, #2
 8009f0a:	440b      	add	r3, r1
 8009f0c:	333c      	adds	r3, #60	@ 0x3c
 8009f0e:	4602      	mov	r2, r0
 8009f10:	701a      	strb	r2, [r3, #0]
      break;
 8009f12:	e00c      	b.n	8009f2e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009f14:	6879      	ldr	r1, [r7, #4]
 8009f16:	69ba      	ldr	r2, [r7, #24]
 8009f18:	4613      	mov	r3, r2
 8009f1a:	011b      	lsls	r3, r3, #4
 8009f1c:	1a9b      	subs	r3, r3, r2
 8009f1e:	009b      	lsls	r3, r3, #2
 8009f20:	440b      	add	r3, r1
 8009f22:	334c      	adds	r3, #76	@ 0x4c
 8009f24:	2204      	movs	r2, #4
 8009f26:	701a      	strb	r2, [r3, #0]
      break;
 8009f28:	e001      	b.n	8009f2e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009f2a:	bf00      	nop
 8009f2c:	e000      	b.n	8009f30 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009f2e:	bf00      	nop
  }
}
 8009f30:	bf00      	nop
 8009f32:	3728      	adds	r7, #40	@ 0x28
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b086      	sub	sp, #24
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009f64:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	f003 0302 	and.w	r3, r3, #2
 8009f6c:	2b02      	cmp	r3, #2
 8009f6e:	d10b      	bne.n	8009f88 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f003 0301 	and.w	r3, r3, #1
 8009f76:	2b01      	cmp	r3, #1
 8009f78:	d102      	bne.n	8009f80 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f00d ff6a 	bl	8017e54 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	f043 0302 	orr.w	r3, r3, #2
 8009f86:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f003 0308 	and.w	r3, r3, #8
 8009f8e:	2b08      	cmp	r3, #8
 8009f90:	d132      	bne.n	8009ff8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	f043 0308 	orr.w	r3, r3, #8
 8009f98:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	f003 0304 	and.w	r3, r3, #4
 8009fa0:	2b04      	cmp	r3, #4
 8009fa2:	d126      	bne.n	8009ff2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	7a5b      	ldrb	r3, [r3, #9]
 8009fa8:	2b02      	cmp	r3, #2
 8009faa:	d113      	bne.n	8009fd4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8009fb2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009fb6:	d106      	bne.n	8009fc6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	2102      	movs	r1, #2
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f008 f80e 	bl	8011fe0 <USB_InitFSLSPClkSel>
 8009fc4:	e011      	b.n	8009fea <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	2101      	movs	r1, #1
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f008 f807 	bl	8011fe0 <USB_InitFSLSPClkSel>
 8009fd2:	e00a      	b.n	8009fea <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	79db      	ldrb	r3, [r3, #7]
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d106      	bne.n	8009fea <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009fe2:	461a      	mov	r2, r3
 8009fe4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8009fe8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f00d ff60 	bl	8017eb0 <HAL_HCD_PortEnabled_Callback>
 8009ff0:	e002      	b.n	8009ff8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f00d ff6a 	bl	8017ecc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f003 0320 	and.w	r3, r3, #32
 8009ffe:	2b20      	cmp	r3, #32
 800a000:	d103      	bne.n	800a00a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	f043 0320 	orr.w	r3, r3, #32
 800a008:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a010:	461a      	mov	r2, r3
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	6013      	str	r3, [r2, #0]
}
 800a016:	bf00      	nop
 800a018:	3718      	adds	r7, #24
 800a01a:	46bd      	mov	sp, r7
 800a01c:	bd80      	pop	{r7, pc}
	...

0800a020 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d101      	bne.n	800a032 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a02e:	2301      	movs	r3, #1
 800a030:	e08b      	b.n	800a14a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a038:	b2db      	uxtb	r3, r3
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d106      	bne.n	800a04c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2200      	movs	r2, #0
 800a042:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f7f8 f9b8 	bl	80023bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2224      	movs	r2, #36	@ 0x24
 800a050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f022 0201 	bic.w	r2, r2, #1
 800a062:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	685a      	ldr	r2, [r3, #4]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a070:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	689a      	ldr	r2, [r3, #8]
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a080:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	68db      	ldr	r3, [r3, #12]
 800a086:	2b01      	cmp	r3, #1
 800a088:	d107      	bne.n	800a09a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	689a      	ldr	r2, [r3, #8]
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a096:	609a      	str	r2, [r3, #8]
 800a098:	e006      	b.n	800a0a8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	689a      	ldr	r2, [r3, #8]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a0a6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	68db      	ldr	r3, [r3, #12]
 800a0ac:	2b02      	cmp	r3, #2
 800a0ae:	d108      	bne.n	800a0c2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	685a      	ldr	r2, [r3, #4]
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a0be:	605a      	str	r2, [r3, #4]
 800a0c0:	e007      	b.n	800a0d2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	685a      	ldr	r2, [r3, #4]
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a0d0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	6859      	ldr	r1, [r3, #4]
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681a      	ldr	r2, [r3, #0]
 800a0dc:	4b1d      	ldr	r3, [pc, #116]	@ (800a154 <HAL_I2C_Init+0x134>)
 800a0de:	430b      	orrs	r3, r1
 800a0e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	68da      	ldr	r2, [r3, #12]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a0f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	691a      	ldr	r2, [r3, #16]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	695b      	ldr	r3, [r3, #20]
 800a0fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	699b      	ldr	r3, [r3, #24]
 800a102:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	430a      	orrs	r2, r1
 800a10a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	69d9      	ldr	r1, [r3, #28]
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6a1a      	ldr	r2, [r3, #32]
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	430a      	orrs	r2, r1
 800a11a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	681a      	ldr	r2, [r3, #0]
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f042 0201 	orr.w	r2, r2, #1
 800a12a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2200      	movs	r2, #0
 800a130:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2220      	movs	r2, #32
 800a136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2200      	movs	r2, #0
 800a13e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2200      	movs	r2, #0
 800a144:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a148:	2300      	movs	r3, #0
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3708      	adds	r7, #8
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
 800a152:	bf00      	nop
 800a154:	02008000 	.word	0x02008000

0800a158 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b082      	sub	sp, #8
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d101      	bne.n	800a16a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800a166:	2301      	movs	r3, #1
 800a168:	e021      	b.n	800a1ae <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2224      	movs	r2, #36	@ 0x24
 800a16e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	681a      	ldr	r2, [r3, #0]
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	f022 0201 	bic.w	r2, r2, #1
 800a180:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f7f8 f9c2 	bl	800250c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2200      	movs	r2, #0
 800a18c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2200      	movs	r2, #0
 800a192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	2200      	movs	r2, #0
 800a19a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a1ac:	2300      	movs	r3, #0
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3708      	adds	r7, #8
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
	...

0800a1b8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b088      	sub	sp, #32
 800a1bc:	af02      	add	r7, sp, #8
 800a1be:	60f8      	str	r0, [r7, #12]
 800a1c0:	4608      	mov	r0, r1
 800a1c2:	4611      	mov	r1, r2
 800a1c4:	461a      	mov	r2, r3
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	817b      	strh	r3, [r7, #10]
 800a1ca:	460b      	mov	r3, r1
 800a1cc:	813b      	strh	r3, [r7, #8]
 800a1ce:	4613      	mov	r3, r2
 800a1d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a1d8:	b2db      	uxtb	r3, r3
 800a1da:	2b20      	cmp	r3, #32
 800a1dc:	f040 80f9 	bne.w	800a3d2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a1e0:	6a3b      	ldr	r3, [r7, #32]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d002      	beq.n	800a1ec <HAL_I2C_Mem_Write+0x34>
 800a1e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d105      	bne.n	800a1f8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a1f2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	e0ed      	b.n	800a3d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a1fe:	2b01      	cmp	r3, #1
 800a200:	d101      	bne.n	800a206 <HAL_I2C_Mem_Write+0x4e>
 800a202:	2302      	movs	r3, #2
 800a204:	e0e6      	b.n	800a3d4 <HAL_I2C_Mem_Write+0x21c>
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2201      	movs	r2, #1
 800a20a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a20e:	f7fb fc63 	bl	8005ad8 <HAL_GetTick>
 800a212:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	9300      	str	r3, [sp, #0]
 800a218:	2319      	movs	r3, #25
 800a21a:	2201      	movs	r2, #1
 800a21c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a220:	68f8      	ldr	r0, [r7, #12]
 800a222:	f000 fad1 	bl	800a7c8 <I2C_WaitOnFlagUntilTimeout>
 800a226:	4603      	mov	r3, r0
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d001      	beq.n	800a230 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800a22c:	2301      	movs	r3, #1
 800a22e:	e0d1      	b.n	800a3d4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	2221      	movs	r2, #33	@ 0x21
 800a234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	2240      	movs	r2, #64	@ 0x40
 800a23c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	2200      	movs	r2, #0
 800a244:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	6a3a      	ldr	r2, [r7, #32]
 800a24a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a250:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	2200      	movs	r2, #0
 800a256:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a258:	88f8      	ldrh	r0, [r7, #6]
 800a25a:	893a      	ldrh	r2, [r7, #8]
 800a25c:	8979      	ldrh	r1, [r7, #10]
 800a25e:	697b      	ldr	r3, [r7, #20]
 800a260:	9301      	str	r3, [sp, #4]
 800a262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a264:	9300      	str	r3, [sp, #0]
 800a266:	4603      	mov	r3, r0
 800a268:	68f8      	ldr	r0, [r7, #12]
 800a26a:	f000 f9e1 	bl	800a630 <I2C_RequestMemoryWrite>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d005      	beq.n	800a280 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2200      	movs	r2, #0
 800a278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800a27c:	2301      	movs	r3, #1
 800a27e:	e0a9      	b.n	800a3d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a284:	b29b      	uxth	r3, r3
 800a286:	2bff      	cmp	r3, #255	@ 0xff
 800a288:	d90e      	bls.n	800a2a8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	22ff      	movs	r2, #255	@ 0xff
 800a28e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a294:	b2da      	uxtb	r2, r3
 800a296:	8979      	ldrh	r1, [r7, #10]
 800a298:	2300      	movs	r3, #0
 800a29a:	9300      	str	r3, [sp, #0]
 800a29c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a2a0:	68f8      	ldr	r0, [r7, #12]
 800a2a2:	f000 fc55 	bl	800ab50 <I2C_TransferConfig>
 800a2a6:	e00f      	b.n	800a2c8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a2ac:	b29a      	uxth	r2, r3
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a2b6:	b2da      	uxtb	r2, r3
 800a2b8:	8979      	ldrh	r1, [r7, #10]
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	9300      	str	r3, [sp, #0]
 800a2be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a2c2:	68f8      	ldr	r0, [r7, #12]
 800a2c4:	f000 fc44 	bl	800ab50 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a2c8:	697a      	ldr	r2, [r7, #20]
 800a2ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2cc:	68f8      	ldr	r0, [r7, #12]
 800a2ce:	f000 fad4 	bl	800a87a <I2C_WaitOnTXISFlagUntilTimeout>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d001      	beq.n	800a2dc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800a2d8:	2301      	movs	r3, #1
 800a2da:	e07b      	b.n	800a3d4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2e0:	781a      	ldrb	r2, [r3, #0]
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2ec:	1c5a      	adds	r2, r3, #1
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a2f6:	b29b      	uxth	r3, r3
 800a2f8:	3b01      	subs	r3, #1
 800a2fa:	b29a      	uxth	r2, r3
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a304:	3b01      	subs	r3, #1
 800a306:	b29a      	uxth	r2, r3
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a310:	b29b      	uxth	r3, r3
 800a312:	2b00      	cmp	r3, #0
 800a314:	d034      	beq.n	800a380 <HAL_I2C_Mem_Write+0x1c8>
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d130      	bne.n	800a380 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a31e:	697b      	ldr	r3, [r7, #20]
 800a320:	9300      	str	r3, [sp, #0]
 800a322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a324:	2200      	movs	r2, #0
 800a326:	2180      	movs	r1, #128	@ 0x80
 800a328:	68f8      	ldr	r0, [r7, #12]
 800a32a:	f000 fa4d 	bl	800a7c8 <I2C_WaitOnFlagUntilTimeout>
 800a32e:	4603      	mov	r3, r0
 800a330:	2b00      	cmp	r3, #0
 800a332:	d001      	beq.n	800a338 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800a334:	2301      	movs	r3, #1
 800a336:	e04d      	b.n	800a3d4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a33c:	b29b      	uxth	r3, r3
 800a33e:	2bff      	cmp	r3, #255	@ 0xff
 800a340:	d90e      	bls.n	800a360 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	22ff      	movs	r2, #255	@ 0xff
 800a346:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a34c:	b2da      	uxtb	r2, r3
 800a34e:	8979      	ldrh	r1, [r7, #10]
 800a350:	2300      	movs	r3, #0
 800a352:	9300      	str	r3, [sp, #0]
 800a354:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a358:	68f8      	ldr	r0, [r7, #12]
 800a35a:	f000 fbf9 	bl	800ab50 <I2C_TransferConfig>
 800a35e:	e00f      	b.n	800a380 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a364:	b29a      	uxth	r2, r3
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a36e:	b2da      	uxtb	r2, r3
 800a370:	8979      	ldrh	r1, [r7, #10]
 800a372:	2300      	movs	r3, #0
 800a374:	9300      	str	r3, [sp, #0]
 800a376:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a37a:	68f8      	ldr	r0, [r7, #12]
 800a37c:	f000 fbe8 	bl	800ab50 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a384:	b29b      	uxth	r3, r3
 800a386:	2b00      	cmp	r3, #0
 800a388:	d19e      	bne.n	800a2c8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a38a:	697a      	ldr	r2, [r7, #20]
 800a38c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a38e:	68f8      	ldr	r0, [r7, #12]
 800a390:	f000 faba 	bl	800a908 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a394:	4603      	mov	r3, r0
 800a396:	2b00      	cmp	r3, #0
 800a398:	d001      	beq.n	800a39e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800a39a:	2301      	movs	r3, #1
 800a39c:	e01a      	b.n	800a3d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	2220      	movs	r2, #32
 800a3a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	6859      	ldr	r1, [r3, #4]
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	4b0a      	ldr	r3, [pc, #40]	@ (800a3dc <HAL_I2C_Mem_Write+0x224>)
 800a3b2:	400b      	ands	r3, r1
 800a3b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	2220      	movs	r2, #32
 800a3ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	e000      	b.n	800a3d4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800a3d2:	2302      	movs	r3, #2
  }
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	3718      	adds	r7, #24
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}
 800a3dc:	fe00e800 	.word	0xfe00e800

0800a3e0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b088      	sub	sp, #32
 800a3e4:	af02      	add	r7, sp, #8
 800a3e6:	60f8      	str	r0, [r7, #12]
 800a3e8:	4608      	mov	r0, r1
 800a3ea:	4611      	mov	r1, r2
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	817b      	strh	r3, [r7, #10]
 800a3f2:	460b      	mov	r3, r1
 800a3f4:	813b      	strh	r3, [r7, #8]
 800a3f6:	4613      	mov	r3, r2
 800a3f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a400:	b2db      	uxtb	r3, r3
 800a402:	2b20      	cmp	r3, #32
 800a404:	f040 80fd 	bne.w	800a602 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800a408:	6a3b      	ldr	r3, [r7, #32]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d002      	beq.n	800a414 <HAL_I2C_Mem_Read+0x34>
 800a40e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a410:	2b00      	cmp	r3, #0
 800a412:	d105      	bne.n	800a420 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a41a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800a41c:	2301      	movs	r3, #1
 800a41e:	e0f1      	b.n	800a604 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a426:	2b01      	cmp	r3, #1
 800a428:	d101      	bne.n	800a42e <HAL_I2C_Mem_Read+0x4e>
 800a42a:	2302      	movs	r3, #2
 800a42c:	e0ea      	b.n	800a604 <HAL_I2C_Mem_Read+0x224>
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	2201      	movs	r2, #1
 800a432:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a436:	f7fb fb4f 	bl	8005ad8 <HAL_GetTick>
 800a43a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	9300      	str	r3, [sp, #0]
 800a440:	2319      	movs	r3, #25
 800a442:	2201      	movs	r2, #1
 800a444:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a448:	68f8      	ldr	r0, [r7, #12]
 800a44a:	f000 f9bd 	bl	800a7c8 <I2C_WaitOnFlagUntilTimeout>
 800a44e:	4603      	mov	r3, r0
 800a450:	2b00      	cmp	r3, #0
 800a452:	d001      	beq.n	800a458 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800a454:	2301      	movs	r3, #1
 800a456:	e0d5      	b.n	800a604 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	2222      	movs	r2, #34	@ 0x22
 800a45c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	2240      	movs	r2, #64	@ 0x40
 800a464:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	2200      	movs	r2, #0
 800a46c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	6a3a      	ldr	r2, [r7, #32]
 800a472:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a478:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	2200      	movs	r2, #0
 800a47e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a480:	88f8      	ldrh	r0, [r7, #6]
 800a482:	893a      	ldrh	r2, [r7, #8]
 800a484:	8979      	ldrh	r1, [r7, #10]
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	9301      	str	r3, [sp, #4]
 800a48a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a48c:	9300      	str	r3, [sp, #0]
 800a48e:	4603      	mov	r3, r0
 800a490:	68f8      	ldr	r0, [r7, #12]
 800a492:	f000 f921 	bl	800a6d8 <I2C_RequestMemoryRead>
 800a496:	4603      	mov	r3, r0
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d005      	beq.n	800a4a8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	e0ad      	b.n	800a604 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	2bff      	cmp	r3, #255	@ 0xff
 800a4b0:	d90e      	bls.n	800a4d0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4bc:	b2da      	uxtb	r2, r3
 800a4be:	8979      	ldrh	r1, [r7, #10]
 800a4c0:	4b52      	ldr	r3, [pc, #328]	@ (800a60c <HAL_I2C_Mem_Read+0x22c>)
 800a4c2:	9300      	str	r3, [sp, #0]
 800a4c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a4c8:	68f8      	ldr	r0, [r7, #12]
 800a4ca:	f000 fb41 	bl	800ab50 <I2C_TransferConfig>
 800a4ce:	e00f      	b.n	800a4f0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4d4:	b29a      	uxth	r2, r3
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4de:	b2da      	uxtb	r2, r3
 800a4e0:	8979      	ldrh	r1, [r7, #10]
 800a4e2:	4b4a      	ldr	r3, [pc, #296]	@ (800a60c <HAL_I2C_Mem_Read+0x22c>)
 800a4e4:	9300      	str	r3, [sp, #0]
 800a4e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a4ea:	68f8      	ldr	r0, [r7, #12]
 800a4ec:	f000 fb30 	bl	800ab50 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	9300      	str	r3, [sp, #0]
 800a4f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	2104      	movs	r1, #4
 800a4fa:	68f8      	ldr	r0, [r7, #12]
 800a4fc:	f000 f964 	bl	800a7c8 <I2C_WaitOnFlagUntilTimeout>
 800a500:	4603      	mov	r3, r0
 800a502:	2b00      	cmp	r3, #0
 800a504:	d001      	beq.n	800a50a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	e07c      	b.n	800a604 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a514:	b2d2      	uxtb	r2, r2
 800a516:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a51c:	1c5a      	adds	r2, r3, #1
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a526:	3b01      	subs	r3, #1
 800a528:	b29a      	uxth	r2, r3
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a532:	b29b      	uxth	r3, r3
 800a534:	3b01      	subs	r3, #1
 800a536:	b29a      	uxth	r2, r3
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a540:	b29b      	uxth	r3, r3
 800a542:	2b00      	cmp	r3, #0
 800a544:	d034      	beq.n	800a5b0 <HAL_I2C_Mem_Read+0x1d0>
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d130      	bne.n	800a5b0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	9300      	str	r3, [sp, #0]
 800a552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a554:	2200      	movs	r2, #0
 800a556:	2180      	movs	r1, #128	@ 0x80
 800a558:	68f8      	ldr	r0, [r7, #12]
 800a55a:	f000 f935 	bl	800a7c8 <I2C_WaitOnFlagUntilTimeout>
 800a55e:	4603      	mov	r3, r0
 800a560:	2b00      	cmp	r3, #0
 800a562:	d001      	beq.n	800a568 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800a564:	2301      	movs	r3, #1
 800a566:	e04d      	b.n	800a604 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a56c:	b29b      	uxth	r3, r3
 800a56e:	2bff      	cmp	r3, #255	@ 0xff
 800a570:	d90e      	bls.n	800a590 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	2201      	movs	r2, #1
 800a576:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a57c:	b2da      	uxtb	r2, r3
 800a57e:	8979      	ldrh	r1, [r7, #10]
 800a580:	2300      	movs	r3, #0
 800a582:	9300      	str	r3, [sp, #0]
 800a584:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a588:	68f8      	ldr	r0, [r7, #12]
 800a58a:	f000 fae1 	bl	800ab50 <I2C_TransferConfig>
 800a58e:	e00f      	b.n	800a5b0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a594:	b29a      	uxth	r2, r3
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a59e:	b2da      	uxtb	r2, r3
 800a5a0:	8979      	ldrh	r1, [r7, #10]
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	9300      	str	r3, [sp, #0]
 800a5a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a5aa:	68f8      	ldr	r0, [r7, #12]
 800a5ac:	f000 fad0 	bl	800ab50 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5b4:	b29b      	uxth	r3, r3
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d19a      	bne.n	800a4f0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a5ba:	697a      	ldr	r2, [r7, #20]
 800a5bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a5be:	68f8      	ldr	r0, [r7, #12]
 800a5c0:	f000 f9a2 	bl	800a908 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d001      	beq.n	800a5ce <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	e01a      	b.n	800a604 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	2220      	movs	r2, #32
 800a5d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	6859      	ldr	r1, [r3, #4]
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	681a      	ldr	r2, [r3, #0]
 800a5e0:	4b0b      	ldr	r3, [pc, #44]	@ (800a610 <HAL_I2C_Mem_Read+0x230>)
 800a5e2:	400b      	ands	r3, r1
 800a5e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	2220      	movs	r2, #32
 800a5ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a5fe:	2300      	movs	r3, #0
 800a600:	e000      	b.n	800a604 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800a602:	2302      	movs	r3, #2
  }
}
 800a604:	4618      	mov	r0, r3
 800a606:	3718      	adds	r7, #24
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}
 800a60c:	80002400 	.word	0x80002400
 800a610:	fe00e800 	.word	0xfe00e800

0800a614 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a622:	b2db      	uxtb	r3, r3
}
 800a624:	4618      	mov	r0, r3
 800a626:	370c      	adds	r7, #12
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b086      	sub	sp, #24
 800a634:	af02      	add	r7, sp, #8
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	4608      	mov	r0, r1
 800a63a:	4611      	mov	r1, r2
 800a63c:	461a      	mov	r2, r3
 800a63e:	4603      	mov	r3, r0
 800a640:	817b      	strh	r3, [r7, #10]
 800a642:	460b      	mov	r3, r1
 800a644:	813b      	strh	r3, [r7, #8]
 800a646:	4613      	mov	r3, r2
 800a648:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a64a:	88fb      	ldrh	r3, [r7, #6]
 800a64c:	b2da      	uxtb	r2, r3
 800a64e:	8979      	ldrh	r1, [r7, #10]
 800a650:	4b20      	ldr	r3, [pc, #128]	@ (800a6d4 <I2C_RequestMemoryWrite+0xa4>)
 800a652:	9300      	str	r3, [sp, #0]
 800a654:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a658:	68f8      	ldr	r0, [r7, #12]
 800a65a:	f000 fa79 	bl	800ab50 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a65e:	69fa      	ldr	r2, [r7, #28]
 800a660:	69b9      	ldr	r1, [r7, #24]
 800a662:	68f8      	ldr	r0, [r7, #12]
 800a664:	f000 f909 	bl	800a87a <I2C_WaitOnTXISFlagUntilTimeout>
 800a668:	4603      	mov	r3, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d001      	beq.n	800a672 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800a66e:	2301      	movs	r3, #1
 800a670:	e02c      	b.n	800a6cc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a672:	88fb      	ldrh	r3, [r7, #6]
 800a674:	2b01      	cmp	r3, #1
 800a676:	d105      	bne.n	800a684 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a678:	893b      	ldrh	r3, [r7, #8]
 800a67a:	b2da      	uxtb	r2, r3
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	629a      	str	r2, [r3, #40]	@ 0x28
 800a682:	e015      	b.n	800a6b0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a684:	893b      	ldrh	r3, [r7, #8]
 800a686:	0a1b      	lsrs	r3, r3, #8
 800a688:	b29b      	uxth	r3, r3
 800a68a:	b2da      	uxtb	r2, r3
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a692:	69fa      	ldr	r2, [r7, #28]
 800a694:	69b9      	ldr	r1, [r7, #24]
 800a696:	68f8      	ldr	r0, [r7, #12]
 800a698:	f000 f8ef 	bl	800a87a <I2C_WaitOnTXISFlagUntilTimeout>
 800a69c:	4603      	mov	r3, r0
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d001      	beq.n	800a6a6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	e012      	b.n	800a6cc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a6a6:	893b      	ldrh	r3, [r7, #8]
 800a6a8:	b2da      	uxtb	r2, r3
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800a6b0:	69fb      	ldr	r3, [r7, #28]
 800a6b2:	9300      	str	r3, [sp, #0]
 800a6b4:	69bb      	ldr	r3, [r7, #24]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	2180      	movs	r1, #128	@ 0x80
 800a6ba:	68f8      	ldr	r0, [r7, #12]
 800a6bc:	f000 f884 	bl	800a7c8 <I2C_WaitOnFlagUntilTimeout>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d001      	beq.n	800a6ca <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e000      	b.n	800a6cc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800a6ca:	2300      	movs	r3, #0
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	3710      	adds	r7, #16
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}
 800a6d4:	80002000 	.word	0x80002000

0800a6d8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b086      	sub	sp, #24
 800a6dc:	af02      	add	r7, sp, #8
 800a6de:	60f8      	str	r0, [r7, #12]
 800a6e0:	4608      	mov	r0, r1
 800a6e2:	4611      	mov	r1, r2
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	817b      	strh	r3, [r7, #10]
 800a6ea:	460b      	mov	r3, r1
 800a6ec:	813b      	strh	r3, [r7, #8]
 800a6ee:	4613      	mov	r3, r2
 800a6f0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a6f2:	88fb      	ldrh	r3, [r7, #6]
 800a6f4:	b2da      	uxtb	r2, r3
 800a6f6:	8979      	ldrh	r1, [r7, #10]
 800a6f8:	4b20      	ldr	r3, [pc, #128]	@ (800a77c <I2C_RequestMemoryRead+0xa4>)
 800a6fa:	9300      	str	r3, [sp, #0]
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	68f8      	ldr	r0, [r7, #12]
 800a700:	f000 fa26 	bl	800ab50 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a704:	69fa      	ldr	r2, [r7, #28]
 800a706:	69b9      	ldr	r1, [r7, #24]
 800a708:	68f8      	ldr	r0, [r7, #12]
 800a70a:	f000 f8b6 	bl	800a87a <I2C_WaitOnTXISFlagUntilTimeout>
 800a70e:	4603      	mov	r3, r0
 800a710:	2b00      	cmp	r3, #0
 800a712:	d001      	beq.n	800a718 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a714:	2301      	movs	r3, #1
 800a716:	e02c      	b.n	800a772 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a718:	88fb      	ldrh	r3, [r7, #6]
 800a71a:	2b01      	cmp	r3, #1
 800a71c:	d105      	bne.n	800a72a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a71e:	893b      	ldrh	r3, [r7, #8]
 800a720:	b2da      	uxtb	r2, r3
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	629a      	str	r2, [r3, #40]	@ 0x28
 800a728:	e015      	b.n	800a756 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a72a:	893b      	ldrh	r3, [r7, #8]
 800a72c:	0a1b      	lsrs	r3, r3, #8
 800a72e:	b29b      	uxth	r3, r3
 800a730:	b2da      	uxtb	r2, r3
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a738:	69fa      	ldr	r2, [r7, #28]
 800a73a:	69b9      	ldr	r1, [r7, #24]
 800a73c:	68f8      	ldr	r0, [r7, #12]
 800a73e:	f000 f89c 	bl	800a87a <I2C_WaitOnTXISFlagUntilTimeout>
 800a742:	4603      	mov	r3, r0
 800a744:	2b00      	cmp	r3, #0
 800a746:	d001      	beq.n	800a74c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a748:	2301      	movs	r3, #1
 800a74a:	e012      	b.n	800a772 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a74c:	893b      	ldrh	r3, [r7, #8]
 800a74e:	b2da      	uxtb	r2, r3
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a756:	69fb      	ldr	r3, [r7, #28]
 800a758:	9300      	str	r3, [sp, #0]
 800a75a:	69bb      	ldr	r3, [r7, #24]
 800a75c:	2200      	movs	r2, #0
 800a75e:	2140      	movs	r1, #64	@ 0x40
 800a760:	68f8      	ldr	r0, [r7, #12]
 800a762:	f000 f831 	bl	800a7c8 <I2C_WaitOnFlagUntilTimeout>
 800a766:	4603      	mov	r3, r0
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d001      	beq.n	800a770 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a76c:	2301      	movs	r3, #1
 800a76e:	e000      	b.n	800a772 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a770:	2300      	movs	r3, #0
}
 800a772:	4618      	mov	r0, r3
 800a774:	3710      	adds	r7, #16
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}
 800a77a:	bf00      	nop
 800a77c:	80002000 	.word	0x80002000

0800a780 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a780:	b480      	push	{r7}
 800a782:	b083      	sub	sp, #12
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	699b      	ldr	r3, [r3, #24]
 800a78e:	f003 0302 	and.w	r3, r3, #2
 800a792:	2b02      	cmp	r3, #2
 800a794:	d103      	bne.n	800a79e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	2200      	movs	r2, #0
 800a79c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	699b      	ldr	r3, [r3, #24]
 800a7a4:	f003 0301 	and.w	r3, r3, #1
 800a7a8:	2b01      	cmp	r3, #1
 800a7aa:	d007      	beq.n	800a7bc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	699a      	ldr	r2, [r3, #24]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f042 0201 	orr.w	r2, r2, #1
 800a7ba:	619a      	str	r2, [r3, #24]
  }
}
 800a7bc:	bf00      	nop
 800a7be:	370c      	adds	r7, #12
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c6:	4770      	bx	lr

0800a7c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b084      	sub	sp, #16
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	60f8      	str	r0, [r7, #12]
 800a7d0:	60b9      	str	r1, [r7, #8]
 800a7d2:	603b      	str	r3, [r7, #0]
 800a7d4:	4613      	mov	r3, r2
 800a7d6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a7d8:	e03b      	b.n	800a852 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a7da:	69ba      	ldr	r2, [r7, #24]
 800a7dc:	6839      	ldr	r1, [r7, #0]
 800a7de:	68f8      	ldr	r0, [r7, #12]
 800a7e0:	f000 f8d6 	bl	800a990 <I2C_IsErrorOccurred>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d001      	beq.n	800a7ee <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	e041      	b.n	800a872 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a7f4:	d02d      	beq.n	800a852 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a7f6:	f7fb f96f 	bl	8005ad8 <HAL_GetTick>
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	69bb      	ldr	r3, [r7, #24]
 800a7fe:	1ad3      	subs	r3, r2, r3
 800a800:	683a      	ldr	r2, [r7, #0]
 800a802:	429a      	cmp	r2, r3
 800a804:	d302      	bcc.n	800a80c <I2C_WaitOnFlagUntilTimeout+0x44>
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d122      	bne.n	800a852 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	699a      	ldr	r2, [r3, #24]
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	4013      	ands	r3, r2
 800a816:	68ba      	ldr	r2, [r7, #8]
 800a818:	429a      	cmp	r2, r3
 800a81a:	bf0c      	ite	eq
 800a81c:	2301      	moveq	r3, #1
 800a81e:	2300      	movne	r3, #0
 800a820:	b2db      	uxtb	r3, r3
 800a822:	461a      	mov	r2, r3
 800a824:	79fb      	ldrb	r3, [r7, #7]
 800a826:	429a      	cmp	r2, r3
 800a828:	d113      	bne.n	800a852 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a82e:	f043 0220 	orr.w	r2, r3, #32
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	2220      	movs	r2, #32
 800a83a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2200      	movs	r2, #0
 800a842:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800a84e:	2301      	movs	r3, #1
 800a850:	e00f      	b.n	800a872 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	699a      	ldr	r2, [r3, #24]
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	4013      	ands	r3, r2
 800a85c:	68ba      	ldr	r2, [r7, #8]
 800a85e:	429a      	cmp	r2, r3
 800a860:	bf0c      	ite	eq
 800a862:	2301      	moveq	r3, #1
 800a864:	2300      	movne	r3, #0
 800a866:	b2db      	uxtb	r3, r3
 800a868:	461a      	mov	r2, r3
 800a86a:	79fb      	ldrb	r3, [r7, #7]
 800a86c:	429a      	cmp	r2, r3
 800a86e:	d0b4      	beq.n	800a7da <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a870:	2300      	movs	r3, #0
}
 800a872:	4618      	mov	r0, r3
 800a874:	3710      	adds	r7, #16
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}

0800a87a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a87a:	b580      	push	{r7, lr}
 800a87c:	b084      	sub	sp, #16
 800a87e:	af00      	add	r7, sp, #0
 800a880:	60f8      	str	r0, [r7, #12]
 800a882:	60b9      	str	r1, [r7, #8]
 800a884:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a886:	e033      	b.n	800a8f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a888:	687a      	ldr	r2, [r7, #4]
 800a88a:	68b9      	ldr	r1, [r7, #8]
 800a88c:	68f8      	ldr	r0, [r7, #12]
 800a88e:	f000 f87f 	bl	800a990 <I2C_IsErrorOccurred>
 800a892:	4603      	mov	r3, r0
 800a894:	2b00      	cmp	r3, #0
 800a896:	d001      	beq.n	800a89c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a898:	2301      	movs	r3, #1
 800a89a:	e031      	b.n	800a900 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a8a2:	d025      	beq.n	800a8f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a8a4:	f7fb f918 	bl	8005ad8 <HAL_GetTick>
 800a8a8:	4602      	mov	r2, r0
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	1ad3      	subs	r3, r2, r3
 800a8ae:	68ba      	ldr	r2, [r7, #8]
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d302      	bcc.n	800a8ba <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d11a      	bne.n	800a8f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	699b      	ldr	r3, [r3, #24]
 800a8c0:	f003 0302 	and.w	r3, r3, #2
 800a8c4:	2b02      	cmp	r3, #2
 800a8c6:	d013      	beq.n	800a8f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8cc:	f043 0220 	orr.w	r2, r3, #32
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	2220      	movs	r2, #32
 800a8d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2200      	movs	r2, #0
 800a8e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	e007      	b.n	800a900 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	699b      	ldr	r3, [r3, #24]
 800a8f6:	f003 0302 	and.w	r3, r3, #2
 800a8fa:	2b02      	cmp	r3, #2
 800a8fc:	d1c4      	bne.n	800a888 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a8fe:	2300      	movs	r3, #0
}
 800a900:	4618      	mov	r0, r3
 800a902:	3710      	adds	r7, #16
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b084      	sub	sp, #16
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	60f8      	str	r0, [r7, #12]
 800a910:	60b9      	str	r1, [r7, #8]
 800a912:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a914:	e02f      	b.n	800a976 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a916:	687a      	ldr	r2, [r7, #4]
 800a918:	68b9      	ldr	r1, [r7, #8]
 800a91a:	68f8      	ldr	r0, [r7, #12]
 800a91c:	f000 f838 	bl	800a990 <I2C_IsErrorOccurred>
 800a920:	4603      	mov	r3, r0
 800a922:	2b00      	cmp	r3, #0
 800a924:	d001      	beq.n	800a92a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a926:	2301      	movs	r3, #1
 800a928:	e02d      	b.n	800a986 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a92a:	f7fb f8d5 	bl	8005ad8 <HAL_GetTick>
 800a92e:	4602      	mov	r2, r0
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	1ad3      	subs	r3, r2, r3
 800a934:	68ba      	ldr	r2, [r7, #8]
 800a936:	429a      	cmp	r2, r3
 800a938:	d302      	bcc.n	800a940 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a93a:	68bb      	ldr	r3, [r7, #8]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d11a      	bne.n	800a976 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	699b      	ldr	r3, [r3, #24]
 800a946:	f003 0320 	and.w	r3, r3, #32
 800a94a:	2b20      	cmp	r3, #32
 800a94c:	d013      	beq.n	800a976 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a952:	f043 0220 	orr.w	r2, r3, #32
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	2220      	movs	r2, #32
 800a95e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	2200      	movs	r2, #0
 800a966:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	2200      	movs	r2, #0
 800a96e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a972:	2301      	movs	r3, #1
 800a974:	e007      	b.n	800a986 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	699b      	ldr	r3, [r3, #24]
 800a97c:	f003 0320 	and.w	r3, r3, #32
 800a980:	2b20      	cmp	r3, #32
 800a982:	d1c8      	bne.n	800a916 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a984:	2300      	movs	r3, #0
}
 800a986:	4618      	mov	r0, r3
 800a988:	3710      	adds	r7, #16
 800a98a:	46bd      	mov	sp, r7
 800a98c:	bd80      	pop	{r7, pc}
	...

0800a990 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b08a      	sub	sp, #40	@ 0x28
 800a994:	af00      	add	r7, sp, #0
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	60b9      	str	r1, [r7, #8]
 800a99a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a99c:	2300      	movs	r3, #0
 800a99e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	699b      	ldr	r3, [r3, #24]
 800a9a8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a9b2:	69bb      	ldr	r3, [r7, #24]
 800a9b4:	f003 0310 	and.w	r3, r3, #16
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d068      	beq.n	800aa8e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	2210      	movs	r2, #16
 800a9c2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a9c4:	e049      	b.n	800aa5a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a9cc:	d045      	beq.n	800aa5a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a9ce:	f7fb f883 	bl	8005ad8 <HAL_GetTick>
 800a9d2:	4602      	mov	r2, r0
 800a9d4:	69fb      	ldr	r3, [r7, #28]
 800a9d6:	1ad3      	subs	r3, r2, r3
 800a9d8:	68ba      	ldr	r2, [r7, #8]
 800a9da:	429a      	cmp	r2, r3
 800a9dc:	d302      	bcc.n	800a9e4 <I2C_IsErrorOccurred+0x54>
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d13a      	bne.n	800aa5a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	685b      	ldr	r3, [r3, #4]
 800a9ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a9ee:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a9f6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	699b      	ldr	r3, [r3, #24]
 800a9fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa06:	d121      	bne.n	800aa4c <I2C_IsErrorOccurred+0xbc>
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aa0e:	d01d      	beq.n	800aa4c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800aa10:	7cfb      	ldrb	r3, [r7, #19]
 800aa12:	2b20      	cmp	r3, #32
 800aa14:	d01a      	beq.n	800aa4c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	685a      	ldr	r2, [r3, #4]
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800aa24:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800aa26:	f7fb f857 	bl	8005ad8 <HAL_GetTick>
 800aa2a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800aa2c:	e00e      	b.n	800aa4c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800aa2e:	f7fb f853 	bl	8005ad8 <HAL_GetTick>
 800aa32:	4602      	mov	r2, r0
 800aa34:	69fb      	ldr	r3, [r7, #28]
 800aa36:	1ad3      	subs	r3, r2, r3
 800aa38:	2b19      	cmp	r3, #25
 800aa3a:	d907      	bls.n	800aa4c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800aa3c:	6a3b      	ldr	r3, [r7, #32]
 800aa3e:	f043 0320 	orr.w	r3, r3, #32
 800aa42:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800aa44:	2301      	movs	r3, #1
 800aa46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800aa4a:	e006      	b.n	800aa5a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	699b      	ldr	r3, [r3, #24]
 800aa52:	f003 0320 	and.w	r3, r3, #32
 800aa56:	2b20      	cmp	r3, #32
 800aa58:	d1e9      	bne.n	800aa2e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	699b      	ldr	r3, [r3, #24]
 800aa60:	f003 0320 	and.w	r3, r3, #32
 800aa64:	2b20      	cmp	r3, #32
 800aa66:	d003      	beq.n	800aa70 <I2C_IsErrorOccurred+0xe0>
 800aa68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d0aa      	beq.n	800a9c6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800aa70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d103      	bne.n	800aa80 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	2220      	movs	r2, #32
 800aa7e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800aa80:	6a3b      	ldr	r3, [r7, #32]
 800aa82:	f043 0304 	orr.w	r3, r3, #4
 800aa86:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800aa88:	2301      	movs	r3, #1
 800aa8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	699b      	ldr	r3, [r3, #24]
 800aa94:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800aa96:	69bb      	ldr	r3, [r7, #24]
 800aa98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d00b      	beq.n	800aab8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800aaa0:	6a3b      	ldr	r3, [r7, #32]
 800aaa2:	f043 0301 	orr.w	r3, r3, #1
 800aaa6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aab0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800aab2:	2301      	movs	r3, #1
 800aab4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800aab8:	69bb      	ldr	r3, [r7, #24]
 800aaba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d00b      	beq.n	800aada <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800aac2:	6a3b      	ldr	r3, [r7, #32]
 800aac4:	f043 0308 	orr.w	r3, r3, #8
 800aac8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800aad2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800aad4:	2301      	movs	r3, #1
 800aad6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800aada:	69bb      	ldr	r3, [r7, #24]
 800aadc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d00b      	beq.n	800aafc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800aae4:	6a3b      	ldr	r3, [r7, #32]
 800aae6:	f043 0302 	orr.w	r3, r3, #2
 800aaea:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aaf4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800aafc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d01c      	beq.n	800ab3e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ab04:	68f8      	ldr	r0, [r7, #12]
 800ab06:	f7ff fe3b 	bl	800a780 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	6859      	ldr	r1, [r3, #4]
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	681a      	ldr	r2, [r3, #0]
 800ab14:	4b0d      	ldr	r3, [pc, #52]	@ (800ab4c <I2C_IsErrorOccurred+0x1bc>)
 800ab16:	400b      	ands	r3, r1
 800ab18:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ab1e:	6a3b      	ldr	r3, [r7, #32]
 800ab20:	431a      	orrs	r2, r3
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	2220      	movs	r2, #32
 800ab2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	2200      	movs	r2, #0
 800ab32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800ab3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3728      	adds	r7, #40	@ 0x28
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	bf00      	nop
 800ab4c:	fe00e800 	.word	0xfe00e800

0800ab50 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ab50:	b480      	push	{r7}
 800ab52:	b087      	sub	sp, #28
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	60f8      	str	r0, [r7, #12]
 800ab58:	607b      	str	r3, [r7, #4]
 800ab5a:	460b      	mov	r3, r1
 800ab5c:	817b      	strh	r3, [r7, #10]
 800ab5e:	4613      	mov	r3, r2
 800ab60:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ab62:	897b      	ldrh	r3, [r7, #10]
 800ab64:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ab68:	7a7b      	ldrb	r3, [r7, #9]
 800ab6a:	041b      	lsls	r3, r3, #16
 800ab6c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ab70:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ab76:	6a3b      	ldr	r3, [r7, #32]
 800ab78:	4313      	orrs	r3, r2
 800ab7a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ab7e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	685a      	ldr	r2, [r3, #4]
 800ab86:	6a3b      	ldr	r3, [r7, #32]
 800ab88:	0d5b      	lsrs	r3, r3, #21
 800ab8a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800ab8e:	4b08      	ldr	r3, [pc, #32]	@ (800abb0 <I2C_TransferConfig+0x60>)
 800ab90:	430b      	orrs	r3, r1
 800ab92:	43db      	mvns	r3, r3
 800ab94:	ea02 0103 	and.w	r1, r2, r3
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	697a      	ldr	r2, [r7, #20]
 800ab9e:	430a      	orrs	r2, r1
 800aba0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800aba2:	bf00      	nop
 800aba4:	371c      	adds	r7, #28
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr
 800abae:	bf00      	nop
 800abb0:	03ff63ff 	.word	0x03ff63ff

0800abb4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b083      	sub	sp, #12
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abc4:	b2db      	uxtb	r3, r3
 800abc6:	2b20      	cmp	r3, #32
 800abc8:	d138      	bne.n	800ac3c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	d101      	bne.n	800abd8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800abd4:	2302      	movs	r3, #2
 800abd6:	e032      	b.n	800ac3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2201      	movs	r2, #1
 800abdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2224      	movs	r2, #36	@ 0x24
 800abe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	681a      	ldr	r2, [r3, #0]
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f022 0201 	bic.w	r2, r2, #1
 800abf6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	681a      	ldr	r2, [r3, #0]
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ac06:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	6819      	ldr	r1, [r3, #0]
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	683a      	ldr	r2, [r7, #0]
 800ac14:	430a      	orrs	r2, r1
 800ac16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	681a      	ldr	r2, [r3, #0]
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f042 0201 	orr.w	r2, r2, #1
 800ac26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2220      	movs	r2, #32
 800ac2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2200      	movs	r2, #0
 800ac34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	e000      	b.n	800ac3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ac3c:	2302      	movs	r3, #2
  }
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	370c      	adds	r7, #12
 800ac42:	46bd      	mov	sp, r7
 800ac44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac48:	4770      	bx	lr

0800ac4a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ac4a:	b480      	push	{r7}
 800ac4c:	b085      	sub	sp, #20
 800ac4e:	af00      	add	r7, sp, #0
 800ac50:	6078      	str	r0, [r7, #4]
 800ac52:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac5a:	b2db      	uxtb	r3, r3
 800ac5c:	2b20      	cmp	r3, #32
 800ac5e:	d139      	bne.n	800acd4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ac66:	2b01      	cmp	r3, #1
 800ac68:	d101      	bne.n	800ac6e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800ac6a:	2302      	movs	r3, #2
 800ac6c:	e033      	b.n	800acd6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2201      	movs	r2, #1
 800ac72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2224      	movs	r2, #36	@ 0x24
 800ac7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	681a      	ldr	r2, [r3, #0]
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f022 0201 	bic.w	r2, r2, #1
 800ac8c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800ac9c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	021b      	lsls	r3, r3, #8
 800aca2:	68fa      	ldr	r2, [r7, #12]
 800aca4:	4313      	orrs	r3, r2
 800aca6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	68fa      	ldr	r2, [r7, #12]
 800acae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	681a      	ldr	r2, [r3, #0]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f042 0201 	orr.w	r2, r2, #1
 800acbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2220      	movs	r2, #32
 800acc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2200      	movs	r2, #0
 800accc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800acd0:	2300      	movs	r3, #0
 800acd2:	e000      	b.n	800acd6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800acd4:	2302      	movs	r3, #2
  }
}
 800acd6:	4618      	mov	r0, r3
 800acd8:	3714      	adds	r7, #20
 800acda:	46bd      	mov	sp, r7
 800acdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace0:	4770      	bx	lr

0800ace2 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800ace2:	b580      	push	{r7, lr}
 800ace4:	b084      	sub	sp, #16
 800ace6:	af00      	add	r7, sp, #0
 800ace8:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d101      	bne.n	800acf4 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800acf0:	2301      	movs	r3, #1
 800acf2:	e08f      	b.n	800ae14 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800acfa:	b2db      	uxtb	r3, r3
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d106      	bne.n	800ad0e <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2200      	movs	r2, #0
 800ad04:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f7f7 fc3b 	bl	8002584 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2202      	movs	r2, #2
 800ad12:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	699a      	ldr	r2, [r3, #24]
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800ad24:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	6999      	ldr	r1, [r3, #24]
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	685a      	ldr	r2, [r3, #4]
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800ad3a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	691b      	ldr	r3, [r3, #16]
 800ad40:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	430a      	orrs	r2, r1
 800ad48:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	695b      	ldr	r3, [r3, #20]
 800ad4e:	041b      	lsls	r3, r3, #16
 800ad50:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6999      	ldr	r1, [r3, #24]
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	68fa      	ldr	r2, [r7, #12]
 800ad5c:	430a      	orrs	r2, r1
 800ad5e:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	69db      	ldr	r3, [r3, #28]
 800ad64:	041b      	lsls	r3, r3, #16
 800ad66:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6a19      	ldr	r1, [r3, #32]
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	68fa      	ldr	r2, [r7, #12]
 800ad72:	430a      	orrs	r2, r1
 800ad74:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad7a:	041b      	lsls	r3, r3, #16
 800ad7c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	430a      	orrs	r2, r1
 800ad8a:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad90:	041b      	lsls	r3, r3, #16
 800ad92:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	68fa      	ldr	r2, [r7, #12]
 800ad9e:	430a      	orrs	r2, r1
 800ada0:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800ada8:	021b      	lsls	r3, r3, #8
 800adaa:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800adb2:	041b      	lsls	r3, r3, #16
 800adb4:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800adc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800adcc:	68ba      	ldr	r2, [r7, #8]
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	4313      	orrs	r3, r2
 800add2:	687a      	ldr	r2, [r7, #4]
 800add4:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800add8:	431a      	orrs	r2, r3
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	430a      	orrs	r2, r1
 800ade0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f042 0206 	orr.w	r2, r2, #6
 800adf0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	699a      	ldr	r2, [r3, #24]
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	f042 0201 	orr.w	r2, r2, #1
 800ae00:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2200      	movs	r2, #0
 800ae06:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800ae12:	2300      	movs	r3, #0
}
 800ae14:	4618      	mov	r0, r3
 800ae16:	3710      	adds	r7, #16
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}

0800ae1c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b084      	sub	sp, #16
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae2a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae32:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	f003 0304 	and.w	r3, r3, #4
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d023      	beq.n	800ae86 <HAL_LTDC_IRQHandler+0x6a>
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	f003 0304 	and.w	r3, r3, #4
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d01e      	beq.n	800ae86 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f022 0204 	bic.w	r2, r2, #4
 800ae56:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	2204      	movs	r2, #4
 800ae5e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ae66:	f043 0201 	orr.w	r2, r3, #1
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2204      	movs	r2, #4
 800ae74:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800ae80:	6878      	ldr	r0, [r7, #4]
 800ae82:	f000 f86f 	bl	800af64 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	f003 0302 	and.w	r3, r3, #2
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d023      	beq.n	800aed8 <HAL_LTDC_IRQHandler+0xbc>
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	f003 0302 	and.w	r3, r3, #2
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d01e      	beq.n	800aed8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f022 0202 	bic.w	r2, r2, #2
 800aea8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	2202      	movs	r2, #2
 800aeb0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800aeb8:	f043 0202 	orr.w	r2, r3, #2
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2204      	movs	r2, #4
 800aec6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	2200      	movs	r2, #0
 800aece:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 f846 	bl	800af64 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	f003 0301 	and.w	r3, r3, #1
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d01b      	beq.n	800af1a <HAL_LTDC_IRQHandler+0xfe>
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	f003 0301 	and.w	r3, r3, #1
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d016      	beq.n	800af1a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f022 0201 	bic.w	r2, r2, #1
 800aefa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	2201      	movs	r2, #1
 800af02:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2201      	movs	r2, #1
 800af08:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2200      	movs	r2, #0
 800af10:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f000 f82f 	bl	800af78 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	f003 0308 	and.w	r3, r3, #8
 800af20:	2b00      	cmp	r3, #0
 800af22:	d01b      	beq.n	800af5c <HAL_LTDC_IRQHandler+0x140>
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	f003 0308 	and.w	r3, r3, #8
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d016      	beq.n	800af5c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f022 0208 	bic.w	r2, r2, #8
 800af3c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	2208      	movs	r2, #8
 800af44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2201      	movs	r2, #1
 800af4a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	2200      	movs	r2, #0
 800af52:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f000 f818 	bl	800af8c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800af5c:	bf00      	nop
 800af5e:	3710      	adds	r7, #16
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}

0800af64 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800af64:	b480      	push	{r7}
 800af66:	b083      	sub	sp, #12
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800af6c:	bf00      	nop
 800af6e:	370c      	adds	r7, #12
 800af70:	46bd      	mov	sp, r7
 800af72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af76:	4770      	bx	lr

0800af78 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800af78:	b480      	push	{r7}
 800af7a:	b083      	sub	sp, #12
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800af80:	bf00      	nop
 800af82:	370c      	adds	r7, #12
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr

0800af8c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b083      	sub	sp, #12
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800af94:	bf00      	nop
 800af96:	370c      	adds	r7, #12
 800af98:	46bd      	mov	sp, r7
 800af9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9e:	4770      	bx	lr

0800afa0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800afa0:	b5b0      	push	{r4, r5, r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	60f8      	str	r0, [r7, #12]
 800afa8:	60b9      	str	r1, [r7, #8]
 800afaa:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800afb2:	2b01      	cmp	r3, #1
 800afb4:	d101      	bne.n	800afba <HAL_LTDC_ConfigLayer+0x1a>
 800afb6:	2302      	movs	r3, #2
 800afb8:	e02c      	b.n	800b014 <HAL_LTDC_ConfigLayer+0x74>
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	2201      	movs	r2, #1
 800afbe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	2202      	movs	r2, #2
 800afc6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800afca:	68fa      	ldr	r2, [r7, #12]
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2134      	movs	r1, #52	@ 0x34
 800afd0:	fb01 f303 	mul.w	r3, r1, r3
 800afd4:	4413      	add	r3, r2
 800afd6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	4614      	mov	r4, r2
 800afde:	461d      	mov	r5, r3
 800afe0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800afe2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800afe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800afe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800afe8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800afea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800afec:	682b      	ldr	r3, [r5, #0]
 800afee:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800aff0:	687a      	ldr	r2, [r7, #4]
 800aff2:	68b9      	ldr	r1, [r7, #8]
 800aff4:	68f8      	ldr	r0, [r7, #12]
 800aff6:	f000 f811 	bl	800b01c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	2201      	movs	r2, #1
 800b000:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	2201      	movs	r2, #1
 800b006:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	2200      	movs	r2, #0
 800b00e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800b012:	2300      	movs	r3, #0
}
 800b014:	4618      	mov	r0, r3
 800b016:	3710      	adds	r7, #16
 800b018:	46bd      	mov	sp, r7
 800b01a:	bdb0      	pop	{r4, r5, r7, pc}

0800b01c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800b01c:	b480      	push	{r7}
 800b01e:	b089      	sub	sp, #36	@ 0x24
 800b020:	af00      	add	r7, sp, #0
 800b022:	60f8      	str	r0, [r7, #12]
 800b024:	60b9      	str	r1, [r7, #8]
 800b026:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	685a      	ldr	r2, [r3, #4]
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	68db      	ldr	r3, [r3, #12]
 800b032:	0c1b      	lsrs	r3, r3, #16
 800b034:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b038:	4413      	add	r3, r2
 800b03a:	041b      	lsls	r3, r3, #16
 800b03c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	461a      	mov	r2, r3
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	01db      	lsls	r3, r3, #7
 800b048:	4413      	add	r3, r2
 800b04a:	3384      	adds	r3, #132	@ 0x84
 800b04c:	685b      	ldr	r3, [r3, #4]
 800b04e:	68fa      	ldr	r2, [r7, #12]
 800b050:	6812      	ldr	r2, [r2, #0]
 800b052:	4611      	mov	r1, r2
 800b054:	687a      	ldr	r2, [r7, #4]
 800b056:	01d2      	lsls	r2, r2, #7
 800b058:	440a      	add	r2, r1
 800b05a:	3284      	adds	r2, #132	@ 0x84
 800b05c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800b060:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	68db      	ldr	r3, [r3, #12]
 800b06c:	0c1b      	lsrs	r3, r3, #16
 800b06e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800b072:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800b074:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	4619      	mov	r1, r3
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	01db      	lsls	r3, r3, #7
 800b080:	440b      	add	r3, r1
 800b082:	3384      	adds	r3, #132	@ 0x84
 800b084:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800b08a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	68da      	ldr	r2, [r3, #12]
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	68db      	ldr	r3, [r3, #12]
 800b096:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b09a:	4413      	add	r3, r2
 800b09c:	041b      	lsls	r3, r3, #16
 800b09e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	461a      	mov	r2, r3
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	01db      	lsls	r3, r3, #7
 800b0aa:	4413      	add	r3, r2
 800b0ac:	3384      	adds	r3, #132	@ 0x84
 800b0ae:	689b      	ldr	r3, [r3, #8]
 800b0b0:	68fa      	ldr	r2, [r7, #12]
 800b0b2:	6812      	ldr	r2, [r2, #0]
 800b0b4:	4611      	mov	r1, r2
 800b0b6:	687a      	ldr	r2, [r7, #4]
 800b0b8:	01d2      	lsls	r2, r2, #7
 800b0ba:	440a      	add	r2, r1
 800b0bc:	3284      	adds	r2, #132	@ 0x84
 800b0be:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800b0c2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	689a      	ldr	r2, [r3, #8]
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	68db      	ldr	r3, [r3, #12]
 800b0ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b0d2:	4413      	add	r3, r2
 800b0d4:	1c5a      	adds	r2, r3, #1
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	4619      	mov	r1, r3
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	01db      	lsls	r3, r3, #7
 800b0e0:	440b      	add	r3, r1
 800b0e2:	3384      	adds	r3, #132	@ 0x84
 800b0e4:	4619      	mov	r1, r3
 800b0e6:	69fb      	ldr	r3, [r7, #28]
 800b0e8:	4313      	orrs	r3, r2
 800b0ea:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	461a      	mov	r2, r3
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	01db      	lsls	r3, r3, #7
 800b0f6:	4413      	add	r3, r2
 800b0f8:	3384      	adds	r3, #132	@ 0x84
 800b0fa:	691b      	ldr	r3, [r3, #16]
 800b0fc:	68fa      	ldr	r2, [r7, #12]
 800b0fe:	6812      	ldr	r2, [r2, #0]
 800b100:	4611      	mov	r1, r2
 800b102:	687a      	ldr	r2, [r7, #4]
 800b104:	01d2      	lsls	r2, r2, #7
 800b106:	440a      	add	r2, r1
 800b108:	3284      	adds	r2, #132	@ 0x84
 800b10a:	f023 0307 	bic.w	r3, r3, #7
 800b10e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	461a      	mov	r2, r3
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	01db      	lsls	r3, r3, #7
 800b11a:	4413      	add	r3, r2
 800b11c:	3384      	adds	r3, #132	@ 0x84
 800b11e:	461a      	mov	r2, r3
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	691b      	ldr	r3, [r3, #16]
 800b124:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800b126:	68bb      	ldr	r3, [r7, #8]
 800b128:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800b12c:	021b      	lsls	r3, r3, #8
 800b12e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800b136:	041b      	lsls	r3, r3, #16
 800b138:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800b13a:	68bb      	ldr	r3, [r7, #8]
 800b13c:	699b      	ldr	r3, [r3, #24]
 800b13e:	061b      	lsls	r3, r3, #24
 800b140:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b148:	461a      	mov	r2, r3
 800b14a:	69fb      	ldr	r3, [r7, #28]
 800b14c:	431a      	orrs	r2, r3
 800b14e:	69bb      	ldr	r3, [r7, #24]
 800b150:	431a      	orrs	r2, r3
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	4619      	mov	r1, r3
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	01db      	lsls	r3, r3, #7
 800b15c:	440b      	add	r3, r1
 800b15e:	3384      	adds	r3, #132	@ 0x84
 800b160:	4619      	mov	r1, r3
 800b162:	697b      	ldr	r3, [r7, #20]
 800b164:	4313      	orrs	r3, r2
 800b166:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	461a      	mov	r2, r3
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	01db      	lsls	r3, r3, #7
 800b172:	4413      	add	r3, r2
 800b174:	3384      	adds	r3, #132	@ 0x84
 800b176:	695b      	ldr	r3, [r3, #20]
 800b178:	68fa      	ldr	r2, [r7, #12]
 800b17a:	6812      	ldr	r2, [r2, #0]
 800b17c:	4611      	mov	r1, r2
 800b17e:	687a      	ldr	r2, [r7, #4]
 800b180:	01d2      	lsls	r2, r2, #7
 800b182:	440a      	add	r2, r1
 800b184:	3284      	adds	r2, #132	@ 0x84
 800b186:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800b18a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	461a      	mov	r2, r3
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	01db      	lsls	r3, r3, #7
 800b196:	4413      	add	r3, r2
 800b198:	3384      	adds	r3, #132	@ 0x84
 800b19a:	461a      	mov	r2, r3
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	695b      	ldr	r3, [r3, #20]
 800b1a0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	461a      	mov	r2, r3
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	01db      	lsls	r3, r3, #7
 800b1ac:	4413      	add	r3, r2
 800b1ae:	3384      	adds	r3, #132	@ 0x84
 800b1b0:	69da      	ldr	r2, [r3, #28]
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	01db      	lsls	r3, r3, #7
 800b1bc:	440b      	add	r3, r1
 800b1be:	3384      	adds	r3, #132	@ 0x84
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	4b4f      	ldr	r3, [pc, #316]	@ (800b300 <LTDC_SetConfig+0x2e4>)
 800b1c4:	4013      	ands	r3, r2
 800b1c6:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	69da      	ldr	r2, [r3, #28]
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	6a1b      	ldr	r3, [r3, #32]
 800b1d0:	68f9      	ldr	r1, [r7, #12]
 800b1d2:	6809      	ldr	r1, [r1, #0]
 800b1d4:	4608      	mov	r0, r1
 800b1d6:	6879      	ldr	r1, [r7, #4]
 800b1d8:	01c9      	lsls	r1, r1, #7
 800b1da:	4401      	add	r1, r0
 800b1dc:	3184      	adds	r1, #132	@ 0x84
 800b1de:	4313      	orrs	r3, r2
 800b1e0:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	461a      	mov	r2, r3
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	01db      	lsls	r3, r3, #7
 800b1ec:	4413      	add	r3, r2
 800b1ee:	3384      	adds	r3, #132	@ 0x84
 800b1f0:	461a      	mov	r2, r3
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1f6:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	691b      	ldr	r3, [r3, #16]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d102      	bne.n	800b206 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800b200:	2304      	movs	r3, #4
 800b202:	61fb      	str	r3, [r7, #28]
 800b204:	e01b      	b.n	800b23e <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	691b      	ldr	r3, [r3, #16]
 800b20a:	2b01      	cmp	r3, #1
 800b20c:	d102      	bne.n	800b214 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800b20e:	2303      	movs	r3, #3
 800b210:	61fb      	str	r3, [r7, #28]
 800b212:	e014      	b.n	800b23e <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	691b      	ldr	r3, [r3, #16]
 800b218:	2b04      	cmp	r3, #4
 800b21a:	d00b      	beq.n	800b234 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800b220:	2b02      	cmp	r3, #2
 800b222:	d007      	beq.n	800b234 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800b228:	2b03      	cmp	r3, #3
 800b22a:	d003      	beq.n	800b234 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800b230:	2b07      	cmp	r3, #7
 800b232:	d102      	bne.n	800b23a <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800b234:	2302      	movs	r3, #2
 800b236:	61fb      	str	r3, [r7, #28]
 800b238:	e001      	b.n	800b23e <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800b23a:	2301      	movs	r3, #1
 800b23c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	461a      	mov	r2, r3
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	01db      	lsls	r3, r3, #7
 800b248:	4413      	add	r3, r2
 800b24a:	3384      	adds	r3, #132	@ 0x84
 800b24c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b24e:	68fa      	ldr	r2, [r7, #12]
 800b250:	6812      	ldr	r2, [r2, #0]
 800b252:	4611      	mov	r1, r2
 800b254:	687a      	ldr	r2, [r7, #4]
 800b256:	01d2      	lsls	r2, r2, #7
 800b258:	440a      	add	r2, r1
 800b25a:	3284      	adds	r2, #132	@ 0x84
 800b25c:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800b260:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b266:	69fa      	ldr	r2, [r7, #28]
 800b268:	fb02 f303 	mul.w	r3, r2, r3
 800b26c:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	6859      	ldr	r1, [r3, #4]
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	1acb      	subs	r3, r1, r3
 800b278:	69f9      	ldr	r1, [r7, #28]
 800b27a:	fb01 f303 	mul.w	r3, r1, r3
 800b27e:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800b280:	68f9      	ldr	r1, [r7, #12]
 800b282:	6809      	ldr	r1, [r1, #0]
 800b284:	4608      	mov	r0, r1
 800b286:	6879      	ldr	r1, [r7, #4]
 800b288:	01c9      	lsls	r1, r1, #7
 800b28a:	4401      	add	r1, r0
 800b28c:	3184      	adds	r1, #132	@ 0x84
 800b28e:	4313      	orrs	r3, r2
 800b290:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	461a      	mov	r2, r3
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	01db      	lsls	r3, r3, #7
 800b29c:	4413      	add	r3, r2
 800b29e:	3384      	adds	r3, #132	@ 0x84
 800b2a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	01db      	lsls	r3, r3, #7
 800b2ac:	440b      	add	r3, r1
 800b2ae:	3384      	adds	r3, #132	@ 0x84
 800b2b0:	4619      	mov	r1, r3
 800b2b2:	4b14      	ldr	r3, [pc, #80]	@ (800b304 <LTDC_SetConfig+0x2e8>)
 800b2b4:	4013      	ands	r3, r2
 800b2b6:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	461a      	mov	r2, r3
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	01db      	lsls	r3, r3, #7
 800b2c2:	4413      	add	r3, r2
 800b2c4:	3384      	adds	r3, #132	@ 0x84
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	68bb      	ldr	r3, [r7, #8]
 800b2ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2cc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	01db      	lsls	r3, r3, #7
 800b2d8:	4413      	add	r3, r2
 800b2da:	3384      	adds	r3, #132	@ 0x84
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	68fa      	ldr	r2, [r7, #12]
 800b2e0:	6812      	ldr	r2, [r2, #0]
 800b2e2:	4611      	mov	r1, r2
 800b2e4:	687a      	ldr	r2, [r7, #4]
 800b2e6:	01d2      	lsls	r2, r2, #7
 800b2e8:	440a      	add	r2, r1
 800b2ea:	3284      	adds	r2, #132	@ 0x84
 800b2ec:	f043 0301 	orr.w	r3, r3, #1
 800b2f0:	6013      	str	r3, [r2, #0]
}
 800b2f2:	bf00      	nop
 800b2f4:	3724      	adds	r7, #36	@ 0x24
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fc:	4770      	bx	lr
 800b2fe:	bf00      	nop
 800b300:	fffff8f8 	.word	0xfffff8f8
 800b304:	fffff800 	.word	0xfffff800

0800b308 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800b308:	b480      	push	{r7}
 800b30a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b30c:	4b05      	ldr	r3, [pc, #20]	@ (800b324 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4a04      	ldr	r2, [pc, #16]	@ (800b324 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b312:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b316:	6013      	str	r3, [r2, #0]
}
 800b318:	bf00      	nop
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr
 800b322:	bf00      	nop
 800b324:	40007000 	.word	0x40007000

0800b328 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b082      	sub	sp, #8
 800b32c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800b32e:	2300      	movs	r3, #0
 800b330:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800b332:	4b23      	ldr	r3, [pc, #140]	@ (800b3c0 <HAL_PWREx_EnableOverDrive+0x98>)
 800b334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b336:	4a22      	ldr	r2, [pc, #136]	@ (800b3c0 <HAL_PWREx_EnableOverDrive+0x98>)
 800b338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b33c:	6413      	str	r3, [r2, #64]	@ 0x40
 800b33e:	4b20      	ldr	r3, [pc, #128]	@ (800b3c0 <HAL_PWREx_EnableOverDrive+0x98>)
 800b340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b346:	603b      	str	r3, [r7, #0]
 800b348:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800b34a:	4b1e      	ldr	r3, [pc, #120]	@ (800b3c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	4a1d      	ldr	r2, [pc, #116]	@ (800b3c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b354:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b356:	f7fa fbbf 	bl	8005ad8 <HAL_GetTick>
 800b35a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b35c:	e009      	b.n	800b372 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b35e:	f7fa fbbb 	bl	8005ad8 <HAL_GetTick>
 800b362:	4602      	mov	r2, r0
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	1ad3      	subs	r3, r2, r3
 800b368:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b36c:	d901      	bls.n	800b372 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800b36e:	2303      	movs	r3, #3
 800b370:	e022      	b.n	800b3b8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b372:	4b14      	ldr	r3, [pc, #80]	@ (800b3c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b374:	685b      	ldr	r3, [r3, #4]
 800b376:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b37a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b37e:	d1ee      	bne.n	800b35e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800b380:	4b10      	ldr	r3, [pc, #64]	@ (800b3c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	4a0f      	ldr	r2, [pc, #60]	@ (800b3c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b386:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b38a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b38c:	f7fa fba4 	bl	8005ad8 <HAL_GetTick>
 800b390:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b392:	e009      	b.n	800b3a8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b394:	f7fa fba0 	bl	8005ad8 <HAL_GetTick>
 800b398:	4602      	mov	r2, r0
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	1ad3      	subs	r3, r2, r3
 800b39e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b3a2:	d901      	bls.n	800b3a8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800b3a4:	2303      	movs	r3, #3
 800b3a6:	e007      	b.n	800b3b8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b3a8:	4b06      	ldr	r3, [pc, #24]	@ (800b3c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b3aa:	685b      	ldr	r3, [r3, #4]
 800b3ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b3b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b3b4:	d1ee      	bne.n	800b394 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800b3b6:	2300      	movs	r3, #0
}
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	3708      	adds	r7, #8
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd80      	pop	{r7, pc}
 800b3c0:	40023800 	.word	0x40023800
 800b3c4:	40007000 	.word	0x40007000

0800b3c8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b086      	sub	sp, #24
 800b3cc:	af02      	add	r7, sp, #8
 800b3ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800b3d0:	f7fa fb82 	bl	8005ad8 <HAL_GetTick>
 800b3d4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d101      	bne.n	800b3e0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800b3dc:	2301      	movs	r3, #1
 800b3de:	e067      	b.n	800b4b0 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3e6:	b2db      	uxtb	r3, r3
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d10b      	bne.n	800b404 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800b3f4:	6878      	ldr	r0, [r7, #4]
 800b3f6:	f7f7 f98d 	bl	8002714 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800b3fa:	f241 3188 	movw	r1, #5000	@ 0x1388
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f000 f85e 	bl	800b4c0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	689b      	ldr	r3, [r3, #8]
 800b412:	3b01      	subs	r3, #1
 800b414:	021a      	lsls	r2, r3, #8
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	430a      	orrs	r2, r1
 800b41c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b422:	9300      	str	r3, [sp, #0]
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	2200      	movs	r2, #0
 800b428:	2120      	movs	r1, #32
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f000 f856 	bl	800b4dc <QSPI_WaitFlagStateUntilTimeout>
 800b430:	4603      	mov	r3, r0
 800b432:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800b434:	7afb      	ldrb	r3, [r7, #11]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d135      	bne.n	800b4a6 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	681a      	ldr	r2, [r3, #0]
 800b440:	4b1d      	ldr	r3, [pc, #116]	@ (800b4b8 <HAL_QSPI_Init+0xf0>)
 800b442:	4013      	ands	r3, r2
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	6852      	ldr	r2, [r2, #4]
 800b448:	0611      	lsls	r1, r2, #24
 800b44a:	687a      	ldr	r2, [r7, #4]
 800b44c:	68d2      	ldr	r2, [r2, #12]
 800b44e:	4311      	orrs	r1, r2
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	69d2      	ldr	r2, [r2, #28]
 800b454:	4311      	orrs	r1, r2
 800b456:	687a      	ldr	r2, [r7, #4]
 800b458:	6a12      	ldr	r2, [r2, #32]
 800b45a:	4311      	orrs	r1, r2
 800b45c:	687a      	ldr	r2, [r7, #4]
 800b45e:	6812      	ldr	r2, [r2, #0]
 800b460:	430b      	orrs	r3, r1
 800b462:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	685a      	ldr	r2, [r3, #4]
 800b46a:	4b14      	ldr	r3, [pc, #80]	@ (800b4bc <HAL_QSPI_Init+0xf4>)
 800b46c:	4013      	ands	r3, r2
 800b46e:	687a      	ldr	r2, [r7, #4]
 800b470:	6912      	ldr	r2, [r2, #16]
 800b472:	0411      	lsls	r1, r2, #16
 800b474:	687a      	ldr	r2, [r7, #4]
 800b476:	6952      	ldr	r2, [r2, #20]
 800b478:	4311      	orrs	r1, r2
 800b47a:	687a      	ldr	r2, [r7, #4]
 800b47c:	6992      	ldr	r2, [r2, #24]
 800b47e:	4311      	orrs	r1, r2
 800b480:	687a      	ldr	r2, [r7, #4]
 800b482:	6812      	ldr	r2, [r2, #0]
 800b484:	430b      	orrs	r3, r1
 800b486:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	681a      	ldr	r2, [r3, #0]
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	f042 0201 	orr.w	r2, r2, #1
 800b496:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2200      	movs	r2, #0
 800b49c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	2201      	movs	r2, #1
 800b4a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800b4ae:	7afb      	ldrb	r3, [r7, #11]
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3710      	adds	r7, #16
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}
 800b4b8:	00ffff2f 	.word	0x00ffff2f
 800b4bc:	ffe0f8fe 	.word	0xffe0f8fe

0800b4c0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b083      	sub	sp, #12
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
 800b4c8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	683a      	ldr	r2, [r7, #0]
 800b4ce:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800b4d0:	bf00      	nop
 800b4d2:	370c      	adds	r7, #12
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4da:	4770      	bx	lr

0800b4dc <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b084      	sub	sp, #16
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	60f8      	str	r0, [r7, #12]
 800b4e4:	60b9      	str	r1, [r7, #8]
 800b4e6:	603b      	str	r3, [r7, #0]
 800b4e8:	4613      	mov	r3, r2
 800b4ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b4ec:	e01a      	b.n	800b524 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b4ee:	69bb      	ldr	r3, [r7, #24]
 800b4f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b4f4:	d016      	beq.n	800b524 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4f6:	f7fa faef 	bl	8005ad8 <HAL_GetTick>
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	1ad3      	subs	r3, r2, r3
 800b500:	69ba      	ldr	r2, [r7, #24]
 800b502:	429a      	cmp	r2, r3
 800b504:	d302      	bcc.n	800b50c <QSPI_WaitFlagStateUntilTimeout+0x30>
 800b506:	69bb      	ldr	r3, [r7, #24]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d10b      	bne.n	800b524 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	2204      	movs	r2, #4
 800b510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b518:	f043 0201 	orr.w	r2, r3, #1
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800b520:	2301      	movs	r3, #1
 800b522:	e00e      	b.n	800b542 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	689a      	ldr	r2, [r3, #8]
 800b52a:	68bb      	ldr	r3, [r7, #8]
 800b52c:	4013      	ands	r3, r2
 800b52e:	2b00      	cmp	r3, #0
 800b530:	bf14      	ite	ne
 800b532:	2301      	movne	r3, #1
 800b534:	2300      	moveq	r3, #0
 800b536:	b2db      	uxtb	r3, r3
 800b538:	461a      	mov	r2, r3
 800b53a:	79fb      	ldrb	r3, [r7, #7]
 800b53c:	429a      	cmp	r2, r3
 800b53e:	d1d6      	bne.n	800b4ee <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b540:	2300      	movs	r3, #0
}
 800b542:	4618      	mov	r0, r3
 800b544:	3710      	adds	r7, #16
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}
	...

0800b54c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b086      	sub	sp, #24
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800b554:	2300      	movs	r3, #0
 800b556:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d101      	bne.n	800b562 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800b55e:	2301      	movs	r3, #1
 800b560:	e291      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f003 0301 	and.w	r3, r3, #1
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	f000 8087 	beq.w	800b67e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b570:	4b96      	ldr	r3, [pc, #600]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b572:	689b      	ldr	r3, [r3, #8]
 800b574:	f003 030c 	and.w	r3, r3, #12
 800b578:	2b04      	cmp	r3, #4
 800b57a:	d00c      	beq.n	800b596 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b57c:	4b93      	ldr	r3, [pc, #588]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b57e:	689b      	ldr	r3, [r3, #8]
 800b580:	f003 030c 	and.w	r3, r3, #12
 800b584:	2b08      	cmp	r3, #8
 800b586:	d112      	bne.n	800b5ae <HAL_RCC_OscConfig+0x62>
 800b588:	4b90      	ldr	r3, [pc, #576]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b58a:	685b      	ldr	r3, [r3, #4]
 800b58c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b590:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b594:	d10b      	bne.n	800b5ae <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b596:	4b8d      	ldr	r3, [pc, #564]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d06c      	beq.n	800b67c <HAL_RCC_OscConfig+0x130>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	685b      	ldr	r3, [r3, #4]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d168      	bne.n	800b67c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	e26b      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	685b      	ldr	r3, [r3, #4]
 800b5b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5b6:	d106      	bne.n	800b5c6 <HAL_RCC_OscConfig+0x7a>
 800b5b8:	4b84      	ldr	r3, [pc, #528]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	4a83      	ldr	r2, [pc, #524]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b5be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b5c2:	6013      	str	r3, [r2, #0]
 800b5c4:	e02e      	b.n	800b624 <HAL_RCC_OscConfig+0xd8>
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	685b      	ldr	r3, [r3, #4]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d10c      	bne.n	800b5e8 <HAL_RCC_OscConfig+0x9c>
 800b5ce:	4b7f      	ldr	r3, [pc, #508]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	4a7e      	ldr	r2, [pc, #504]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b5d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b5d8:	6013      	str	r3, [r2, #0]
 800b5da:	4b7c      	ldr	r3, [pc, #496]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	4a7b      	ldr	r2, [pc, #492]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b5e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b5e4:	6013      	str	r3, [r2, #0]
 800b5e6:	e01d      	b.n	800b624 <HAL_RCC_OscConfig+0xd8>
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	685b      	ldr	r3, [r3, #4]
 800b5ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b5f0:	d10c      	bne.n	800b60c <HAL_RCC_OscConfig+0xc0>
 800b5f2:	4b76      	ldr	r3, [pc, #472]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	4a75      	ldr	r2, [pc, #468]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b5f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b5fc:	6013      	str	r3, [r2, #0]
 800b5fe:	4b73      	ldr	r3, [pc, #460]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	4a72      	ldr	r2, [pc, #456]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b608:	6013      	str	r3, [r2, #0]
 800b60a:	e00b      	b.n	800b624 <HAL_RCC_OscConfig+0xd8>
 800b60c:	4b6f      	ldr	r3, [pc, #444]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	4a6e      	ldr	r2, [pc, #440]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b612:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b616:	6013      	str	r3, [r2, #0]
 800b618:	4b6c      	ldr	r3, [pc, #432]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	4a6b      	ldr	r2, [pc, #428]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b61e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b622:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	685b      	ldr	r3, [r3, #4]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d013      	beq.n	800b654 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b62c:	f7fa fa54 	bl	8005ad8 <HAL_GetTick>
 800b630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b632:	e008      	b.n	800b646 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b634:	f7fa fa50 	bl	8005ad8 <HAL_GetTick>
 800b638:	4602      	mov	r2, r0
 800b63a:	693b      	ldr	r3, [r7, #16]
 800b63c:	1ad3      	subs	r3, r2, r3
 800b63e:	2b64      	cmp	r3, #100	@ 0x64
 800b640:	d901      	bls.n	800b646 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b642:	2303      	movs	r3, #3
 800b644:	e21f      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b646:	4b61      	ldr	r3, [pc, #388]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d0f0      	beq.n	800b634 <HAL_RCC_OscConfig+0xe8>
 800b652:	e014      	b.n	800b67e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b654:	f7fa fa40 	bl	8005ad8 <HAL_GetTick>
 800b658:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b65a:	e008      	b.n	800b66e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b65c:	f7fa fa3c 	bl	8005ad8 <HAL_GetTick>
 800b660:	4602      	mov	r2, r0
 800b662:	693b      	ldr	r3, [r7, #16]
 800b664:	1ad3      	subs	r3, r2, r3
 800b666:	2b64      	cmp	r3, #100	@ 0x64
 800b668:	d901      	bls.n	800b66e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b66a:	2303      	movs	r3, #3
 800b66c:	e20b      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b66e:	4b57      	ldr	r3, [pc, #348]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b676:	2b00      	cmp	r3, #0
 800b678:	d1f0      	bne.n	800b65c <HAL_RCC_OscConfig+0x110>
 800b67a:	e000      	b.n	800b67e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b67c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f003 0302 	and.w	r3, r3, #2
 800b686:	2b00      	cmp	r3, #0
 800b688:	d069      	beq.n	800b75e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b68a:	4b50      	ldr	r3, [pc, #320]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b68c:	689b      	ldr	r3, [r3, #8]
 800b68e:	f003 030c 	and.w	r3, r3, #12
 800b692:	2b00      	cmp	r3, #0
 800b694:	d00b      	beq.n	800b6ae <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b696:	4b4d      	ldr	r3, [pc, #308]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b698:	689b      	ldr	r3, [r3, #8]
 800b69a:	f003 030c 	and.w	r3, r3, #12
 800b69e:	2b08      	cmp	r3, #8
 800b6a0:	d11c      	bne.n	800b6dc <HAL_RCC_OscConfig+0x190>
 800b6a2:	4b4a      	ldr	r3, [pc, #296]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b6a4:	685b      	ldr	r3, [r3, #4]
 800b6a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d116      	bne.n	800b6dc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b6ae:	4b47      	ldr	r3, [pc, #284]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	f003 0302 	and.w	r3, r3, #2
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d005      	beq.n	800b6c6 <HAL_RCC_OscConfig+0x17a>
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	68db      	ldr	r3, [r3, #12]
 800b6be:	2b01      	cmp	r3, #1
 800b6c0:	d001      	beq.n	800b6c6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	e1df      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b6c6:	4b41      	ldr	r3, [pc, #260]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	691b      	ldr	r3, [r3, #16]
 800b6d2:	00db      	lsls	r3, r3, #3
 800b6d4:	493d      	ldr	r1, [pc, #244]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b6d6:	4313      	orrs	r3, r2
 800b6d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b6da:	e040      	b.n	800b75e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	68db      	ldr	r3, [r3, #12]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d023      	beq.n	800b72c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b6e4:	4b39      	ldr	r3, [pc, #228]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	4a38      	ldr	r2, [pc, #224]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b6ea:	f043 0301 	orr.w	r3, r3, #1
 800b6ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6f0:	f7fa f9f2 	bl	8005ad8 <HAL_GetTick>
 800b6f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b6f6:	e008      	b.n	800b70a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b6f8:	f7fa f9ee 	bl	8005ad8 <HAL_GetTick>
 800b6fc:	4602      	mov	r2, r0
 800b6fe:	693b      	ldr	r3, [r7, #16]
 800b700:	1ad3      	subs	r3, r2, r3
 800b702:	2b02      	cmp	r3, #2
 800b704:	d901      	bls.n	800b70a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800b706:	2303      	movs	r3, #3
 800b708:	e1bd      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b70a:	4b30      	ldr	r3, [pc, #192]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	f003 0302 	and.w	r3, r3, #2
 800b712:	2b00      	cmp	r3, #0
 800b714:	d0f0      	beq.n	800b6f8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b716:	4b2d      	ldr	r3, [pc, #180]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	691b      	ldr	r3, [r3, #16]
 800b722:	00db      	lsls	r3, r3, #3
 800b724:	4929      	ldr	r1, [pc, #164]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b726:	4313      	orrs	r3, r2
 800b728:	600b      	str	r3, [r1, #0]
 800b72a:	e018      	b.n	800b75e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b72c:	4b27      	ldr	r3, [pc, #156]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	4a26      	ldr	r2, [pc, #152]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b732:	f023 0301 	bic.w	r3, r3, #1
 800b736:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b738:	f7fa f9ce 	bl	8005ad8 <HAL_GetTick>
 800b73c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b73e:	e008      	b.n	800b752 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b740:	f7fa f9ca 	bl	8005ad8 <HAL_GetTick>
 800b744:	4602      	mov	r2, r0
 800b746:	693b      	ldr	r3, [r7, #16]
 800b748:	1ad3      	subs	r3, r2, r3
 800b74a:	2b02      	cmp	r3, #2
 800b74c:	d901      	bls.n	800b752 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800b74e:	2303      	movs	r3, #3
 800b750:	e199      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b752:	4b1e      	ldr	r3, [pc, #120]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	f003 0302 	and.w	r3, r3, #2
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d1f0      	bne.n	800b740 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	f003 0308 	and.w	r3, r3, #8
 800b766:	2b00      	cmp	r3, #0
 800b768:	d038      	beq.n	800b7dc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	695b      	ldr	r3, [r3, #20]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d019      	beq.n	800b7a6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b772:	4b16      	ldr	r3, [pc, #88]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b774:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b776:	4a15      	ldr	r2, [pc, #84]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b778:	f043 0301 	orr.w	r3, r3, #1
 800b77c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b77e:	f7fa f9ab 	bl	8005ad8 <HAL_GetTick>
 800b782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b784:	e008      	b.n	800b798 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b786:	f7fa f9a7 	bl	8005ad8 <HAL_GetTick>
 800b78a:	4602      	mov	r2, r0
 800b78c:	693b      	ldr	r3, [r7, #16]
 800b78e:	1ad3      	subs	r3, r2, r3
 800b790:	2b02      	cmp	r3, #2
 800b792:	d901      	bls.n	800b798 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b794:	2303      	movs	r3, #3
 800b796:	e176      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b798:	4b0c      	ldr	r3, [pc, #48]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b79a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b79c:	f003 0302 	and.w	r3, r3, #2
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d0f0      	beq.n	800b786 <HAL_RCC_OscConfig+0x23a>
 800b7a4:	e01a      	b.n	800b7dc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b7a6:	4b09      	ldr	r3, [pc, #36]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b7a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b7aa:	4a08      	ldr	r2, [pc, #32]	@ (800b7cc <HAL_RCC_OscConfig+0x280>)
 800b7ac:	f023 0301 	bic.w	r3, r3, #1
 800b7b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7b2:	f7fa f991 	bl	8005ad8 <HAL_GetTick>
 800b7b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b7b8:	e00a      	b.n	800b7d0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b7ba:	f7fa f98d 	bl	8005ad8 <HAL_GetTick>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	1ad3      	subs	r3, r2, r3
 800b7c4:	2b02      	cmp	r3, #2
 800b7c6:	d903      	bls.n	800b7d0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b7c8:	2303      	movs	r3, #3
 800b7ca:	e15c      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
 800b7cc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b7d0:	4b91      	ldr	r3, [pc, #580]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b7d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b7d4:	f003 0302 	and.w	r3, r3, #2
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d1ee      	bne.n	800b7ba <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	f003 0304 	and.w	r3, r3, #4
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	f000 80a4 	beq.w	800b932 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b7ea:	4b8b      	ldr	r3, [pc, #556]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b7ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d10d      	bne.n	800b812 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800b7f6:	4b88      	ldr	r3, [pc, #544]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b7f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7fa:	4a87      	ldr	r2, [pc, #540]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b7fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b800:	6413      	str	r3, [r2, #64]	@ 0x40
 800b802:	4b85      	ldr	r3, [pc, #532]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b80a:	60bb      	str	r3, [r7, #8]
 800b80c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b80e:	2301      	movs	r3, #1
 800b810:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b812:	4b82      	ldr	r3, [pc, #520]	@ (800ba1c <HAL_RCC_OscConfig+0x4d0>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d118      	bne.n	800b850 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800b81e:	4b7f      	ldr	r3, [pc, #508]	@ (800ba1c <HAL_RCC_OscConfig+0x4d0>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	4a7e      	ldr	r2, [pc, #504]	@ (800ba1c <HAL_RCC_OscConfig+0x4d0>)
 800b824:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b82a:	f7fa f955 	bl	8005ad8 <HAL_GetTick>
 800b82e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b830:	e008      	b.n	800b844 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b832:	f7fa f951 	bl	8005ad8 <HAL_GetTick>
 800b836:	4602      	mov	r2, r0
 800b838:	693b      	ldr	r3, [r7, #16]
 800b83a:	1ad3      	subs	r3, r2, r3
 800b83c:	2b64      	cmp	r3, #100	@ 0x64
 800b83e:	d901      	bls.n	800b844 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800b840:	2303      	movs	r3, #3
 800b842:	e120      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b844:	4b75      	ldr	r3, [pc, #468]	@ (800ba1c <HAL_RCC_OscConfig+0x4d0>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d0f0      	beq.n	800b832 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	689b      	ldr	r3, [r3, #8]
 800b854:	2b01      	cmp	r3, #1
 800b856:	d106      	bne.n	800b866 <HAL_RCC_OscConfig+0x31a>
 800b858:	4b6f      	ldr	r3, [pc, #444]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b85a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b85c:	4a6e      	ldr	r2, [pc, #440]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b85e:	f043 0301 	orr.w	r3, r3, #1
 800b862:	6713      	str	r3, [r2, #112]	@ 0x70
 800b864:	e02d      	b.n	800b8c2 <HAL_RCC_OscConfig+0x376>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	689b      	ldr	r3, [r3, #8]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d10c      	bne.n	800b888 <HAL_RCC_OscConfig+0x33c>
 800b86e:	4b6a      	ldr	r3, [pc, #424]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b872:	4a69      	ldr	r2, [pc, #420]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b874:	f023 0301 	bic.w	r3, r3, #1
 800b878:	6713      	str	r3, [r2, #112]	@ 0x70
 800b87a:	4b67      	ldr	r3, [pc, #412]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b87c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b87e:	4a66      	ldr	r2, [pc, #408]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b880:	f023 0304 	bic.w	r3, r3, #4
 800b884:	6713      	str	r3, [r2, #112]	@ 0x70
 800b886:	e01c      	b.n	800b8c2 <HAL_RCC_OscConfig+0x376>
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	689b      	ldr	r3, [r3, #8]
 800b88c:	2b05      	cmp	r3, #5
 800b88e:	d10c      	bne.n	800b8aa <HAL_RCC_OscConfig+0x35e>
 800b890:	4b61      	ldr	r3, [pc, #388]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b894:	4a60      	ldr	r2, [pc, #384]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b896:	f043 0304 	orr.w	r3, r3, #4
 800b89a:	6713      	str	r3, [r2, #112]	@ 0x70
 800b89c:	4b5e      	ldr	r3, [pc, #376]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b89e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8a0:	4a5d      	ldr	r2, [pc, #372]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b8a2:	f043 0301 	orr.w	r3, r3, #1
 800b8a6:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8a8:	e00b      	b.n	800b8c2 <HAL_RCC_OscConfig+0x376>
 800b8aa:	4b5b      	ldr	r3, [pc, #364]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b8ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8ae:	4a5a      	ldr	r2, [pc, #360]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b8b0:	f023 0301 	bic.w	r3, r3, #1
 800b8b4:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8b6:	4b58      	ldr	r3, [pc, #352]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b8b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8ba:	4a57      	ldr	r2, [pc, #348]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b8bc:	f023 0304 	bic.w	r3, r3, #4
 800b8c0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	689b      	ldr	r3, [r3, #8]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d015      	beq.n	800b8f6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b8ca:	f7fa f905 	bl	8005ad8 <HAL_GetTick>
 800b8ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b8d0:	e00a      	b.n	800b8e8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b8d2:	f7fa f901 	bl	8005ad8 <HAL_GetTick>
 800b8d6:	4602      	mov	r2, r0
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	1ad3      	subs	r3, r2, r3
 800b8dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	d901      	bls.n	800b8e8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800b8e4:	2303      	movs	r3, #3
 800b8e6:	e0ce      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b8e8:	4b4b      	ldr	r3, [pc, #300]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b8ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8ec:	f003 0302 	and.w	r3, r3, #2
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d0ee      	beq.n	800b8d2 <HAL_RCC_OscConfig+0x386>
 800b8f4:	e014      	b.n	800b920 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b8f6:	f7fa f8ef 	bl	8005ad8 <HAL_GetTick>
 800b8fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b8fc:	e00a      	b.n	800b914 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b8fe:	f7fa f8eb 	bl	8005ad8 <HAL_GetTick>
 800b902:	4602      	mov	r2, r0
 800b904:	693b      	ldr	r3, [r7, #16]
 800b906:	1ad3      	subs	r3, r2, r3
 800b908:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b90c:	4293      	cmp	r3, r2
 800b90e:	d901      	bls.n	800b914 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800b910:	2303      	movs	r3, #3
 800b912:	e0b8      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b914:	4b40      	ldr	r3, [pc, #256]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b918:	f003 0302 	and.w	r3, r3, #2
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d1ee      	bne.n	800b8fe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b920:	7dfb      	ldrb	r3, [r7, #23]
 800b922:	2b01      	cmp	r3, #1
 800b924:	d105      	bne.n	800b932 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b926:	4b3c      	ldr	r3, [pc, #240]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b92a:	4a3b      	ldr	r2, [pc, #236]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b92c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b930:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	699b      	ldr	r3, [r3, #24]
 800b936:	2b00      	cmp	r3, #0
 800b938:	f000 80a4 	beq.w	800ba84 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b93c:	4b36      	ldr	r3, [pc, #216]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b93e:	689b      	ldr	r3, [r3, #8]
 800b940:	f003 030c 	and.w	r3, r3, #12
 800b944:	2b08      	cmp	r3, #8
 800b946:	d06b      	beq.n	800ba20 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	699b      	ldr	r3, [r3, #24]
 800b94c:	2b02      	cmp	r3, #2
 800b94e:	d149      	bne.n	800b9e4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b950:	4b31      	ldr	r3, [pc, #196]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	4a30      	ldr	r2, [pc, #192]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b956:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b95a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b95c:	f7fa f8bc 	bl	8005ad8 <HAL_GetTick>
 800b960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b962:	e008      	b.n	800b976 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b964:	f7fa f8b8 	bl	8005ad8 <HAL_GetTick>
 800b968:	4602      	mov	r2, r0
 800b96a:	693b      	ldr	r3, [r7, #16]
 800b96c:	1ad3      	subs	r3, r2, r3
 800b96e:	2b02      	cmp	r3, #2
 800b970:	d901      	bls.n	800b976 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800b972:	2303      	movs	r3, #3
 800b974:	e087      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b976:	4b28      	ldr	r3, [pc, #160]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d1f0      	bne.n	800b964 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	69da      	ldr	r2, [r3, #28]
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	6a1b      	ldr	r3, [r3, #32]
 800b98a:	431a      	orrs	r2, r3
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b990:	019b      	lsls	r3, r3, #6
 800b992:	431a      	orrs	r2, r3
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b998:	085b      	lsrs	r3, r3, #1
 800b99a:	3b01      	subs	r3, #1
 800b99c:	041b      	lsls	r3, r3, #16
 800b99e:	431a      	orrs	r2, r3
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9a4:	061b      	lsls	r3, r3, #24
 800b9a6:	4313      	orrs	r3, r2
 800b9a8:	4a1b      	ldr	r2, [pc, #108]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b9aa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b9ae:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b9b0:	4b19      	ldr	r3, [pc, #100]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	4a18      	ldr	r2, [pc, #96]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b9b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b9ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9bc:	f7fa f88c 	bl	8005ad8 <HAL_GetTick>
 800b9c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b9c2:	e008      	b.n	800b9d6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b9c4:	f7fa f888 	bl	8005ad8 <HAL_GetTick>
 800b9c8:	4602      	mov	r2, r0
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	1ad3      	subs	r3, r2, r3
 800b9ce:	2b02      	cmp	r3, #2
 800b9d0:	d901      	bls.n	800b9d6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800b9d2:	2303      	movs	r3, #3
 800b9d4:	e057      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b9d6:	4b10      	ldr	r3, [pc, #64]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d0f0      	beq.n	800b9c4 <HAL_RCC_OscConfig+0x478>
 800b9e2:	e04f      	b.n	800ba84 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b9e4:	4b0c      	ldr	r3, [pc, #48]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	4a0b      	ldr	r2, [pc, #44]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800b9ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b9ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9f0:	f7fa f872 	bl	8005ad8 <HAL_GetTick>
 800b9f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b9f6:	e008      	b.n	800ba0a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b9f8:	f7fa f86e 	bl	8005ad8 <HAL_GetTick>
 800b9fc:	4602      	mov	r2, r0
 800b9fe:	693b      	ldr	r3, [r7, #16]
 800ba00:	1ad3      	subs	r3, r2, r3
 800ba02:	2b02      	cmp	r3, #2
 800ba04:	d901      	bls.n	800ba0a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800ba06:	2303      	movs	r3, #3
 800ba08:	e03d      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ba0a:	4b03      	ldr	r3, [pc, #12]	@ (800ba18 <HAL_RCC_OscConfig+0x4cc>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d1f0      	bne.n	800b9f8 <HAL_RCC_OscConfig+0x4ac>
 800ba16:	e035      	b.n	800ba84 <HAL_RCC_OscConfig+0x538>
 800ba18:	40023800 	.word	0x40023800
 800ba1c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800ba20:	4b1b      	ldr	r3, [pc, #108]	@ (800ba90 <HAL_RCC_OscConfig+0x544>)
 800ba22:	685b      	ldr	r3, [r3, #4]
 800ba24:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	699b      	ldr	r3, [r3, #24]
 800ba2a:	2b01      	cmp	r3, #1
 800ba2c:	d028      	beq.n	800ba80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d121      	bne.n	800ba80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba46:	429a      	cmp	r2, r3
 800ba48:	d11a      	bne.n	800ba80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ba4a:	68fa      	ldr	r2, [r7, #12]
 800ba4c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ba50:	4013      	ands	r3, r2
 800ba52:	687a      	ldr	r2, [r7, #4]
 800ba54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ba56:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ba58:	4293      	cmp	r3, r2
 800ba5a:	d111      	bne.n	800ba80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba66:	085b      	lsrs	r3, r3, #1
 800ba68:	3b01      	subs	r3, #1
 800ba6a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ba6c:	429a      	cmp	r2, r3
 800ba6e:	d107      	bne.n	800ba80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba7a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800ba7c:	429a      	cmp	r2, r3
 800ba7e:	d001      	beq.n	800ba84 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800ba80:	2301      	movs	r3, #1
 800ba82:	e000      	b.n	800ba86 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800ba84:	2300      	movs	r3, #0
}
 800ba86:	4618      	mov	r0, r3
 800ba88:	3718      	adds	r7, #24
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}
 800ba8e:	bf00      	nop
 800ba90:	40023800 	.word	0x40023800

0800ba94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b084      	sub	sp, #16
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
 800ba9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800ba9e:	2300      	movs	r3, #0
 800baa0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d101      	bne.n	800baac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800baa8:	2301      	movs	r3, #1
 800baaa:	e0d0      	b.n	800bc4e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800baac:	4b6a      	ldr	r3, [pc, #424]	@ (800bc58 <HAL_RCC_ClockConfig+0x1c4>)
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f003 030f 	and.w	r3, r3, #15
 800bab4:	683a      	ldr	r2, [r7, #0]
 800bab6:	429a      	cmp	r2, r3
 800bab8:	d910      	bls.n	800badc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800baba:	4b67      	ldr	r3, [pc, #412]	@ (800bc58 <HAL_RCC_ClockConfig+0x1c4>)
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	f023 020f 	bic.w	r2, r3, #15
 800bac2:	4965      	ldr	r1, [pc, #404]	@ (800bc58 <HAL_RCC_ClockConfig+0x1c4>)
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	4313      	orrs	r3, r2
 800bac8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800baca:	4b63      	ldr	r3, [pc, #396]	@ (800bc58 <HAL_RCC_ClockConfig+0x1c4>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f003 030f 	and.w	r3, r3, #15
 800bad2:	683a      	ldr	r2, [r7, #0]
 800bad4:	429a      	cmp	r2, r3
 800bad6:	d001      	beq.n	800badc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800bad8:	2301      	movs	r3, #1
 800bada:	e0b8      	b.n	800bc4e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f003 0302 	and.w	r3, r3, #2
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d020      	beq.n	800bb2a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	f003 0304 	and.w	r3, r3, #4
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d005      	beq.n	800bb00 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800baf4:	4b59      	ldr	r3, [pc, #356]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800baf6:	689b      	ldr	r3, [r3, #8]
 800baf8:	4a58      	ldr	r2, [pc, #352]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bafa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800bafe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f003 0308 	and.w	r3, r3, #8
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d005      	beq.n	800bb18 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800bb0c:	4b53      	ldr	r3, [pc, #332]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bb0e:	689b      	ldr	r3, [r3, #8]
 800bb10:	4a52      	ldr	r2, [pc, #328]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bb12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800bb16:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bb18:	4b50      	ldr	r3, [pc, #320]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bb1a:	689b      	ldr	r3, [r3, #8]
 800bb1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	689b      	ldr	r3, [r3, #8]
 800bb24:	494d      	ldr	r1, [pc, #308]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bb26:	4313      	orrs	r3, r2
 800bb28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	f003 0301 	and.w	r3, r3, #1
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d040      	beq.n	800bbb8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	2b01      	cmp	r3, #1
 800bb3c:	d107      	bne.n	800bb4e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bb3e:	4b47      	ldr	r3, [pc, #284]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d115      	bne.n	800bb76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	e07f      	b.n	800bc4e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	685b      	ldr	r3, [r3, #4]
 800bb52:	2b02      	cmp	r3, #2
 800bb54:	d107      	bne.n	800bb66 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bb56:	4b41      	ldr	r3, [pc, #260]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d109      	bne.n	800bb76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800bb62:	2301      	movs	r3, #1
 800bb64:	e073      	b.n	800bc4e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bb66:	4b3d      	ldr	r3, [pc, #244]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f003 0302 	and.w	r3, r3, #2
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d101      	bne.n	800bb76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800bb72:	2301      	movs	r3, #1
 800bb74:	e06b      	b.n	800bc4e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800bb76:	4b39      	ldr	r3, [pc, #228]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bb78:	689b      	ldr	r3, [r3, #8]
 800bb7a:	f023 0203 	bic.w	r2, r3, #3
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	685b      	ldr	r3, [r3, #4]
 800bb82:	4936      	ldr	r1, [pc, #216]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bb84:	4313      	orrs	r3, r2
 800bb86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb88:	f7f9 ffa6 	bl	8005ad8 <HAL_GetTick>
 800bb8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bb8e:	e00a      	b.n	800bba6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bb90:	f7f9 ffa2 	bl	8005ad8 <HAL_GetTick>
 800bb94:	4602      	mov	r2, r0
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	1ad3      	subs	r3, r2, r3
 800bb9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d901      	bls.n	800bba6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800bba2:	2303      	movs	r3, #3
 800bba4:	e053      	b.n	800bc4e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bba6:	4b2d      	ldr	r3, [pc, #180]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bba8:	689b      	ldr	r3, [r3, #8]
 800bbaa:	f003 020c 	and.w	r2, r3, #12
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	685b      	ldr	r3, [r3, #4]
 800bbb2:	009b      	lsls	r3, r3, #2
 800bbb4:	429a      	cmp	r2, r3
 800bbb6:	d1eb      	bne.n	800bb90 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bbb8:	4b27      	ldr	r3, [pc, #156]	@ (800bc58 <HAL_RCC_ClockConfig+0x1c4>)
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f003 030f 	and.w	r3, r3, #15
 800bbc0:	683a      	ldr	r2, [r7, #0]
 800bbc2:	429a      	cmp	r2, r3
 800bbc4:	d210      	bcs.n	800bbe8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bbc6:	4b24      	ldr	r3, [pc, #144]	@ (800bc58 <HAL_RCC_ClockConfig+0x1c4>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f023 020f 	bic.w	r2, r3, #15
 800bbce:	4922      	ldr	r1, [pc, #136]	@ (800bc58 <HAL_RCC_ClockConfig+0x1c4>)
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	4313      	orrs	r3, r2
 800bbd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bbd6:	4b20      	ldr	r3, [pc, #128]	@ (800bc58 <HAL_RCC_ClockConfig+0x1c4>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	f003 030f 	and.w	r3, r3, #15
 800bbde:	683a      	ldr	r2, [r7, #0]
 800bbe0:	429a      	cmp	r2, r3
 800bbe2:	d001      	beq.n	800bbe8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	e032      	b.n	800bc4e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	f003 0304 	and.w	r3, r3, #4
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d008      	beq.n	800bc06 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bbf4:	4b19      	ldr	r3, [pc, #100]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bbf6:	689b      	ldr	r3, [r3, #8]
 800bbf8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	68db      	ldr	r3, [r3, #12]
 800bc00:	4916      	ldr	r1, [pc, #88]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bc02:	4313      	orrs	r3, r2
 800bc04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f003 0308 	and.w	r3, r3, #8
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d009      	beq.n	800bc26 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800bc12:	4b12      	ldr	r3, [pc, #72]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bc14:	689b      	ldr	r3, [r3, #8]
 800bc16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	691b      	ldr	r3, [r3, #16]
 800bc1e:	00db      	lsls	r3, r3, #3
 800bc20:	490e      	ldr	r1, [pc, #56]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bc22:	4313      	orrs	r3, r2
 800bc24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800bc26:	f000 f821 	bl	800bc6c <HAL_RCC_GetSysClockFreq>
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	4b0b      	ldr	r3, [pc, #44]	@ (800bc5c <HAL_RCC_ClockConfig+0x1c8>)
 800bc2e:	689b      	ldr	r3, [r3, #8]
 800bc30:	091b      	lsrs	r3, r3, #4
 800bc32:	f003 030f 	and.w	r3, r3, #15
 800bc36:	490a      	ldr	r1, [pc, #40]	@ (800bc60 <HAL_RCC_ClockConfig+0x1cc>)
 800bc38:	5ccb      	ldrb	r3, [r1, r3]
 800bc3a:	fa22 f303 	lsr.w	r3, r2, r3
 800bc3e:	4a09      	ldr	r2, [pc, #36]	@ (800bc64 <HAL_RCC_ClockConfig+0x1d0>)
 800bc40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800bc42:	4b09      	ldr	r3, [pc, #36]	@ (800bc68 <HAL_RCC_ClockConfig+0x1d4>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	4618      	mov	r0, r3
 800bc48:	f7f7 fb42 	bl	80032d0 <HAL_InitTick>

  return HAL_OK;
 800bc4c:	2300      	movs	r3, #0
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	3710      	adds	r7, #16
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bd80      	pop	{r7, pc}
 800bc56:	bf00      	nop
 800bc58:	40023c00 	.word	0x40023c00
 800bc5c:	40023800 	.word	0x40023800
 800bc60:	080185f8 	.word	0x080185f8
 800bc64:	20012000 	.word	0x20012000
 800bc68:	20012038 	.word	0x20012038

0800bc6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bc6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bc70:	b090      	sub	sp, #64	@ 0x40
 800bc72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800bc74:	2300      	movs	r3, #0
 800bc76:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc78:	2300      	movs	r3, #0
 800bc7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800bc80:	2300      	movs	r3, #0
 800bc82:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bc84:	4b59      	ldr	r3, [pc, #356]	@ (800bdec <HAL_RCC_GetSysClockFreq+0x180>)
 800bc86:	689b      	ldr	r3, [r3, #8]
 800bc88:	f003 030c 	and.w	r3, r3, #12
 800bc8c:	2b08      	cmp	r3, #8
 800bc8e:	d00d      	beq.n	800bcac <HAL_RCC_GetSysClockFreq+0x40>
 800bc90:	2b08      	cmp	r3, #8
 800bc92:	f200 80a1 	bhi.w	800bdd8 <HAL_RCC_GetSysClockFreq+0x16c>
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d002      	beq.n	800bca0 <HAL_RCC_GetSysClockFreq+0x34>
 800bc9a:	2b04      	cmp	r3, #4
 800bc9c:	d003      	beq.n	800bca6 <HAL_RCC_GetSysClockFreq+0x3a>
 800bc9e:	e09b      	b.n	800bdd8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800bca0:	4b53      	ldr	r3, [pc, #332]	@ (800bdf0 <HAL_RCC_GetSysClockFreq+0x184>)
 800bca2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bca4:	e09b      	b.n	800bdde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800bca6:	4b53      	ldr	r3, [pc, #332]	@ (800bdf4 <HAL_RCC_GetSysClockFreq+0x188>)
 800bca8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bcaa:	e098      	b.n	800bdde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bcac:	4b4f      	ldr	r3, [pc, #316]	@ (800bdec <HAL_RCC_GetSysClockFreq+0x180>)
 800bcae:	685b      	ldr	r3, [r3, #4]
 800bcb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bcb4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800bcb6:	4b4d      	ldr	r3, [pc, #308]	@ (800bdec <HAL_RCC_GetSysClockFreq+0x180>)
 800bcb8:	685b      	ldr	r3, [r3, #4]
 800bcba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d028      	beq.n	800bd14 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bcc2:	4b4a      	ldr	r3, [pc, #296]	@ (800bdec <HAL_RCC_GetSysClockFreq+0x180>)
 800bcc4:	685b      	ldr	r3, [r3, #4]
 800bcc6:	099b      	lsrs	r3, r3, #6
 800bcc8:	2200      	movs	r2, #0
 800bcca:	623b      	str	r3, [r7, #32]
 800bccc:	627a      	str	r2, [r7, #36]	@ 0x24
 800bcce:	6a3b      	ldr	r3, [r7, #32]
 800bcd0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800bcd4:	2100      	movs	r1, #0
 800bcd6:	4b47      	ldr	r3, [pc, #284]	@ (800bdf4 <HAL_RCC_GetSysClockFreq+0x188>)
 800bcd8:	fb03 f201 	mul.w	r2, r3, r1
 800bcdc:	2300      	movs	r3, #0
 800bcde:	fb00 f303 	mul.w	r3, r0, r3
 800bce2:	4413      	add	r3, r2
 800bce4:	4a43      	ldr	r2, [pc, #268]	@ (800bdf4 <HAL_RCC_GetSysClockFreq+0x188>)
 800bce6:	fba0 1202 	umull	r1, r2, r0, r2
 800bcea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bcec:	460a      	mov	r2, r1
 800bcee:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bcf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bcf2:	4413      	add	r3, r2
 800bcf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bcf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	61bb      	str	r3, [r7, #24]
 800bcfc:	61fa      	str	r2, [r7, #28]
 800bcfe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bd02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd06:	f7f4 fa83 	bl	8000210 <__aeabi_uldivmod>
 800bd0a:	4602      	mov	r2, r0
 800bd0c:	460b      	mov	r3, r1
 800bd0e:	4613      	mov	r3, r2
 800bd10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd12:	e053      	b.n	800bdbc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bd14:	4b35      	ldr	r3, [pc, #212]	@ (800bdec <HAL_RCC_GetSysClockFreq+0x180>)
 800bd16:	685b      	ldr	r3, [r3, #4]
 800bd18:	099b      	lsrs	r3, r3, #6
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	613b      	str	r3, [r7, #16]
 800bd1e:	617a      	str	r2, [r7, #20]
 800bd20:	693b      	ldr	r3, [r7, #16]
 800bd22:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800bd26:	f04f 0b00 	mov.w	fp, #0
 800bd2a:	4652      	mov	r2, sl
 800bd2c:	465b      	mov	r3, fp
 800bd2e:	f04f 0000 	mov.w	r0, #0
 800bd32:	f04f 0100 	mov.w	r1, #0
 800bd36:	0159      	lsls	r1, r3, #5
 800bd38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800bd3c:	0150      	lsls	r0, r2, #5
 800bd3e:	4602      	mov	r2, r0
 800bd40:	460b      	mov	r3, r1
 800bd42:	ebb2 080a 	subs.w	r8, r2, sl
 800bd46:	eb63 090b 	sbc.w	r9, r3, fp
 800bd4a:	f04f 0200 	mov.w	r2, #0
 800bd4e:	f04f 0300 	mov.w	r3, #0
 800bd52:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800bd56:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800bd5a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800bd5e:	ebb2 0408 	subs.w	r4, r2, r8
 800bd62:	eb63 0509 	sbc.w	r5, r3, r9
 800bd66:	f04f 0200 	mov.w	r2, #0
 800bd6a:	f04f 0300 	mov.w	r3, #0
 800bd6e:	00eb      	lsls	r3, r5, #3
 800bd70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bd74:	00e2      	lsls	r2, r4, #3
 800bd76:	4614      	mov	r4, r2
 800bd78:	461d      	mov	r5, r3
 800bd7a:	eb14 030a 	adds.w	r3, r4, sl
 800bd7e:	603b      	str	r3, [r7, #0]
 800bd80:	eb45 030b 	adc.w	r3, r5, fp
 800bd84:	607b      	str	r3, [r7, #4]
 800bd86:	f04f 0200 	mov.w	r2, #0
 800bd8a:	f04f 0300 	mov.w	r3, #0
 800bd8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800bd92:	4629      	mov	r1, r5
 800bd94:	028b      	lsls	r3, r1, #10
 800bd96:	4621      	mov	r1, r4
 800bd98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800bd9c:	4621      	mov	r1, r4
 800bd9e:	028a      	lsls	r2, r1, #10
 800bda0:	4610      	mov	r0, r2
 800bda2:	4619      	mov	r1, r3
 800bda4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bda6:	2200      	movs	r2, #0
 800bda8:	60bb      	str	r3, [r7, #8]
 800bdaa:	60fa      	str	r2, [r7, #12]
 800bdac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bdb0:	f7f4 fa2e 	bl	8000210 <__aeabi_uldivmod>
 800bdb4:	4602      	mov	r2, r0
 800bdb6:	460b      	mov	r3, r1
 800bdb8:	4613      	mov	r3, r2
 800bdba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800bdbc:	4b0b      	ldr	r3, [pc, #44]	@ (800bdec <HAL_RCC_GetSysClockFreq+0x180>)
 800bdbe:	685b      	ldr	r3, [r3, #4]
 800bdc0:	0c1b      	lsrs	r3, r3, #16
 800bdc2:	f003 0303 	and.w	r3, r3, #3
 800bdc6:	3301      	adds	r3, #1
 800bdc8:	005b      	lsls	r3, r3, #1
 800bdca:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800bdcc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bdce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdd4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bdd6:	e002      	b.n	800bdde <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800bdd8:	4b05      	ldr	r3, [pc, #20]	@ (800bdf0 <HAL_RCC_GetSysClockFreq+0x184>)
 800bdda:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bddc:	bf00      	nop
    }
  }
  return sysclockfreq;
 800bdde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800bde0:	4618      	mov	r0, r3
 800bde2:	3740      	adds	r7, #64	@ 0x40
 800bde4:	46bd      	mov	sp, r7
 800bde6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bdea:	bf00      	nop
 800bdec:	40023800 	.word	0x40023800
 800bdf0:	00f42400 	.word	0x00f42400
 800bdf4:	017d7840 	.word	0x017d7840

0800bdf8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bdfc:	4b03      	ldr	r3, [pc, #12]	@ (800be0c <HAL_RCC_GetHCLKFreq+0x14>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
}
 800be00:	4618      	mov	r0, r3
 800be02:	46bd      	mov	sp, r7
 800be04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be08:	4770      	bx	lr
 800be0a:	bf00      	nop
 800be0c:	20012000 	.word	0x20012000

0800be10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800be14:	f7ff fff0 	bl	800bdf8 <HAL_RCC_GetHCLKFreq>
 800be18:	4602      	mov	r2, r0
 800be1a:	4b05      	ldr	r3, [pc, #20]	@ (800be30 <HAL_RCC_GetPCLK1Freq+0x20>)
 800be1c:	689b      	ldr	r3, [r3, #8]
 800be1e:	0a9b      	lsrs	r3, r3, #10
 800be20:	f003 0307 	and.w	r3, r3, #7
 800be24:	4903      	ldr	r1, [pc, #12]	@ (800be34 <HAL_RCC_GetPCLK1Freq+0x24>)
 800be26:	5ccb      	ldrb	r3, [r1, r3]
 800be28:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	bd80      	pop	{r7, pc}
 800be30:	40023800 	.word	0x40023800
 800be34:	08018608 	.word	0x08018608

0800be38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800be3c:	f7ff ffdc 	bl	800bdf8 <HAL_RCC_GetHCLKFreq>
 800be40:	4602      	mov	r2, r0
 800be42:	4b05      	ldr	r3, [pc, #20]	@ (800be58 <HAL_RCC_GetPCLK2Freq+0x20>)
 800be44:	689b      	ldr	r3, [r3, #8]
 800be46:	0b5b      	lsrs	r3, r3, #13
 800be48:	f003 0307 	and.w	r3, r3, #7
 800be4c:	4903      	ldr	r1, [pc, #12]	@ (800be5c <HAL_RCC_GetPCLK2Freq+0x24>)
 800be4e:	5ccb      	ldrb	r3, [r1, r3]
 800be50:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be54:	4618      	mov	r0, r3
 800be56:	bd80      	pop	{r7, pc}
 800be58:	40023800 	.word	0x40023800
 800be5c:	08018608 	.word	0x08018608

0800be60 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800be60:	b480      	push	{r7}
 800be62:	b083      	sub	sp, #12
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
 800be68:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	220f      	movs	r2, #15
 800be6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800be70:	4b12      	ldr	r3, [pc, #72]	@ (800bebc <HAL_RCC_GetClockConfig+0x5c>)
 800be72:	689b      	ldr	r3, [r3, #8]
 800be74:	f003 0203 	and.w	r2, r3, #3
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800be7c:	4b0f      	ldr	r3, [pc, #60]	@ (800bebc <HAL_RCC_GetClockConfig+0x5c>)
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800be88:	4b0c      	ldr	r3, [pc, #48]	@ (800bebc <HAL_RCC_GetClockConfig+0x5c>)
 800be8a:	689b      	ldr	r3, [r3, #8]
 800be8c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800be94:	4b09      	ldr	r3, [pc, #36]	@ (800bebc <HAL_RCC_GetClockConfig+0x5c>)
 800be96:	689b      	ldr	r3, [r3, #8]
 800be98:	08db      	lsrs	r3, r3, #3
 800be9a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800bea2:	4b07      	ldr	r3, [pc, #28]	@ (800bec0 <HAL_RCC_GetClockConfig+0x60>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	f003 020f 	and.w	r2, r3, #15
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	601a      	str	r2, [r3, #0]
}
 800beae:	bf00      	nop
 800beb0:	370c      	adds	r7, #12
 800beb2:	46bd      	mov	sp, r7
 800beb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb8:	4770      	bx	lr
 800beba:	bf00      	nop
 800bebc:	40023800 	.word	0x40023800
 800bec0:	40023c00 	.word	0x40023c00

0800bec4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b088      	sub	sp, #32
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800becc:	2300      	movs	r3, #0
 800bece:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800bed0:	2300      	movs	r3, #0
 800bed2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800bed4:	2300      	movs	r3, #0
 800bed6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800bed8:	2300      	movs	r3, #0
 800beda:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800bedc:	2300      	movs	r3, #0
 800bede:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	f003 0301 	and.w	r3, r3, #1
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d012      	beq.n	800bf12 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800beec:	4b69      	ldr	r3, [pc, #420]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800beee:	689b      	ldr	r3, [r3, #8]
 800bef0:	4a68      	ldr	r2, [pc, #416]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bef2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800bef6:	6093      	str	r3, [r2, #8]
 800bef8:	4b66      	ldr	r3, [pc, #408]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800befa:	689a      	ldr	r2, [r3, #8]
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf00:	4964      	ldr	r1, [pc, #400]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf02:	4313      	orrs	r3, r2
 800bf04:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d101      	bne.n	800bf12 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800bf0e:	2301      	movs	r3, #1
 800bf10:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d017      	beq.n	800bf4e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bf1e:	4b5d      	ldr	r3, [pc, #372]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf24:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf2c:	4959      	ldr	r1, [pc, #356]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf2e:	4313      	orrs	r3, r2
 800bf30:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf38:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bf3c:	d101      	bne.n	800bf42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800bf3e:	2301      	movs	r3, #1
 800bf40:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d101      	bne.n	800bf4e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800bf4a:	2301      	movs	r3, #1
 800bf4c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d017      	beq.n	800bf8a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800bf5a:	4b4e      	ldr	r3, [pc, #312]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf60:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf68:	494a      	ldr	r1, [pc, #296]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bf6a:	4313      	orrs	r3, r2
 800bf6c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bf78:	d101      	bne.n	800bf7e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800bf7a:	2301      	movs	r3, #1
 800bf7c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d101      	bne.n	800bf8a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800bf86:	2301      	movs	r3, #1
 800bf88:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d001      	beq.n	800bf9a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800bf96:	2301      	movs	r3, #1
 800bf98:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	f003 0320 	and.w	r3, r3, #32
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	f000 808b 	beq.w	800c0be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800bfa8:	4b3a      	ldr	r3, [pc, #232]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bfaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bfac:	4a39      	ldr	r2, [pc, #228]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bfae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bfb2:	6413      	str	r3, [r2, #64]	@ 0x40
 800bfb4:	4b37      	ldr	r3, [pc, #220]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bfb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bfb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bfbc:	60bb      	str	r3, [r7, #8]
 800bfbe:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800bfc0:	4b35      	ldr	r3, [pc, #212]	@ (800c098 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	4a34      	ldr	r2, [pc, #208]	@ (800c098 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bfc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bfca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bfcc:	f7f9 fd84 	bl	8005ad8 <HAL_GetTick>
 800bfd0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800bfd2:	e008      	b.n	800bfe6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bfd4:	f7f9 fd80 	bl	8005ad8 <HAL_GetTick>
 800bfd8:	4602      	mov	r2, r0
 800bfda:	697b      	ldr	r3, [r7, #20]
 800bfdc:	1ad3      	subs	r3, r2, r3
 800bfde:	2b64      	cmp	r3, #100	@ 0x64
 800bfe0:	d901      	bls.n	800bfe6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800bfe2:	2303      	movs	r3, #3
 800bfe4:	e357      	b.n	800c696 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800bfe6:	4b2c      	ldr	r3, [pc, #176]	@ (800c098 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d0f0      	beq.n	800bfd4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800bff2:	4b28      	ldr	r3, [pc, #160]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bff4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bff6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bffa:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800bffc:	693b      	ldr	r3, [r7, #16]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d035      	beq.n	800c06e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c006:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c00a:	693a      	ldr	r2, [r7, #16]
 800c00c:	429a      	cmp	r2, r3
 800c00e:	d02e      	beq.n	800c06e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c010:	4b20      	ldr	r3, [pc, #128]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c014:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c018:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c01a:	4b1e      	ldr	r3, [pc, #120]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c01c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c01e:	4a1d      	ldr	r2, [pc, #116]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c020:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c024:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c026:	4b1b      	ldr	r3, [pc, #108]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c028:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c02a:	4a1a      	ldr	r2, [pc, #104]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c02c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c030:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800c032:	4a18      	ldr	r2, [pc, #96]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c034:	693b      	ldr	r3, [r7, #16]
 800c036:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c038:	4b16      	ldr	r3, [pc, #88]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c03a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c03c:	f003 0301 	and.w	r3, r3, #1
 800c040:	2b01      	cmp	r3, #1
 800c042:	d114      	bne.n	800c06e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c044:	f7f9 fd48 	bl	8005ad8 <HAL_GetTick>
 800c048:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c04a:	e00a      	b.n	800c062 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c04c:	f7f9 fd44 	bl	8005ad8 <HAL_GetTick>
 800c050:	4602      	mov	r2, r0
 800c052:	697b      	ldr	r3, [r7, #20]
 800c054:	1ad3      	subs	r3, r2, r3
 800c056:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c05a:	4293      	cmp	r3, r2
 800c05c:	d901      	bls.n	800c062 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800c05e:	2303      	movs	r3, #3
 800c060:	e319      	b.n	800c696 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c062:	4b0c      	ldr	r3, [pc, #48]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c066:	f003 0302 	and.w	r3, r3, #2
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d0ee      	beq.n	800c04c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c072:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c076:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c07a:	d111      	bne.n	800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800c07c:	4b05      	ldr	r3, [pc, #20]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c07e:	689b      	ldr	r3, [r3, #8]
 800c080:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800c088:	4b04      	ldr	r3, [pc, #16]	@ (800c09c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800c08a:	400b      	ands	r3, r1
 800c08c:	4901      	ldr	r1, [pc, #4]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c08e:	4313      	orrs	r3, r2
 800c090:	608b      	str	r3, [r1, #8]
 800c092:	e00b      	b.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800c094:	40023800 	.word	0x40023800
 800c098:	40007000 	.word	0x40007000
 800c09c:	0ffffcff 	.word	0x0ffffcff
 800c0a0:	4baa      	ldr	r3, [pc, #680]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0a2:	689b      	ldr	r3, [r3, #8]
 800c0a4:	4aa9      	ldr	r2, [pc, #676]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0a6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800c0aa:	6093      	str	r3, [r2, #8]
 800c0ac:	4ba7      	ldr	r3, [pc, #668]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c0b8:	49a4      	ldr	r1, [pc, #656]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0ba:	4313      	orrs	r3, r2
 800c0bc:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	f003 0310 	and.w	r3, r3, #16
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d010      	beq.n	800c0ec <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c0ca:	4ba0      	ldr	r3, [pc, #640]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c0d0:	4a9e      	ldr	r2, [pc, #632]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c0d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800c0da:	4b9c      	ldr	r3, [pc, #624]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0dc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0e4:	4999      	ldr	r1, [pc, #612]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0e6:	4313      	orrs	r3, r2
 800c0e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d00a      	beq.n	800c10e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c0f8:	4b94      	ldr	r3, [pc, #592]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c0fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0fe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c106:	4991      	ldr	r1, [pc, #580]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c108:	4313      	orrs	r3, r2
 800c10a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c116:	2b00      	cmp	r3, #0
 800c118:	d00a      	beq.n	800c130 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c11a:	4b8c      	ldr	r3, [pc, #560]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c11c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c120:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c128:	4988      	ldr	r1, [pc, #544]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c12a:	4313      	orrs	r3, r2
 800c12c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d00a      	beq.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c13c:	4b83      	ldr	r3, [pc, #524]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c13e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c142:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c14a:	4980      	ldr	r1, [pc, #512]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c14c:	4313      	orrs	r3, r2
 800c14e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d00a      	beq.n	800c174 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c15e:	4b7b      	ldr	r3, [pc, #492]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c160:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c164:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c16c:	4977      	ldr	r1, [pc, #476]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c16e:	4313      	orrs	r3, r2
 800c170:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d00a      	beq.n	800c196 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c180:	4b72      	ldr	r3, [pc, #456]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c182:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c186:	f023 0203 	bic.w	r2, r3, #3
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c18e:	496f      	ldr	r1, [pc, #444]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c190:	4313      	orrs	r3, r2
 800c192:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d00a      	beq.n	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c1a2:	4b6a      	ldr	r3, [pc, #424]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c1a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1a8:	f023 020c 	bic.w	r2, r3, #12
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c1b0:	4966      	ldr	r1, [pc, #408]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c1b2:	4313      	orrs	r3, r2
 800c1b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d00a      	beq.n	800c1da <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c1c4:	4b61      	ldr	r3, [pc, #388]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c1c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1ca:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c1d2:	495e      	ldr	r1, [pc, #376]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c1d4:	4313      	orrs	r3, r2
 800c1d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d00a      	beq.n	800c1fc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c1e6:	4b59      	ldr	r3, [pc, #356]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c1e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1ec:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c1f4:	4955      	ldr	r1, [pc, #340]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c1f6:	4313      	orrs	r3, r2
 800c1f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c204:	2b00      	cmp	r3, #0
 800c206:	d00a      	beq.n	800c21e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c208:	4b50      	ldr	r3, [pc, #320]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c20a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c20e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c216:	494d      	ldr	r1, [pc, #308]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c218:	4313      	orrs	r3, r2
 800c21a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c226:	2b00      	cmp	r3, #0
 800c228:	d00a      	beq.n	800c240 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800c22a:	4b48      	ldr	r3, [pc, #288]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c22c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c230:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c238:	4944      	ldr	r1, [pc, #272]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c23a:	4313      	orrs	r3, r2
 800c23c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d00a      	beq.n	800c262 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800c24c:	4b3f      	ldr	r3, [pc, #252]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c24e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c252:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c25a:	493c      	ldr	r1, [pc, #240]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c25c:	4313      	orrs	r3, r2
 800c25e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d00a      	beq.n	800c284 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800c26e:	4b37      	ldr	r3, [pc, #220]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c274:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c27c:	4933      	ldr	r1, [pc, #204]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c27e:	4313      	orrs	r3, r2
 800c280:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d00a      	beq.n	800c2a6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c290:	4b2e      	ldr	r3, [pc, #184]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c296:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c29e:	492b      	ldr	r1, [pc, #172]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c2a0:	4313      	orrs	r3, r2
 800c2a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d011      	beq.n	800c2d6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c2b2:	4b26      	ldr	r3, [pc, #152]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c2b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2b8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c2c0:	4922      	ldr	r1, [pc, #136]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c2c2:	4313      	orrs	r3, r2
 800c2c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c2cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c2d0:	d101      	bne.n	800c2d6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	f003 0308 	and.w	r3, r3, #8
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d001      	beq.n	800c2e6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800c2e2:	2301      	movs	r3, #1
 800c2e4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d00a      	beq.n	800c308 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c2f2:	4b16      	ldr	r3, [pc, #88]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c2f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2f8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c300:	4912      	ldr	r1, [pc, #72]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c302:	4313      	orrs	r3, r2
 800c304:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c310:	2b00      	cmp	r3, #0
 800c312:	d00b      	beq.n	800c32c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c314:	4b0d      	ldr	r3, [pc, #52]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c31a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c324:	4909      	ldr	r1, [pc, #36]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c326:	4313      	orrs	r3, r2
 800c328:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c32c:	69fb      	ldr	r3, [r7, #28]
 800c32e:	2b01      	cmp	r3, #1
 800c330:	d006      	beq.n	800c340 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	f000 80d9 	beq.w	800c4f2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c340:	4b02      	ldr	r3, [pc, #8]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	4a01      	ldr	r2, [pc, #4]	@ (800c34c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800c346:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c34a:	e001      	b.n	800c350 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800c34c:	40023800 	.word	0x40023800
 800c350:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c352:	f7f9 fbc1 	bl	8005ad8 <HAL_GetTick>
 800c356:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c358:	e008      	b.n	800c36c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800c35a:	f7f9 fbbd 	bl	8005ad8 <HAL_GetTick>
 800c35e:	4602      	mov	r2, r0
 800c360:	697b      	ldr	r3, [r7, #20]
 800c362:	1ad3      	subs	r3, r2, r3
 800c364:	2b64      	cmp	r3, #100	@ 0x64
 800c366:	d901      	bls.n	800c36c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c368:	2303      	movs	r3, #3
 800c36a:	e194      	b.n	800c696 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c36c:	4b6c      	ldr	r3, [pc, #432]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c374:	2b00      	cmp	r3, #0
 800c376:	d1f0      	bne.n	800c35a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	f003 0301 	and.w	r3, r3, #1
 800c380:	2b00      	cmp	r3, #0
 800c382:	d021      	beq.n	800c3c8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d11d      	bne.n	800c3c8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c38c:	4b64      	ldr	r3, [pc, #400]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c38e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c392:	0c1b      	lsrs	r3, r3, #16
 800c394:	f003 0303 	and.w	r3, r3, #3
 800c398:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c39a:	4b61      	ldr	r3, [pc, #388]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c39c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3a0:	0e1b      	lsrs	r3, r3, #24
 800c3a2:	f003 030f 	and.w	r3, r3, #15
 800c3a6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	685b      	ldr	r3, [r3, #4]
 800c3ac:	019a      	lsls	r2, r3, #6
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	041b      	lsls	r3, r3, #16
 800c3b2:	431a      	orrs	r2, r3
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	061b      	lsls	r3, r3, #24
 800c3b8:	431a      	orrs	r2, r3
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	689b      	ldr	r3, [r3, #8]
 800c3be:	071b      	lsls	r3, r3, #28
 800c3c0:	4957      	ldr	r1, [pc, #348]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c3c2:	4313      	orrs	r3, r2
 800c3c4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d004      	beq.n	800c3de <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c3dc:	d00a      	beq.n	800c3f4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d02e      	beq.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c3f2:	d129      	bne.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c3f4:	4b4a      	ldr	r3, [pc, #296]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c3f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3fa:	0c1b      	lsrs	r3, r3, #16
 800c3fc:	f003 0303 	and.w	r3, r3, #3
 800c400:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c402:	4b47      	ldr	r3, [pc, #284]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c404:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c408:	0f1b      	lsrs	r3, r3, #28
 800c40a:	f003 0307 	and.w	r3, r3, #7
 800c40e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	685b      	ldr	r3, [r3, #4]
 800c414:	019a      	lsls	r2, r3, #6
 800c416:	693b      	ldr	r3, [r7, #16]
 800c418:	041b      	lsls	r3, r3, #16
 800c41a:	431a      	orrs	r2, r3
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	68db      	ldr	r3, [r3, #12]
 800c420:	061b      	lsls	r3, r3, #24
 800c422:	431a      	orrs	r2, r3
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	071b      	lsls	r3, r3, #28
 800c428:	493d      	ldr	r1, [pc, #244]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c42a:	4313      	orrs	r3, r2
 800c42c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c430:	4b3b      	ldr	r3, [pc, #236]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c432:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c436:	f023 021f 	bic.w	r2, r3, #31
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c43e:	3b01      	subs	r3, #1
 800c440:	4937      	ldr	r1, [pc, #220]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c442:	4313      	orrs	r3, r2
 800c444:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c450:	2b00      	cmp	r3, #0
 800c452:	d01d      	beq.n	800c490 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c454:	4b32      	ldr	r3, [pc, #200]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c456:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c45a:	0e1b      	lsrs	r3, r3, #24
 800c45c:	f003 030f 	and.w	r3, r3, #15
 800c460:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c462:	4b2f      	ldr	r3, [pc, #188]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c464:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c468:	0f1b      	lsrs	r3, r3, #28
 800c46a:	f003 0307 	and.w	r3, r3, #7
 800c46e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	685b      	ldr	r3, [r3, #4]
 800c474:	019a      	lsls	r2, r3, #6
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	691b      	ldr	r3, [r3, #16]
 800c47a:	041b      	lsls	r3, r3, #16
 800c47c:	431a      	orrs	r2, r3
 800c47e:	693b      	ldr	r3, [r7, #16]
 800c480:	061b      	lsls	r3, r3, #24
 800c482:	431a      	orrs	r2, r3
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	071b      	lsls	r3, r3, #28
 800c488:	4925      	ldr	r1, [pc, #148]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c48a:	4313      	orrs	r3, r2
 800c48c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d011      	beq.n	800c4c0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	685b      	ldr	r3, [r3, #4]
 800c4a0:	019a      	lsls	r2, r3, #6
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	691b      	ldr	r3, [r3, #16]
 800c4a6:	041b      	lsls	r3, r3, #16
 800c4a8:	431a      	orrs	r2, r3
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	68db      	ldr	r3, [r3, #12]
 800c4ae:	061b      	lsls	r3, r3, #24
 800c4b0:	431a      	orrs	r2, r3
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	689b      	ldr	r3, [r3, #8]
 800c4b6:	071b      	lsls	r3, r3, #28
 800c4b8:	4919      	ldr	r1, [pc, #100]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c4c0:	4b17      	ldr	r3, [pc, #92]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	4a16      	ldr	r2, [pc, #88]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c4c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c4ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c4cc:	f7f9 fb04 	bl	8005ad8 <HAL_GetTick>
 800c4d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c4d2:	e008      	b.n	800c4e6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800c4d4:	f7f9 fb00 	bl	8005ad8 <HAL_GetTick>
 800c4d8:	4602      	mov	r2, r0
 800c4da:	697b      	ldr	r3, [r7, #20]
 800c4dc:	1ad3      	subs	r3, r2, r3
 800c4de:	2b64      	cmp	r3, #100	@ 0x64
 800c4e0:	d901      	bls.n	800c4e6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c4e2:	2303      	movs	r3, #3
 800c4e4:	e0d7      	b.n	800c696 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c4e6:	4b0e      	ldr	r3, [pc, #56]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d0f0      	beq.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800c4f2:	69bb      	ldr	r3, [r7, #24]
 800c4f4:	2b01      	cmp	r3, #1
 800c4f6:	f040 80cd 	bne.w	800c694 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c4fa:	4b09      	ldr	r3, [pc, #36]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	4a08      	ldr	r2, [pc, #32]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c500:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c504:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c506:	f7f9 fae7 	bl	8005ad8 <HAL_GetTick>
 800c50a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c50c:	e00a      	b.n	800c524 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c50e:	f7f9 fae3 	bl	8005ad8 <HAL_GetTick>
 800c512:	4602      	mov	r2, r0
 800c514:	697b      	ldr	r3, [r7, #20]
 800c516:	1ad3      	subs	r3, r2, r3
 800c518:	2b64      	cmp	r3, #100	@ 0x64
 800c51a:	d903      	bls.n	800c524 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c51c:	2303      	movs	r3, #3
 800c51e:	e0ba      	b.n	800c696 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800c520:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c524:	4b5e      	ldr	r3, [pc, #376]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c52c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c530:	d0ed      	beq.n	800c50e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d003      	beq.n	800c546 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c542:	2b00      	cmp	r3, #0
 800c544:	d009      	beq.n	800c55a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d02e      	beq.n	800c5b0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c556:	2b00      	cmp	r3, #0
 800c558:	d12a      	bne.n	800c5b0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c55a:	4b51      	ldr	r3, [pc, #324]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c55c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c560:	0c1b      	lsrs	r3, r3, #16
 800c562:	f003 0303 	and.w	r3, r3, #3
 800c566:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c568:	4b4d      	ldr	r3, [pc, #308]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c56a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c56e:	0f1b      	lsrs	r3, r3, #28
 800c570:	f003 0307 	and.w	r3, r3, #7
 800c574:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	695b      	ldr	r3, [r3, #20]
 800c57a:	019a      	lsls	r2, r3, #6
 800c57c:	693b      	ldr	r3, [r7, #16]
 800c57e:	041b      	lsls	r3, r3, #16
 800c580:	431a      	orrs	r2, r3
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	699b      	ldr	r3, [r3, #24]
 800c586:	061b      	lsls	r3, r3, #24
 800c588:	431a      	orrs	r2, r3
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	071b      	lsls	r3, r3, #28
 800c58e:	4944      	ldr	r1, [pc, #272]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c590:	4313      	orrs	r3, r2
 800c592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c596:	4b42      	ldr	r3, [pc, #264]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c598:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c59c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5a4:	3b01      	subs	r3, #1
 800c5a6:	021b      	lsls	r3, r3, #8
 800c5a8:	493d      	ldr	r1, [pc, #244]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c5aa:	4313      	orrs	r3, r2
 800c5ac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d022      	beq.n	800c602 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c5c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c5c4:	d11d      	bne.n	800c602 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c5c6:	4b36      	ldr	r3, [pc, #216]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c5c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5cc:	0e1b      	lsrs	r3, r3, #24
 800c5ce:	f003 030f 	and.w	r3, r3, #15
 800c5d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c5d4:	4b32      	ldr	r3, [pc, #200]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c5d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5da:	0f1b      	lsrs	r3, r3, #28
 800c5dc:	f003 0307 	and.w	r3, r3, #7
 800c5e0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	695b      	ldr	r3, [r3, #20]
 800c5e6:	019a      	lsls	r2, r3, #6
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	6a1b      	ldr	r3, [r3, #32]
 800c5ec:	041b      	lsls	r3, r3, #16
 800c5ee:	431a      	orrs	r2, r3
 800c5f0:	693b      	ldr	r3, [r7, #16]
 800c5f2:	061b      	lsls	r3, r3, #24
 800c5f4:	431a      	orrs	r2, r3
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	071b      	lsls	r3, r3, #28
 800c5fa:	4929      	ldr	r1, [pc, #164]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c5fc:	4313      	orrs	r3, r2
 800c5fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	f003 0308 	and.w	r3, r3, #8
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d028      	beq.n	800c660 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c60e:	4b24      	ldr	r3, [pc, #144]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c614:	0e1b      	lsrs	r3, r3, #24
 800c616:	f003 030f 	and.w	r3, r3, #15
 800c61a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c61c:	4b20      	ldr	r3, [pc, #128]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c61e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c622:	0c1b      	lsrs	r3, r3, #16
 800c624:	f003 0303 	and.w	r3, r3, #3
 800c628:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	695b      	ldr	r3, [r3, #20]
 800c62e:	019a      	lsls	r2, r3, #6
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	041b      	lsls	r3, r3, #16
 800c634:	431a      	orrs	r2, r3
 800c636:	693b      	ldr	r3, [r7, #16]
 800c638:	061b      	lsls	r3, r3, #24
 800c63a:	431a      	orrs	r2, r3
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	69db      	ldr	r3, [r3, #28]
 800c640:	071b      	lsls	r3, r3, #28
 800c642:	4917      	ldr	r1, [pc, #92]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c644:	4313      	orrs	r3, r2
 800c646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c64a:	4b15      	ldr	r3, [pc, #84]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c64c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c650:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c658:	4911      	ldr	r1, [pc, #68]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c65a:	4313      	orrs	r3, r2
 800c65c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c660:	4b0f      	ldr	r3, [pc, #60]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	4a0e      	ldr	r2, [pc, #56]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c66a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c66c:	f7f9 fa34 	bl	8005ad8 <HAL_GetTick>
 800c670:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c672:	e008      	b.n	800c686 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c674:	f7f9 fa30 	bl	8005ad8 <HAL_GetTick>
 800c678:	4602      	mov	r2, r0
 800c67a:	697b      	ldr	r3, [r7, #20]
 800c67c:	1ad3      	subs	r3, r2, r3
 800c67e:	2b64      	cmp	r3, #100	@ 0x64
 800c680:	d901      	bls.n	800c686 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c682:	2303      	movs	r3, #3
 800c684:	e007      	b.n	800c696 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c686:	4b06      	ldr	r3, [pc, #24]	@ (800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c68e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c692:	d1ef      	bne.n	800c674 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800c694:	2300      	movs	r3, #0
}
 800c696:	4618      	mov	r0, r3
 800c698:	3720      	adds	r7, #32
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bd80      	pop	{r7, pc}
 800c69e:	bf00      	nop
 800c6a0:	40023800 	.word	0x40023800

0800c6a4 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c6a4:	b480      	push	{r7}
 800c6a6:	b085      	sub	sp, #20
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	4a80      	ldr	r2, [pc, #512]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 800c6b4:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800c6b6:	4b80      	ldr	r3, [pc, #512]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c6bc:	099b      	lsrs	r3, r3, #6
 800c6be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c6c6:	4b7c      	ldr	r3, [pc, #496]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c6cc:	0c1b      	lsrs	r3, r3, #16
 800c6ce:	f003 0203 	and.w	r2, r3, #3
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c6d6:	4b78      	ldr	r3, [pc, #480]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c6dc:	0e1b      	lsrs	r3, r3, #24
 800c6de:	f003 020f 	and.w	r2, r3, #15
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c6e6:	4b74      	ldr	r3, [pc, #464]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c6ec:	0f1b      	lsrs	r3, r3, #28
 800c6ee:	f003 0207 	and.w	r2, r3, #7
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800c6f6:	4b70      	ldr	r3, [pc, #448]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c6f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6fc:	099b      	lsrs	r3, r3, #6
 800c6fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c706:	4b6c      	ldr	r3, [pc, #432]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c70c:	0c1b      	lsrs	r3, r3, #16
 800c70e:	f003 0203 	and.w	r2, r3, #3
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c716:	4b68      	ldr	r3, [pc, #416]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c71c:	0e1b      	lsrs	r3, r3, #24
 800c71e:	f003 020f 	and.w	r2, r3, #15
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c726:	4b64      	ldr	r3, [pc, #400]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c72c:	0f1b      	lsrs	r3, r3, #28
 800c72e:	f003 0207 	and.w	r2, r3, #7
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800c736:	4b60      	ldr	r3, [pc, #384]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c738:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c73c:	f003 021f 	and.w	r2, r3, #31
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800c744:	4b5c      	ldr	r3, [pc, #368]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c746:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c74a:	0a1b      	lsrs	r3, r3, #8
 800c74c:	f003 021f 	and.w	r2, r3, #31
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800c754:	4b58      	ldr	r3, [pc, #352]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c756:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c75a:	0c1b      	lsrs	r3, r3, #16
 800c75c:	f003 0203 	and.w	r2, r3, #3
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800c764:	4b54      	ldr	r3, [pc, #336]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c766:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c76a:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800c772:	4b51      	ldr	r3, [pc, #324]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c774:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c778:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800c780:	4b4d      	ldr	r3, [pc, #308]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c782:	689b      	ldr	r3, [r3, #8]
 800c784:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800c78c:	4b4a      	ldr	r3, [pc, #296]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c78e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c792:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800c79a:	4b47      	ldr	r3, [pc, #284]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c79c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7a0:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800c7a8:	4b43      	ldr	r3, [pc, #268]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7ae:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800c7b6:	4b40      	ldr	r3, [pc, #256]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7bc:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 800c7c4:	4b3c      	ldr	r3, [pc, #240]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7ca:	f003 0203 	and.w	r2, r3, #3
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800c7d2:	4b39      	ldr	r3, [pc, #228]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7d8:	f003 020c 	and.w	r2, r3, #12
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 800c7e0:	4b35      	ldr	r3, [pc, #212]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7e6:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 800c7ee:	4b32      	ldr	r3, [pc, #200]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7f4:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800c7fc:	4b2e      	ldr	r3, [pc, #184]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c7fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c802:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800c80a:	4b2b      	ldr	r3, [pc, #172]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c80c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c810:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800c818:	4b27      	ldr	r3, [pc, #156]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c81a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c81e:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800c826:	4b24      	ldr	r3, [pc, #144]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c82c:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c834:	4b20      	ldr	r3, [pc, #128]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c83a:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800c842:	4b1d      	ldr	r3, [pc, #116]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c848:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800c850:	4b19      	ldr	r3, [pc, #100]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c856:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800c85e:	4b16      	ldr	r3, [pc, #88]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c860:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c864:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800c86e:	4b12      	ldr	r3, [pc, #72]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c870:	689b      	ldr	r3, [r3, #8]
 800c872:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800c876:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800c878:	4b0f      	ldr	r3, [pc, #60]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c87a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c87c:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	431a      	orrs	r2, r3
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 800c888:	4b0b      	ldr	r3, [pc, #44]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c88a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c88e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c892:	2b00      	cmp	r3, #0
 800c894:	d103      	bne.n	800c89e <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2200      	movs	r2, #0
 800c89a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800c89c:	e003      	b.n	800c8a6 <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c8a4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800c8a6:	bf00      	nop
 800c8a8:	3714      	adds	r7, #20
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b0:	4770      	bx	lr
 800c8b2:	bf00      	nop
 800c8b4:	00fffff1 	.word	0x00fffff1
 800c8b8:	40023800 	.word	0x40023800

0800c8bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800c8bc:	b480      	push	{r7}
 800c8be:	b087      	sub	sp, #28
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c8da:	f040 808d 	bne.w	800c9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c8de:	4b93      	ldr	r3, [pc, #588]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c8e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c8e4:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800c8ec:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c8f4:	d07c      	beq.n	800c9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800c8f6:	68bb      	ldr	r3, [r7, #8]
 800c8f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c8fc:	d87b      	bhi.n	800c9f6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800c8fe:	68bb      	ldr	r3, [r7, #8]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d004      	beq.n	800c90e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800c904:	68bb      	ldr	r3, [r7, #8]
 800c906:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c90a:	d039      	beq.n	800c980 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c90c:	e073      	b.n	800c9f6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c90e:	4b87      	ldr	r3, [pc, #540]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c910:	685b      	ldr	r3, [r3, #4]
 800c912:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c916:	2b00      	cmp	r3, #0
 800c918:	d108      	bne.n	800c92c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c91a:	4b84      	ldr	r3, [pc, #528]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c91c:	685b      	ldr	r3, [r3, #4]
 800c91e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c922:	4a83      	ldr	r2, [pc, #524]	@ (800cb30 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c924:	fbb2 f3f3 	udiv	r3, r2, r3
 800c928:	613b      	str	r3, [r7, #16]
 800c92a:	e007      	b.n	800c93c <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c92c:	4b7f      	ldr	r3, [pc, #508]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c92e:	685b      	ldr	r3, [r3, #4]
 800c930:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c934:	4a7f      	ldr	r2, [pc, #508]	@ (800cb34 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c936:	fbb2 f3f3 	udiv	r3, r2, r3
 800c93a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c93c:	4b7b      	ldr	r3, [pc, #492]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c93e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c942:	0e1b      	lsrs	r3, r3, #24
 800c944:	f003 030f 	and.w	r3, r3, #15
 800c948:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c94a:	4b78      	ldr	r3, [pc, #480]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c94c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c950:	099b      	lsrs	r3, r3, #6
 800c952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c956:	693a      	ldr	r2, [r7, #16]
 800c958:	fb03 f202 	mul.w	r2, r3, r2
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c962:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c964:	4b71      	ldr	r3, [pc, #452]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c966:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c96a:	0a1b      	lsrs	r3, r3, #8
 800c96c:	f003 031f 	and.w	r3, r3, #31
 800c970:	3301      	adds	r3, #1
 800c972:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c974:	697a      	ldr	r2, [r7, #20]
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	fbb2 f3f3 	udiv	r3, r2, r3
 800c97c:	617b      	str	r3, [r7, #20]
        break;
 800c97e:	e03b      	b.n	800c9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c980:	4b6a      	ldr	r3, [pc, #424]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c982:	685b      	ldr	r3, [r3, #4]
 800c984:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d108      	bne.n	800c99e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c98c:	4b67      	ldr	r3, [pc, #412]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c98e:	685b      	ldr	r3, [r3, #4]
 800c990:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c994:	4a66      	ldr	r2, [pc, #408]	@ (800cb30 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c996:	fbb2 f3f3 	udiv	r3, r2, r3
 800c99a:	613b      	str	r3, [r7, #16]
 800c99c:	e007      	b.n	800c9ae <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c99e:	4b63      	ldr	r3, [pc, #396]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c9a0:	685b      	ldr	r3, [r3, #4]
 800c9a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c9a6:	4a63      	ldr	r2, [pc, #396]	@ (800cb34 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c9a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9ac:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c9ae:	4b5f      	ldr	r3, [pc, #380]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c9b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c9b4:	0e1b      	lsrs	r3, r3, #24
 800c9b6:	f003 030f 	and.w	r3, r3, #15
 800c9ba:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c9bc:	4b5b      	ldr	r3, [pc, #364]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c9be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c9c2:	099b      	lsrs	r3, r3, #6
 800c9c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9c8:	693a      	ldr	r2, [r7, #16]
 800c9ca:	fb03 f202 	mul.w	r2, r3, r2
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9d4:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c9d6:	4b55      	ldr	r3, [pc, #340]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c9d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c9dc:	f003 031f 	and.w	r3, r3, #31
 800c9e0:	3301      	adds	r3, #1
 800c9e2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c9e4:	697a      	ldr	r2, [r7, #20]
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9ec:	617b      	str	r3, [r7, #20]
        break;
 800c9ee:	e003      	b.n	800c9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c9f0:	4b51      	ldr	r3, [pc, #324]	@ (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c9f2:	617b      	str	r3, [r7, #20]
        break;
 800c9f4:	e000      	b.n	800c9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800c9f6:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c9fe:	f040 808d 	bne.w	800cb1c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800ca02:	4b4a      	ldr	r3, [pc, #296]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca08:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800ca10:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ca18:	d07c      	beq.n	800cb14 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ca20:	d87b      	bhi.n	800cb1a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d004      	beq.n	800ca32 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800ca28:	68bb      	ldr	r3, [r7, #8]
 800ca2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ca2e:	d039      	beq.n	800caa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800ca30:	e073      	b.n	800cb1a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800ca32:	4b3e      	ldr	r3, [pc, #248]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca34:	685b      	ldr	r3, [r3, #4]
 800ca36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d108      	bne.n	800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800ca3e:	4b3b      	ldr	r3, [pc, #236]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca40:	685b      	ldr	r3, [r3, #4]
 800ca42:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ca46:	4a3a      	ldr	r2, [pc, #232]	@ (800cb30 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800ca48:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca4c:	613b      	str	r3, [r7, #16]
 800ca4e:	e007      	b.n	800ca60 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800ca50:	4b36      	ldr	r3, [pc, #216]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca52:	685b      	ldr	r3, [r3, #4]
 800ca54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ca58:	4a36      	ldr	r2, [pc, #216]	@ (800cb34 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800ca5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca5e:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800ca60:	4b32      	ldr	r3, [pc, #200]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca66:	0e1b      	lsrs	r3, r3, #24
 800ca68:	f003 030f 	and.w	r3, r3, #15
 800ca6c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800ca6e:	4b2f      	ldr	r3, [pc, #188]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca74:	099b      	lsrs	r3, r3, #6
 800ca76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca7a:	693a      	ldr	r2, [r7, #16]
 800ca7c:	fb03 f202 	mul.w	r2, r3, r2
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca86:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800ca88:	4b28      	ldr	r3, [pc, #160]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ca8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca8e:	0a1b      	lsrs	r3, r3, #8
 800ca90:	f003 031f 	and.w	r3, r3, #31
 800ca94:	3301      	adds	r3, #1
 800ca96:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800ca98:	697a      	ldr	r2, [r7, #20]
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	fbb2 f3f3 	udiv	r3, r2, r3
 800caa0:	617b      	str	r3, [r7, #20]
        break;
 800caa2:	e03b      	b.n	800cb1c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800caa4:	4b21      	ldr	r3, [pc, #132]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800caa6:	685b      	ldr	r3, [r3, #4]
 800caa8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800caac:	2b00      	cmp	r3, #0
 800caae:	d108      	bne.n	800cac2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800cab0:	4b1e      	ldr	r3, [pc, #120]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cab2:	685b      	ldr	r3, [r3, #4]
 800cab4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cab8:	4a1d      	ldr	r2, [pc, #116]	@ (800cb30 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800caba:	fbb2 f3f3 	udiv	r3, r2, r3
 800cabe:	613b      	str	r3, [r7, #16]
 800cac0:	e007      	b.n	800cad2 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800cac2:	4b1a      	ldr	r3, [pc, #104]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cac4:	685b      	ldr	r3, [r3, #4]
 800cac6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800caca:	4a1a      	ldr	r2, [pc, #104]	@ (800cb34 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800cacc:	fbb2 f3f3 	udiv	r3, r2, r3
 800cad0:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800cad2:	4b16      	ldr	r3, [pc, #88]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cad4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cad8:	0e1b      	lsrs	r3, r3, #24
 800cada:	f003 030f 	and.w	r3, r3, #15
 800cade:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800cae0:	4b12      	ldr	r3, [pc, #72]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cae2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cae6:	099b      	lsrs	r3, r3, #6
 800cae8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800caec:	693a      	ldr	r2, [r7, #16]
 800caee:	fb03 f202 	mul.w	r2, r3, r2
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	fbb2 f3f3 	udiv	r3, r2, r3
 800caf8:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800cafa:	4b0c      	ldr	r3, [pc, #48]	@ (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cafc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cb00:	f003 031f 	and.w	r3, r3, #31
 800cb04:	3301      	adds	r3, #1
 800cb06:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800cb08:	697a      	ldr	r2, [r7, #20]
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb10:	617b      	str	r3, [r7, #20]
        break;
 800cb12:	e003      	b.n	800cb1c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800cb14:	4b08      	ldr	r3, [pc, #32]	@ (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800cb16:	617b      	str	r3, [r7, #20]
        break;
 800cb18:	e000      	b.n	800cb1c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800cb1a:	bf00      	nop
      }
    }
  }

  return frequency;
 800cb1c:	697b      	ldr	r3, [r7, #20]
}
 800cb1e:	4618      	mov	r0, r3
 800cb20:	371c      	adds	r7, #28
 800cb22:	46bd      	mov	sp, r7
 800cb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb28:	4770      	bx	lr
 800cb2a:	bf00      	nop
 800cb2c:	40023800 	.word	0x40023800
 800cb30:	00f42400 	.word	0x00f42400
 800cb34:	017d7840 	.word	0x017d7840
 800cb38:	00bb8000 	.word	0x00bb8000

0800cb3c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b084      	sub	sp, #16
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d101      	bne.n	800cb4e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800cb4a:	2301      	movs	r3, #1
 800cb4c:	e071      	b.n	800cc32 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	7f5b      	ldrb	r3, [r3, #29]
 800cb52:	b2db      	uxtb	r3, r3
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d105      	bne.n	800cb64 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800cb5e:	6878      	ldr	r0, [r7, #4]
 800cb60:	f7f5 fe68 	bl	8002834 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2202      	movs	r2, #2
 800cb68:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	68db      	ldr	r3, [r3, #12]
 800cb70:	f003 0310 	and.w	r3, r3, #16
 800cb74:	2b10      	cmp	r3, #16
 800cb76:	d053      	beq.n	800cc20 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	22ca      	movs	r2, #202	@ 0xca
 800cb7e:	625a      	str	r2, [r3, #36]	@ 0x24
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	2253      	movs	r2, #83	@ 0x53
 800cb86:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800cb88:	6878      	ldr	r0, [r7, #4]
 800cb8a:	f000 fac7 	bl	800d11c <RTC_EnterInitMode>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800cb92:	7bfb      	ldrb	r3, [r7, #15]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d12a      	bne.n	800cbee <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	6899      	ldr	r1, [r3, #8]
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681a      	ldr	r2, [r3, #0]
 800cba2:	4b26      	ldr	r3, [pc, #152]	@ (800cc3c <HAL_RTC_Init+0x100>)
 800cba4:	400b      	ands	r3, r1
 800cba6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	6899      	ldr	r1, [r3, #8]
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	685a      	ldr	r2, [r3, #4]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	691b      	ldr	r3, [r3, #16]
 800cbb6:	431a      	orrs	r2, r3
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	695b      	ldr	r3, [r3, #20]
 800cbbc:	431a      	orrs	r2, r3
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	430a      	orrs	r2, r1
 800cbc4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	687a      	ldr	r2, [r7, #4]
 800cbcc:	68d2      	ldr	r2, [r2, #12]
 800cbce:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	6919      	ldr	r1, [r3, #16]
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	689b      	ldr	r3, [r3, #8]
 800cbda:	041a      	lsls	r2, r3, #16
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	430a      	orrs	r2, r1
 800cbe2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800cbe4:	6878      	ldr	r0, [r7, #4]
 800cbe6:	f000 fad0 	bl	800d18a <RTC_ExitInitMode>
 800cbea:	4603      	mov	r3, r0
 800cbec:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800cbee:	7bfb      	ldrb	r3, [r7, #15]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d110      	bne.n	800cc16 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	f022 0208 	bic.w	r2, r2, #8
 800cc02:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	699a      	ldr	r2, [r3, #24]
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	430a      	orrs	r2, r1
 800cc14:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	22ff      	movs	r2, #255	@ 0xff
 800cc1c:	625a      	str	r2, [r3, #36]	@ 0x24
 800cc1e:	e001      	b.n	800cc24 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800cc20:	2300      	movs	r3, #0
 800cc22:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800cc24:	7bfb      	ldrb	r3, [r7, #15]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d102      	bne.n	800cc30 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2201      	movs	r2, #1
 800cc2e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800cc30:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	3710      	adds	r7, #16
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}
 800cc3a:	bf00      	nop
 800cc3c:	ff8fffbf 	.word	0xff8fffbf

0800cc40 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800cc40:	b590      	push	{r4, r7, lr}
 800cc42:	b087      	sub	sp, #28
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	60f8      	str	r0, [r7, #12]
 800cc48:	60b9      	str	r1, [r7, #8]
 800cc4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	7f1b      	ldrb	r3, [r3, #28]
 800cc54:	2b01      	cmp	r3, #1
 800cc56:	d101      	bne.n	800cc5c <HAL_RTC_SetTime+0x1c>
 800cc58:	2302      	movs	r3, #2
 800cc5a:	e085      	b.n	800cd68 <HAL_RTC_SetTime+0x128>
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	2201      	movs	r2, #1
 800cc60:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	2202      	movs	r2, #2
 800cc66:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d126      	bne.n	800ccbc <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	689b      	ldr	r3, [r3, #8]
 800cc74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d102      	bne.n	800cc82 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800cc7c:	68bb      	ldr	r3, [r7, #8]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cc82:	68bb      	ldr	r3, [r7, #8]
 800cc84:	781b      	ldrb	r3, [r3, #0]
 800cc86:	4618      	mov	r0, r3
 800cc88:	f000 faa4 	bl	800d1d4 <RTC_ByteToBcd2>
 800cc8c:	4603      	mov	r3, r0
 800cc8e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800cc90:	68bb      	ldr	r3, [r7, #8]
 800cc92:	785b      	ldrb	r3, [r3, #1]
 800cc94:	4618      	mov	r0, r3
 800cc96:	f000 fa9d 	bl	800d1d4 <RTC_ByteToBcd2>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cc9e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	789b      	ldrb	r3, [r3, #2]
 800cca4:	4618      	mov	r0, r3
 800cca6:	f000 fa95 	bl	800d1d4 <RTC_ByteToBcd2>
 800ccaa:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ccac:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800ccb0:	68bb      	ldr	r3, [r7, #8]
 800ccb2:	78db      	ldrb	r3, [r3, #3]
 800ccb4:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800ccb6:	4313      	orrs	r3, r2
 800ccb8:	617b      	str	r3, [r7, #20]
 800ccba:	e018      	b.n	800ccee <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	689b      	ldr	r3, [r3, #8]
 800ccc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d102      	bne.n	800ccd0 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	2200      	movs	r2, #0
 800ccce:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800ccd0:	68bb      	ldr	r3, [r7, #8]
 800ccd2:	781b      	ldrb	r3, [r3, #0]
 800ccd4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800ccd6:	68bb      	ldr	r3, [r7, #8]
 800ccd8:	785b      	ldrb	r3, [r3, #1]
 800ccda:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800ccdc:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800ccde:	68ba      	ldr	r2, [r7, #8]
 800cce0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800cce2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	78db      	ldrb	r3, [r3, #3]
 800cce8:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800ccea:	4313      	orrs	r3, r2
 800ccec:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	22ca      	movs	r2, #202	@ 0xca
 800ccf4:	625a      	str	r2, [r3, #36]	@ 0x24
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	2253      	movs	r2, #83	@ 0x53
 800ccfc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800ccfe:	68f8      	ldr	r0, [r7, #12]
 800cd00:	f000 fa0c 	bl	800d11c <RTC_EnterInitMode>
 800cd04:	4603      	mov	r3, r0
 800cd06:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800cd08:	7cfb      	ldrb	r3, [r7, #19]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d11e      	bne.n	800cd4c <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	681a      	ldr	r2, [r3, #0]
 800cd12:	6979      	ldr	r1, [r7, #20]
 800cd14:	4b16      	ldr	r3, [pc, #88]	@ (800cd70 <HAL_RTC_SetTime+0x130>)
 800cd16:	400b      	ands	r3, r1
 800cd18:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	689a      	ldr	r2, [r3, #8]
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800cd28:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	6899      	ldr	r1, [r3, #8]
 800cd30:	68bb      	ldr	r3, [r7, #8]
 800cd32:	68da      	ldr	r2, [r3, #12]
 800cd34:	68bb      	ldr	r3, [r7, #8]
 800cd36:	691b      	ldr	r3, [r3, #16]
 800cd38:	431a      	orrs	r2, r3
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	430a      	orrs	r2, r1
 800cd40:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800cd42:	68f8      	ldr	r0, [r7, #12]
 800cd44:	f000 fa21 	bl	800d18a <RTC_ExitInitMode>
 800cd48:	4603      	mov	r3, r0
 800cd4a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800cd4c:	7cfb      	ldrb	r3, [r7, #19]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d102      	bne.n	800cd58 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	2201      	movs	r2, #1
 800cd56:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	22ff      	movs	r2, #255	@ 0xff
 800cd5e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	2200      	movs	r2, #0
 800cd64:	771a      	strb	r2, [r3, #28]

  return status;
 800cd66:	7cfb      	ldrb	r3, [r7, #19]
}
 800cd68:	4618      	mov	r0, r3
 800cd6a:	371c      	adds	r7, #28
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd90      	pop	{r4, r7, pc}
 800cd70:	007f7f7f 	.word	0x007f7f7f

0800cd74 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800cd74:	b590      	push	{r4, r7, lr}
 800cd76:	b087      	sub	sp, #28
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	60f8      	str	r0, [r7, #12]
 800cd7c:	60b9      	str	r1, [r7, #8]
 800cd7e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800cd80:	2300      	movs	r3, #0
 800cd82:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	7f1b      	ldrb	r3, [r3, #28]
 800cd88:	2b01      	cmp	r3, #1
 800cd8a:	d101      	bne.n	800cd90 <HAL_RTC_SetDate+0x1c>
 800cd8c:	2302      	movs	r3, #2
 800cd8e:	e06f      	b.n	800ce70 <HAL_RTC_SetDate+0xfc>
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	2201      	movs	r2, #1
 800cd94:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	2202      	movs	r2, #2
 800cd9a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d10e      	bne.n	800cdc0 <HAL_RTC_SetDate+0x4c>
 800cda2:	68bb      	ldr	r3, [r7, #8]
 800cda4:	785b      	ldrb	r3, [r3, #1]
 800cda6:	f003 0310 	and.w	r3, r3, #16
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d008      	beq.n	800cdc0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800cdae:	68bb      	ldr	r3, [r7, #8]
 800cdb0:	785b      	ldrb	r3, [r3, #1]
 800cdb2:	f023 0310 	bic.w	r3, r3, #16
 800cdb6:	b2db      	uxtb	r3, r3
 800cdb8:	330a      	adds	r3, #10
 800cdba:	b2da      	uxtb	r2, r3
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d11c      	bne.n	800ce00 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800cdc6:	68bb      	ldr	r3, [r7, #8]
 800cdc8:	78db      	ldrb	r3, [r3, #3]
 800cdca:	4618      	mov	r0, r3
 800cdcc:	f000 fa02 	bl	800d1d4 <RTC_ByteToBcd2>
 800cdd0:	4603      	mov	r3, r0
 800cdd2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800cdd4:	68bb      	ldr	r3, [r7, #8]
 800cdd6:	785b      	ldrb	r3, [r3, #1]
 800cdd8:	4618      	mov	r0, r3
 800cdda:	f000 f9fb 	bl	800d1d4 <RTC_ByteToBcd2>
 800cdde:	4603      	mov	r3, r0
 800cde0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800cde2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800cde4:	68bb      	ldr	r3, [r7, #8]
 800cde6:	789b      	ldrb	r3, [r3, #2]
 800cde8:	4618      	mov	r0, r3
 800cdea:	f000 f9f3 	bl	800d1d4 <RTC_ByteToBcd2>
 800cdee:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800cdf0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	781b      	ldrb	r3, [r3, #0]
 800cdf8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800cdfa:	4313      	orrs	r3, r2
 800cdfc:	617b      	str	r3, [r7, #20]
 800cdfe:	e00e      	b.n	800ce1e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ce00:	68bb      	ldr	r3, [r7, #8]
 800ce02:	78db      	ldrb	r3, [r3, #3]
 800ce04:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	785b      	ldrb	r3, [r3, #1]
 800ce0a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ce0c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800ce0e:	68ba      	ldr	r2, [r7, #8]
 800ce10:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800ce12:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ce1a:	4313      	orrs	r3, r2
 800ce1c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	22ca      	movs	r2, #202	@ 0xca
 800ce24:	625a      	str	r2, [r3, #36]	@ 0x24
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	2253      	movs	r2, #83	@ 0x53
 800ce2c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800ce2e:	68f8      	ldr	r0, [r7, #12]
 800ce30:	f000 f974 	bl	800d11c <RTC_EnterInitMode>
 800ce34:	4603      	mov	r3, r0
 800ce36:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800ce38:	7cfb      	ldrb	r3, [r7, #19]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d10a      	bne.n	800ce54 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	681a      	ldr	r2, [r3, #0]
 800ce42:	6979      	ldr	r1, [r7, #20]
 800ce44:	4b0c      	ldr	r3, [pc, #48]	@ (800ce78 <HAL_RTC_SetDate+0x104>)
 800ce46:	400b      	ands	r3, r1
 800ce48:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800ce4a:	68f8      	ldr	r0, [r7, #12]
 800ce4c:	f000 f99d 	bl	800d18a <RTC_ExitInitMode>
 800ce50:	4603      	mov	r3, r0
 800ce52:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800ce54:	7cfb      	ldrb	r3, [r7, #19]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d102      	bne.n	800ce60 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	22ff      	movs	r2, #255	@ 0xff
 800ce66:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	771a      	strb	r2, [r3, #28]

  return status;
 800ce6e:	7cfb      	ldrb	r3, [r7, #19]
}
 800ce70:	4618      	mov	r0, r3
 800ce72:	371c      	adds	r7, #28
 800ce74:	46bd      	mov	sp, r7
 800ce76:	bd90      	pop	{r4, r7, pc}
 800ce78:	00ffff3f 	.word	0x00ffff3f

0800ce7c <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800ce7c:	b590      	push	{r4, r7, lr}
 800ce7e:	b089      	sub	sp, #36	@ 0x24
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	60f8      	str	r0, [r7, #12]
 800ce84:	60b9      	str	r1, [r7, #8]
 800ce86:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800ce88:	2300      	movs	r3, #0
 800ce8a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800ce90:	2300      	movs	r3, #0
 800ce92:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	7f1b      	ldrb	r3, [r3, #28]
 800ce98:	2b01      	cmp	r3, #1
 800ce9a:	d101      	bne.n	800cea0 <HAL_RTC_SetAlarm+0x24>
 800ce9c:	2302      	movs	r3, #2
 800ce9e:	e113      	b.n	800d0c8 <HAL_RTC_SetAlarm+0x24c>
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	2201      	movs	r2, #1
 800cea4:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	2202      	movs	r2, #2
 800ceaa:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d137      	bne.n	800cf22 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	689b      	ldr	r3, [r3, #8]
 800ceb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d102      	bne.n	800cec6 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800cec0:	68bb      	ldr	r3, [r7, #8]
 800cec2:	2200      	movs	r2, #0
 800cec4:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800cec6:	68bb      	ldr	r3, [r7, #8]
 800cec8:	781b      	ldrb	r3, [r3, #0]
 800ceca:	4618      	mov	r0, r3
 800cecc:	f000 f982 	bl	800d1d4 <RTC_ByteToBcd2>
 800ced0:	4603      	mov	r3, r0
 800ced2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ced4:	68bb      	ldr	r3, [r7, #8]
 800ced6:	785b      	ldrb	r3, [r3, #1]
 800ced8:	4618      	mov	r0, r3
 800ceda:	f000 f97b 	bl	800d1d4 <RTC_ByteToBcd2>
 800cede:	4603      	mov	r3, r0
 800cee0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800cee2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800cee4:	68bb      	ldr	r3, [r7, #8]
 800cee6:	789b      	ldrb	r3, [r3, #2]
 800cee8:	4618      	mov	r0, r3
 800ceea:	f000 f973 	bl	800d1d4 <RTC_ByteToBcd2>
 800ceee:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800cef0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800cef4:	68bb      	ldr	r3, [r7, #8]
 800cef6:	78db      	ldrb	r3, [r3, #3]
 800cef8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800cefa:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800cefe:	68bb      	ldr	r3, [r7, #8]
 800cf00:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cf04:	4618      	mov	r0, r3
 800cf06:	f000 f965 	bl	800d1d4 <RTC_ByteToBcd2>
 800cf0a:	4603      	mov	r3, r0
 800cf0c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800cf0e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800cf12:	68bb      	ldr	r3, [r7, #8]
 800cf14:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800cf16:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800cf1c:	4313      	orrs	r3, r2
 800cf1e:	61fb      	str	r3, [r7, #28]
 800cf20:	e023      	b.n	800cf6a <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	689b      	ldr	r3, [r3, #8]
 800cf28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d102      	bne.n	800cf36 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800cf30:	68bb      	ldr	r3, [r7, #8]
 800cf32:	2200      	movs	r2, #0
 800cf34:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800cf36:	68bb      	ldr	r3, [r7, #8]
 800cf38:	781b      	ldrb	r3, [r3, #0]
 800cf3a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800cf3c:	68bb      	ldr	r3, [r7, #8]
 800cf3e:	785b      	ldrb	r3, [r3, #1]
 800cf40:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800cf42:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800cf44:	68ba      	ldr	r2, [r7, #8]
 800cf46:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800cf48:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800cf4a:	68bb      	ldr	r3, [r7, #8]
 800cf4c:	78db      	ldrb	r3, [r3, #3]
 800cf4e:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800cf50:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800cf52:	68bb      	ldr	r3, [r7, #8]
 800cf54:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cf58:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800cf5a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800cf5c:	68bb      	ldr	r3, [r7, #8]
 800cf5e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800cf60:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800cf62:	68bb      	ldr	r3, [r7, #8]
 800cf64:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800cf66:	4313      	orrs	r3, r2
 800cf68:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800cf6a:	68bb      	ldr	r3, [r7, #8]
 800cf6c:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800cf6e:	68bb      	ldr	r3, [r7, #8]
 800cf70:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800cf72:	4313      	orrs	r3, r2
 800cf74:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	22ca      	movs	r2, #202	@ 0xca
 800cf7c:	625a      	str	r2, [r3, #36]	@ 0x24
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	2253      	movs	r2, #83	@ 0x53
 800cf84:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800cf86:	68bb      	ldr	r3, [r7, #8]
 800cf88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf8e:	d148      	bne.n	800d022 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	689a      	ldr	r2, [r3, #8]
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cf9e:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	689a      	ldr	r2, [r3, #8]
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cfae:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	68db      	ldr	r3, [r3, #12]
 800cfb6:	b2da      	uxtb	r2, r3
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800cfc0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cfc2:	f7f8 fd89 	bl	8005ad8 <HAL_GetTick>
 800cfc6:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800cfc8:	e013      	b.n	800cff2 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cfca:	f7f8 fd85 	bl	8005ad8 <HAL_GetTick>
 800cfce:	4602      	mov	r2, r0
 800cfd0:	69bb      	ldr	r3, [r7, #24]
 800cfd2:	1ad3      	subs	r3, r2, r3
 800cfd4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cfd8:	d90b      	bls.n	800cff2 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	22ff      	movs	r2, #255	@ 0xff
 800cfe0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	2203      	movs	r2, #3
 800cfe6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	2200      	movs	r2, #0
 800cfec:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800cfee:	2303      	movs	r3, #3
 800cff0:	e06a      	b.n	800d0c8 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	68db      	ldr	r3, [r3, #12]
 800cff8:	f003 0301 	and.w	r3, r3, #1
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d0e4      	beq.n	800cfca <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	69fa      	ldr	r2, [r7, #28]
 800d006:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	697a      	ldr	r2, [r7, #20]
 800d00e:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	689a      	ldr	r2, [r3, #8]
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d01e:	609a      	str	r2, [r3, #8]
 800d020:	e047      	b.n	800d0b2 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	689a      	ldr	r2, [r3, #8]
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800d030:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	689a      	ldr	r2, [r3, #8]
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d040:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	68db      	ldr	r3, [r3, #12]
 800d048:	b2da      	uxtb	r2, r3
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800d052:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d054:	f7f8 fd40 	bl	8005ad8 <HAL_GetTick>
 800d058:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800d05a:	e013      	b.n	800d084 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d05c:	f7f8 fd3c 	bl	8005ad8 <HAL_GetTick>
 800d060:	4602      	mov	r2, r0
 800d062:	69bb      	ldr	r3, [r7, #24]
 800d064:	1ad3      	subs	r3, r2, r3
 800d066:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d06a:	d90b      	bls.n	800d084 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	22ff      	movs	r2, #255	@ 0xff
 800d072:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	2203      	movs	r2, #3
 800d078:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	2200      	movs	r2, #0
 800d07e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800d080:	2303      	movs	r3, #3
 800d082:	e021      	b.n	800d0c8 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	68db      	ldr	r3, [r3, #12]
 800d08a:	f003 0302 	and.w	r3, r3, #2
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d0e4      	beq.n	800d05c <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	69fa      	ldr	r2, [r7, #28]
 800d098:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	697a      	ldr	r2, [r7, #20]
 800d0a0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	689a      	ldr	r2, [r3, #8]
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d0b0:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	22ff      	movs	r2, #255	@ 0xff
 800d0b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	2201      	movs	r2, #1
 800d0be:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d0c6:	2300      	movs	r3, #0
}
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	3724      	adds	r7, #36	@ 0x24
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bd90      	pop	{r4, r7, pc}

0800d0d0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	b084      	sub	sp, #16
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d0d8:	2300      	movs	r3, #0
 800d0da:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	4a0d      	ldr	r2, [pc, #52]	@ (800d118 <HAL_RTC_WaitForSynchro+0x48>)
 800d0e2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d0e4:	f7f8 fcf8 	bl	8005ad8 <HAL_GetTick>
 800d0e8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d0ea:	e009      	b.n	800d100 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d0ec:	f7f8 fcf4 	bl	8005ad8 <HAL_GetTick>
 800d0f0:	4602      	mov	r2, r0
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	1ad3      	subs	r3, r2, r3
 800d0f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d0fa:	d901      	bls.n	800d100 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800d0fc:	2303      	movs	r3, #3
 800d0fe:	e007      	b.n	800d110 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	68db      	ldr	r3, [r3, #12]
 800d106:	f003 0320 	and.w	r3, r3, #32
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d0ee      	beq.n	800d0ec <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800d10e:	2300      	movs	r3, #0
}
 800d110:	4618      	mov	r0, r3
 800d112:	3710      	adds	r7, #16
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}
 800d118:	0001ff5f 	.word	0x0001ff5f

0800d11c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b084      	sub	sp, #16
 800d120:	af00      	add	r7, sp, #0
 800d122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d124:	2300      	movs	r3, #0
 800d126:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800d128:	2300      	movs	r3, #0
 800d12a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	68db      	ldr	r3, [r3, #12]
 800d132:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d136:	2b00      	cmp	r3, #0
 800d138:	d122      	bne.n	800d180 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	68da      	ldr	r2, [r3, #12]
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d148:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d14a:	f7f8 fcc5 	bl	8005ad8 <HAL_GetTick>
 800d14e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800d150:	e00c      	b.n	800d16c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d152:	f7f8 fcc1 	bl	8005ad8 <HAL_GetTick>
 800d156:	4602      	mov	r2, r0
 800d158:	68bb      	ldr	r3, [r7, #8]
 800d15a:	1ad3      	subs	r3, r2, r3
 800d15c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d160:	d904      	bls.n	800d16c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	2204      	movs	r2, #4
 800d166:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800d168:	2301      	movs	r3, #1
 800d16a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	68db      	ldr	r3, [r3, #12]
 800d172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d176:	2b00      	cmp	r3, #0
 800d178:	d102      	bne.n	800d180 <RTC_EnterInitMode+0x64>
 800d17a:	7bfb      	ldrb	r3, [r7, #15]
 800d17c:	2b01      	cmp	r3, #1
 800d17e:	d1e8      	bne.n	800d152 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800d180:	7bfb      	ldrb	r3, [r7, #15]
}
 800d182:	4618      	mov	r0, r3
 800d184:	3710      	adds	r7, #16
 800d186:	46bd      	mov	sp, r7
 800d188:	bd80      	pop	{r7, pc}

0800d18a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800d18a:	b580      	push	{r7, lr}
 800d18c:	b084      	sub	sp, #16
 800d18e:	af00      	add	r7, sp, #0
 800d190:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d192:	2300      	movs	r3, #0
 800d194:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	68da      	ldr	r2, [r3, #12]
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d1a4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	689b      	ldr	r3, [r3, #8]
 800d1ac:	f003 0320 	and.w	r3, r3, #32
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d10a      	bne.n	800d1ca <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d1b4:	6878      	ldr	r0, [r7, #4]
 800d1b6:	f7ff ff8b 	bl	800d0d0 <HAL_RTC_WaitForSynchro>
 800d1ba:	4603      	mov	r3, r0
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d004      	beq.n	800d1ca <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	2204      	movs	r2, #4
 800d1c4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800d1c6:	2301      	movs	r3, #1
 800d1c8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800d1ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	3710      	adds	r7, #16
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	bd80      	pop	{r7, pc}

0800d1d4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800d1d4:	b480      	push	{r7}
 800d1d6:	b085      	sub	sp, #20
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	4603      	mov	r3, r0
 800d1dc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800d1e2:	e005      	b.n	800d1f0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800d1ea:	79fb      	ldrb	r3, [r7, #7]
 800d1ec:	3b0a      	subs	r3, #10
 800d1ee:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800d1f0:	79fb      	ldrb	r3, [r7, #7]
 800d1f2:	2b09      	cmp	r3, #9
 800d1f4:	d8f6      	bhi.n	800d1e4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	b2db      	uxtb	r3, r3
 800d1fa:	011b      	lsls	r3, r3, #4
 800d1fc:	b2da      	uxtb	r2, r3
 800d1fe:	79fb      	ldrb	r3, [r7, #7]
 800d200:	4313      	orrs	r3, r2
 800d202:	b2db      	uxtb	r3, r3
}
 800d204:	4618      	mov	r0, r3
 800d206:	3714      	adds	r7, #20
 800d208:	46bd      	mov	sp, r7
 800d20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20e:	4770      	bx	lr

0800d210 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800d210:	b480      	push	{r7}
 800d212:	b087      	sub	sp, #28
 800d214:	af00      	add	r7, sp, #0
 800d216:	60f8      	str	r0, [r7, #12]
 800d218:	60b9      	str	r1, [r7, #8]
 800d21a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800d21c:	2300      	movs	r3, #0
 800d21e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	7f1b      	ldrb	r3, [r3, #28]
 800d224:	2b01      	cmp	r3, #1
 800d226:	d101      	bne.n	800d22c <HAL_RTCEx_SetTimeStamp+0x1c>
 800d228:	2302      	movs	r3, #2
 800d22a:	e050      	b.n	800d2ce <HAL_RTCEx_SetTimeStamp+0xbe>
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	2201      	movs	r2, #1
 800d230:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	2202      	movs	r2, #2
 800d236:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	f022 0206 	bic.w	r2, r2, #6
 800d246:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	687a      	ldr	r2, [r7, #4]
 800d254:	430a      	orrs	r2, r1
 800d256:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	689a      	ldr	r2, [r3, #8]
 800d25e:	4b1f      	ldr	r3, [pc, #124]	@ (800d2dc <HAL_RTCEx_SetTimeStamp+0xcc>)
 800d260:	4013      	ands	r3, r2
 800d262:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800d264:	697a      	ldr	r2, [r7, #20]
 800d266:	68bb      	ldr	r3, [r7, #8]
 800d268:	4313      	orrs	r3, r2
 800d26a:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	22ca      	movs	r2, #202	@ 0xca
 800d272:	625a      	str	r2, [r3, #36]	@ 0x24
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	2253      	movs	r2, #83	@ 0x53
 800d27a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	697a      	ldr	r2, [r7, #20]
 800d282:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	68db      	ldr	r3, [r3, #12]
 800d28a:	b2da      	uxtb	r2, r3
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800d294:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	68db      	ldr	r3, [r3, #12]
 800d29c:	b2da      	uxtb	r2, r3
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800d2a6:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	689a      	ldr	r2, [r3, #8]
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d2b6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	22ff      	movs	r2, #255	@ 0xff
 800d2be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	2201      	movs	r2, #1
 800d2c4:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d2cc:	2300      	movs	r3, #0
}
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	371c      	adds	r7, #28
 800d2d2:	46bd      	mov	sp, r7
 800d2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d8:	4770      	bx	lr
 800d2da:	bf00      	nop
 800d2dc:	fffff7f7 	.word	0xfffff7f7

0800d2e0 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d2e0:	b580      	push	{r7, lr}
 800d2e2:	b086      	sub	sp, #24
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	60f8      	str	r0, [r7, #12]
 800d2e8:	60b9      	str	r1, [r7, #8]
 800d2ea:	607a      	str	r2, [r7, #4]
 800d2ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800d2f2:	68bb      	ldr	r3, [r7, #8]
 800d2f4:	2b02      	cmp	r3, #2
 800d2f6:	d904      	bls.n	800d302 <HAL_SAI_InitProtocol+0x22>
 800d2f8:	68bb      	ldr	r3, [r7, #8]
 800d2fa:	3b03      	subs	r3, #3
 800d2fc:	2b01      	cmp	r3, #1
 800d2fe:	d812      	bhi.n	800d326 <HAL_SAI_InitProtocol+0x46>
 800d300:	e008      	b.n	800d314 <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800d302:	683b      	ldr	r3, [r7, #0]
 800d304:	687a      	ldr	r2, [r7, #4]
 800d306:	68b9      	ldr	r1, [r7, #8]
 800d308:	68f8      	ldr	r0, [r7, #12]
 800d30a:	f000 fb1d 	bl	800d948 <SAI_InitI2S>
 800d30e:	4603      	mov	r3, r0
 800d310:	75fb      	strb	r3, [r7, #23]
      break;
 800d312:	e00b      	b.n	800d32c <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800d314:	683b      	ldr	r3, [r7, #0]
 800d316:	687a      	ldr	r2, [r7, #4]
 800d318:	68b9      	ldr	r1, [r7, #8]
 800d31a:	68f8      	ldr	r0, [r7, #12]
 800d31c:	f000 fbc2 	bl	800daa4 <SAI_InitPCM>
 800d320:	4603      	mov	r3, r0
 800d322:	75fb      	strb	r3, [r7, #23]
      break;
 800d324:	e002      	b.n	800d32c <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800d326:	2301      	movs	r3, #1
 800d328:	75fb      	strb	r3, [r7, #23]
      break;
 800d32a:	bf00      	nop
  }

  if (status == HAL_OK)
 800d32c:	7dfb      	ldrb	r3, [r7, #23]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d104      	bne.n	800d33c <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800d332:	68f8      	ldr	r0, [r7, #12]
 800d334:	f000 f808 	bl	800d348 <HAL_SAI_Init>
 800d338:	4603      	mov	r3, r0
 800d33a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800d33c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d33e:	4618      	mov	r0, r3
 800d340:	3718      	adds	r7, #24
 800d342:	46bd      	mov	sp, r7
 800d344:	bd80      	pop	{r7, pc}
	...

0800d348 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b088      	sub	sp, #32
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800d350:	2300      	movs	r3, #0
 800d352:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800d354:	2300      	movs	r3, #0
 800d356:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800d358:	2300      	movs	r3, #0
 800d35a:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d101      	bne.n	800d366 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800d362:	2301      	movs	r3, #1
 800d364:	e156      	b.n	800d614 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d36c:	b2db      	uxtb	r3, r3
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d106      	bne.n	800d380 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	2200      	movs	r2, #0
 800d376:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800d37a:	6878      	ldr	r0, [r7, #4]
 800d37c:	f7f5 fe6e 	bl	800305c <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	2202      	movs	r2, #2
 800d384:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800d388:	6878      	ldr	r0, [r7, #4]
 800d38a:	f000 fc41 	bl	800dc10 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	68db      	ldr	r3, [r3, #12]
 800d392:	2b02      	cmp	r3, #2
 800d394:	d00c      	beq.n	800d3b0 <HAL_SAI_Init+0x68>
 800d396:	2b02      	cmp	r3, #2
 800d398:	d80d      	bhi.n	800d3b6 <HAL_SAI_Init+0x6e>
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d002      	beq.n	800d3a4 <HAL_SAI_Init+0x5c>
 800d39e:	2b01      	cmp	r3, #1
 800d3a0:	d003      	beq.n	800d3aa <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800d3a2:	e008      	b.n	800d3b6 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	61fb      	str	r3, [r7, #28]
      break;
 800d3a8:	e006      	b.n	800d3b8 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800d3aa:	2310      	movs	r3, #16
 800d3ac:	61fb      	str	r3, [r7, #28]
      break;
 800d3ae:	e003      	b.n	800d3b8 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800d3b0:	2320      	movs	r3, #32
 800d3b2:	61fb      	str	r3, [r7, #28]
      break;
 800d3b4:	e000      	b.n	800d3b8 <HAL_SAI_Init+0x70>
      break;
 800d3b6:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	689b      	ldr	r3, [r3, #8]
 800d3bc:	2b03      	cmp	r3, #3
 800d3be:	d81e      	bhi.n	800d3fe <HAL_SAI_Init+0xb6>
 800d3c0:	a201      	add	r2, pc, #4	@ (adr r2, 800d3c8 <HAL_SAI_Init+0x80>)
 800d3c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3c6:	bf00      	nop
 800d3c8:	0800d3d9 	.word	0x0800d3d9
 800d3cc:	0800d3df 	.word	0x0800d3df
 800d3d0:	0800d3e7 	.word	0x0800d3e7
 800d3d4:	0800d3ef 	.word	0x0800d3ef
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	617b      	str	r3, [r7, #20]
    }
    break;
 800d3dc:	e010      	b.n	800d400 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800d3de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d3e2:	617b      	str	r3, [r7, #20]
    }
    break;
 800d3e4:	e00c      	b.n	800d400 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800d3e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d3ea:	617b      	str	r3, [r7, #20]
    }
    break;
 800d3ec:	e008      	b.n	800d400 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800d3ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d3f2:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800d3f4:	69fb      	ldr	r3, [r7, #28]
 800d3f6:	f043 0301 	orr.w	r3, r3, #1
 800d3fa:	61fb      	str	r3, [r7, #28]
    }
    break;
 800d3fc:	e000      	b.n	800d400 <HAL_SAI_Init+0xb8>
    default:
      break;
 800d3fe:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	4a85      	ldr	r2, [pc, #532]	@ (800d61c <HAL_SAI_Init+0x2d4>)
 800d406:	4293      	cmp	r3, r2
 800d408:	d004      	beq.n	800d414 <HAL_SAI_Init+0xcc>
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	4a84      	ldr	r2, [pc, #528]	@ (800d620 <HAL_SAI_Init+0x2d8>)
 800d410:	4293      	cmp	r3, r2
 800d412:	d103      	bne.n	800d41c <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800d414:	4a83      	ldr	r2, [pc, #524]	@ (800d624 <HAL_SAI_Init+0x2dc>)
 800d416:	69fb      	ldr	r3, [r7, #28]
 800d418:	6013      	str	r3, [r2, #0]
 800d41a:	e002      	b.n	800d422 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800d41c:	4a82      	ldr	r2, [pc, #520]	@ (800d628 <HAL_SAI_Init+0x2e0>)
 800d41e:	69fb      	ldr	r3, [r7, #28]
 800d420:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	69db      	ldr	r3, [r3, #28]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d04c      	beq.n	800d4c4 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800d42a:	2300      	movs	r3, #0
 800d42c:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4a7a      	ldr	r2, [pc, #488]	@ (800d61c <HAL_SAI_Init+0x2d4>)
 800d434:	4293      	cmp	r3, r2
 800d436:	d004      	beq.n	800d442 <HAL_SAI_Init+0xfa>
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	4a78      	ldr	r2, [pc, #480]	@ (800d620 <HAL_SAI_Init+0x2d8>)
 800d43e:	4293      	cmp	r3, r2
 800d440:	d104      	bne.n	800d44c <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800d442:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d446:	f7ff fa39 	bl	800c8bc <HAL_RCCEx_GetPeriphCLKFreq>
 800d44a:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	4a76      	ldr	r2, [pc, #472]	@ (800d62c <HAL_SAI_Init+0x2e4>)
 800d452:	4293      	cmp	r3, r2
 800d454:	d004      	beq.n	800d460 <HAL_SAI_Init+0x118>
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	4a75      	ldr	r2, [pc, #468]	@ (800d630 <HAL_SAI_Init+0x2e8>)
 800d45c:	4293      	cmp	r3, r2
 800d45e:	d104      	bne.n	800d46a <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800d460:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d464:	f7ff fa2a 	bl	800c8bc <HAL_RCCEx_GetPeriphCLKFreq>
 800d468:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800d46a:	693a      	ldr	r2, [r7, #16]
 800d46c:	4613      	mov	r3, r2
 800d46e:	009b      	lsls	r3, r3, #2
 800d470:	4413      	add	r3, r2
 800d472:	005b      	lsls	r3, r3, #1
 800d474:	461a      	mov	r2, r3
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	69db      	ldr	r3, [r3, #28]
 800d47a:	025b      	lsls	r3, r3, #9
 800d47c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d480:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	4a6b      	ldr	r2, [pc, #428]	@ (800d634 <HAL_SAI_Init+0x2ec>)
 800d486:	fba2 2303 	umull	r2, r3, r2, r3
 800d48a:	08da      	lsrs	r2, r3, #3
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800d490:	68f9      	ldr	r1, [r7, #12]
 800d492:	4b68      	ldr	r3, [pc, #416]	@ (800d634 <HAL_SAI_Init+0x2ec>)
 800d494:	fba3 2301 	umull	r2, r3, r3, r1
 800d498:	08da      	lsrs	r2, r3, #3
 800d49a:	4613      	mov	r3, r2
 800d49c:	009b      	lsls	r3, r3, #2
 800d49e:	4413      	add	r3, r2
 800d4a0:	005b      	lsls	r3, r3, #1
 800d4a2:	1aca      	subs	r2, r1, r3
 800d4a4:	2a08      	cmp	r2, #8
 800d4a6:	d904      	bls.n	800d4b2 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	6a1b      	ldr	r3, [r3, #32]
 800d4ac:	1c5a      	adds	r2, r3, #1
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4b6:	2b04      	cmp	r3, #4
 800d4b8:	d104      	bne.n	800d4c4 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6a1b      	ldr	r3, [r3, #32]
 800d4be:	085a      	lsrs	r2, r3, #1
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	685b      	ldr	r3, [r3, #4]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d003      	beq.n	800d4d4 <HAL_SAI_Init+0x18c>
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	685b      	ldr	r3, [r3, #4]
 800d4d0:	2b02      	cmp	r3, #2
 800d4d2:	d109      	bne.n	800d4e8 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4d8:	2b01      	cmp	r3, #1
 800d4da:	d101      	bne.n	800d4e0 <HAL_SAI_Init+0x198>
 800d4dc:	2300      	movs	r3, #0
 800d4de:	e001      	b.n	800d4e4 <HAL_SAI_Init+0x19c>
 800d4e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d4e4:	61bb      	str	r3, [r7, #24]
 800d4e6:	e008      	b.n	800d4fa <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4ec:	2b01      	cmp	r3, #1
 800d4ee:	d102      	bne.n	800d4f6 <HAL_SAI_Init+0x1ae>
 800d4f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d4f4:	e000      	b.n	800d4f8 <HAL_SAI_Init+0x1b0>
 800d4f6:	2300      	movs	r3, #0
 800d4f8:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	6819      	ldr	r1, [r3, #0]
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681a      	ldr	r2, [r3, #0]
 800d504:	4b4c      	ldr	r3, [pc, #304]	@ (800d638 <HAL_SAI_Init+0x2f0>)
 800d506:	400b      	ands	r3, r1
 800d508:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	6819      	ldr	r1, [r3, #0]
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	685a      	ldr	r2, [r3, #4]
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d518:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d51e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d524:	431a      	orrs	r2, r3
 800d526:	69bb      	ldr	r3, [r7, #24]
 800d528:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800d52a:	697b      	ldr	r3, [r7, #20]
 800d52c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800d532:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	691b      	ldr	r3, [r3, #16]
 800d538:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d53e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	6a1b      	ldr	r3, [r3, #32]
 800d544:	051b      	lsls	r3, r3, #20
 800d546:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	430a      	orrs	r2, r1
 800d54e:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	6859      	ldr	r1, [r3, #4]
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681a      	ldr	r2, [r3, #0]
 800d55a:	4b38      	ldr	r3, [pc, #224]	@ (800d63c <HAL_SAI_Init+0x2f4>)
 800d55c:	400b      	ands	r3, r1
 800d55e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	6859      	ldr	r1, [r3, #4]
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	699a      	ldr	r2, [r3, #24]
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d56e:	431a      	orrs	r2, r3
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d574:	431a      	orrs	r2, r3
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	430a      	orrs	r2, r1
 800d57c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	6899      	ldr	r1, [r3, #8]
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681a      	ldr	r2, [r3, #0]
 800d588:	4b2d      	ldr	r3, [pc, #180]	@ (800d640 <HAL_SAI_Init+0x2f8>)
 800d58a:	400b      	ands	r3, r1
 800d58c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	6899      	ldr	r1, [r3, #8]
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d598:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d59e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800d5a4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800d5aa:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5b0:	3b01      	subs	r3, #1
 800d5b2:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800d5b4:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	430a      	orrs	r2, r1
 800d5bc:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	68d9      	ldr	r1, [r3, #12]
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681a      	ldr	r2, [r3, #0]
 800d5c8:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800d5cc:	400b      	ands	r3, r1
 800d5ce:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	68d9      	ldr	r1, [r3, #12]
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5de:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d5e4:	041b      	lsls	r3, r3, #16
 800d5e6:	431a      	orrs	r2, r3
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d5ec:	3b01      	subs	r3, #1
 800d5ee:	021b      	lsls	r3, r3, #8
 800d5f0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	430a      	orrs	r2, r1
 800d5f8:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	2201      	movs	r2, #1
 800d606:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	2200      	movs	r2, #0
 800d60e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d612:	2300      	movs	r3, #0
}
 800d614:	4618      	mov	r0, r3
 800d616:	3720      	adds	r7, #32
 800d618:	46bd      	mov	sp, r7
 800d61a:	bd80      	pop	{r7, pc}
 800d61c:	40015804 	.word	0x40015804
 800d620:	40015824 	.word	0x40015824
 800d624:	40015800 	.word	0x40015800
 800d628:	40015c00 	.word	0x40015c00
 800d62c:	40015c04 	.word	0x40015c04
 800d630:	40015c24 	.word	0x40015c24
 800d634:	cccccccd 	.word	0xcccccccd
 800d638:	ff05c010 	.word	0xff05c010
 800d63c:	ffff1ff0 	.word	0xffff1ff0
 800d640:	fff88000 	.word	0xfff88000

0800d644 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800d644:	b580      	push	{r7, lr}
 800d646:	b082      	sub	sp, #8
 800d648:	af00      	add	r7, sp, #0
 800d64a:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d101      	bne.n	800d656 <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800d652:	2301      	movs	r3, #1
 800d654:	e027      	b.n	800d6a6 <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	2202      	movs	r2, #2
 800d65a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	2200      	movs	r2, #0
 800d664:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d66e:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800d670:	6878      	ldr	r0, [r7, #4]
 800d672:	f000 facd 	bl	800dc10 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	685a      	ldr	r2, [r3, #4]
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	f042 0208 	orr.w	r2, r2, #8
 800d684:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800d686:	6878      	ldr	r0, [r7, #4]
 800d688:	f7f5 fdc8 	bl	800321c <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	2200      	movs	r2, #0
 800d690:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	2200      	movs	r2, #0
 800d698:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	2200      	movs	r2, #0
 800d6a0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d6a4:	2300      	movs	r3, #0
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	3708      	adds	r7, #8
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd80      	pop	{r7, pc}
	...

0800d6b0 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b086      	sub	sp, #24
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	60f8      	str	r0, [r7, #12]
 800d6b8:	60b9      	str	r1, [r7, #8]
 800d6ba:	4613      	mov	r3, r2
 800d6bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800d6be:	f7f8 fa0b 	bl	8005ad8 <HAL_GetTick>
 800d6c2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d002      	beq.n	800d6d0 <HAL_SAI_Transmit_DMA+0x20>
 800d6ca:	88fb      	ldrh	r3, [r7, #6]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d101      	bne.n	800d6d4 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800d6d0:	2301      	movs	r3, #1
 800d6d2:	e093      	b.n	800d7fc <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d6da:	b2db      	uxtb	r3, r3
 800d6dc:	2b01      	cmp	r3, #1
 800d6de:	f040 808c 	bne.w	800d7fa <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d6e8:	2b01      	cmp	r3, #1
 800d6ea:	d101      	bne.n	800d6f0 <HAL_SAI_Transmit_DMA+0x40>
 800d6ec:	2302      	movs	r3, #2
 800d6ee:	e085      	b.n	800d7fc <HAL_SAI_Transmit_DMA+0x14c>
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	2201      	movs	r2, #1
 800d6f4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	68ba      	ldr	r2, [r7, #8]
 800d6fc:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	88fa      	ldrh	r2, [r7, #6]
 800d702:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	88fa      	ldrh	r2, [r7, #6]
 800d70a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	2200      	movs	r2, #0
 800d712:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	2212      	movs	r2, #18
 800d71a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d722:	4a38      	ldr	r2, [pc, #224]	@ (800d804 <HAL_SAI_Transmit_DMA+0x154>)
 800d724:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d72a:	4a37      	ldr	r2, [pc, #220]	@ (800d808 <HAL_SAI_Transmit_DMA+0x158>)
 800d72c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d732:	4a36      	ldr	r2, [pc, #216]	@ (800d80c <HAL_SAI_Transmit_DMA+0x15c>)
 800d734:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d73a:	2200      	movs	r2, #0
 800d73c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d746:	4619      	mov	r1, r3
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	331c      	adds	r3, #28
 800d74e:	461a      	mov	r2, r3
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d756:	f7f9 f859 	bl	800680c <HAL_DMA_Start_IT>
 800d75a:	4603      	mov	r3, r0
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d005      	beq.n	800d76c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	2200      	movs	r2, #0
 800d764:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d768:	2301      	movs	r3, #1
 800d76a:	e047      	b.n	800d7fc <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d76c:	2100      	movs	r1, #0
 800d76e:	68f8      	ldr	r0, [r7, #12]
 800d770:	f000 fa18 	bl	800dba4 <SAI_InterruptFlag>
 800d774:	4601      	mov	r1, r0
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	691a      	ldr	r2, [r3, #16]
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	430a      	orrs	r2, r1
 800d782:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	681a      	ldr	r2, [r3, #0]
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d792:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d794:	e015      	b.n	800d7c2 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800d796:	f7f8 f99f 	bl	8005ad8 <HAL_GetTick>
 800d79a:	4602      	mov	r2, r0
 800d79c:	697b      	ldr	r3, [r7, #20]
 800d79e:	1ad3      	subs	r3, r2, r3
 800d7a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d7a4:	d90d      	bls.n	800d7c2 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800d7be:	2303      	movs	r3, #3
 800d7c0:	e01c      	b.n	800d7fc <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	695b      	ldr	r3, [r3, #20]
 800d7c8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d0e2      	beq.n	800d796 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d107      	bne.n	800d7ee <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	681a      	ldr	r2, [r3, #0]
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d7ec:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	e000      	b.n	800d7fc <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800d7fa:	2302      	movs	r3, #2
  }
}
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	3718      	adds	r7, #24
 800d800:	46bd      	mov	sp, r7
 800d802:	bd80      	pop	{r7, pc}
 800d804:	0800dce1 	.word	0x0800dce1
 800d808:	0800dc81 	.word	0x0800dc81
 800d80c:	0800dd79 	.word	0x0800dd79

0800d810 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d810:	b580      	push	{r7, lr}
 800d812:	b084      	sub	sp, #16
 800d814:	af00      	add	r7, sp, #0
 800d816:	60f8      	str	r0, [r7, #12]
 800d818:	60b9      	str	r1, [r7, #8]
 800d81a:	4613      	mov	r3, r2
 800d81c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800d81e:	68bb      	ldr	r3, [r7, #8]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d002      	beq.n	800d82a <HAL_SAI_Receive_DMA+0x1a>
 800d824:	88fb      	ldrh	r3, [r7, #6]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d101      	bne.n	800d82e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800d82a:	2301      	movs	r3, #1
 800d82c:	e074      	b.n	800d918 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d834:	b2db      	uxtb	r3, r3
 800d836:	2b01      	cmp	r3, #1
 800d838:	d16d      	bne.n	800d916 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d840:	2b01      	cmp	r3, #1
 800d842:	d101      	bne.n	800d848 <HAL_SAI_Receive_DMA+0x38>
 800d844:	2302      	movs	r3, #2
 800d846:	e067      	b.n	800d918 <HAL_SAI_Receive_DMA+0x108>
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	2201      	movs	r2, #1
 800d84c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	68ba      	ldr	r2, [r7, #8]
 800d854:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	88fa      	ldrh	r2, [r7, #6]
 800d85a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	88fa      	ldrh	r2, [r7, #6]
 800d862:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	2200      	movs	r2, #0
 800d86a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	2222      	movs	r2, #34	@ 0x22
 800d872:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d87a:	4a29      	ldr	r2, [pc, #164]	@ (800d920 <HAL_SAI_Receive_DMA+0x110>)
 800d87c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d882:	4a28      	ldr	r2, [pc, #160]	@ (800d924 <HAL_SAI_Receive_DMA+0x114>)
 800d884:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d88a:	4a27      	ldr	r2, [pc, #156]	@ (800d928 <HAL_SAI_Receive_DMA+0x118>)
 800d88c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d892:	2200      	movs	r2, #0
 800d894:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	331c      	adds	r3, #28
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d8a6:	461a      	mov	r2, r3
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d8ae:	f7f8 ffad 	bl	800680c <HAL_DMA_Start_IT>
 800d8b2:	4603      	mov	r3, r0
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d005      	beq.n	800d8c4 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d8c0:	2301      	movs	r3, #1
 800d8c2:	e029      	b.n	800d918 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d8c4:	2100      	movs	r1, #0
 800d8c6:	68f8      	ldr	r0, [r7, #12]
 800d8c8:	f000 f96c 	bl	800dba4 <SAI_InterruptFlag>
 800d8cc:	4601      	mov	r1, r0
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	691a      	ldr	r2, [r3, #16]
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	430a      	orrs	r2, r1
 800d8da:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	681a      	ldr	r2, [r3, #0]
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d8ea:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d107      	bne.n	800d90a <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	681a      	ldr	r2, [r3, #0]
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d908:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	2200      	movs	r2, #0
 800d90e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d912:	2300      	movs	r3, #0
 800d914:	e000      	b.n	800d918 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800d916:	2302      	movs	r3, #2
  }
}
 800d918:	4618      	mov	r0, r3
 800d91a:	3710      	adds	r7, #16
 800d91c:	46bd      	mov	sp, r7
 800d91e:	bd80      	pop	{r7, pc}
 800d920:	0800dd5d 	.word	0x0800dd5d
 800d924:	0800dcfd 	.word	0x0800dcfd
 800d928:	0800dd79 	.word	0x0800dd79

0800d92c <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 800d92c:	b480      	push	{r7}
 800d92e:	b083      	sub	sp, #12
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
  return hsai->State;
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d93a:	b2db      	uxtb	r3, r3
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	370c      	adds	r7, #12
 800d940:	46bd      	mov	sp, r7
 800d942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d946:	4770      	bx	lr

0800d948 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d948:	b480      	push	{r7}
 800d94a:	b085      	sub	sp, #20
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	60f8      	str	r0, [r7, #12]
 800d950:	60b9      	str	r1, [r7, #8]
 800d952:	607a      	str	r2, [r7, #4]
 800d954:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	2200      	movs	r2, #0
 800d95a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	2200      	movs	r2, #0
 800d960:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	685b      	ldr	r3, [r3, #4]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d003      	beq.n	800d972 <SAI_InitI2S+0x2a>
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	685b      	ldr	r3, [r3, #4]
 800d96e:	2b02      	cmp	r3, #2
 800d970:	d103      	bne.n	800d97a <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	2200      	movs	r2, #0
 800d976:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d978:	e002      	b.n	800d980 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	2201      	movs	r2, #1
 800d97e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800d986:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d98e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	2200      	movs	r2, #0
 800d994:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	683a      	ldr	r2, [r7, #0]
 800d99a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 800d99c:	683b      	ldr	r3, [r7, #0]
 800d99e:	f003 0301 	and.w	r3, r3, #1
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d001      	beq.n	800d9aa <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	e076      	b.n	800da98 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 800d9aa:	68bb      	ldr	r3, [r7, #8]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d107      	bne.n	800d9c0 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d9bc:	651a      	str	r2, [r3, #80]	@ 0x50
 800d9be:	e006      	b.n	800d9ce <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d9c6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	2b03      	cmp	r3, #3
 800d9d2:	d84f      	bhi.n	800da74 <SAI_InitI2S+0x12c>
 800d9d4:	a201      	add	r2, pc, #4	@ (adr r2, 800d9dc <SAI_InitI2S+0x94>)
 800d9d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9da:	bf00      	nop
 800d9dc:	0800d9ed 	.word	0x0800d9ed
 800d9e0:	0800da0f 	.word	0x0800da0f
 800d9e4:	0800da31 	.word	0x0800da31
 800d9e8:	0800da53 	.word	0x0800da53
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	2280      	movs	r2, #128	@ 0x80
 800d9f0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	085b      	lsrs	r3, r3, #1
 800d9f6:	015a      	lsls	r2, r3, #5
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	085b      	lsrs	r3, r3, #1
 800da00:	011a      	lsls	r2, r3, #4
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	2240      	movs	r2, #64	@ 0x40
 800da0a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800da0c:	e034      	b.n	800da78 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	2280      	movs	r2, #128	@ 0x80
 800da12:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	085b      	lsrs	r3, r3, #1
 800da18:	019a      	lsls	r2, r3, #6
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800da1e:	683b      	ldr	r3, [r7, #0]
 800da20:	085b      	lsrs	r3, r3, #1
 800da22:	015a      	lsls	r2, r3, #5
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	2280      	movs	r2, #128	@ 0x80
 800da2c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800da2e:	e023      	b.n	800da78 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	22c0      	movs	r2, #192	@ 0xc0
 800da34:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	085b      	lsrs	r3, r3, #1
 800da3a:	019a      	lsls	r2, r3, #6
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800da40:	683b      	ldr	r3, [r7, #0]
 800da42:	085b      	lsrs	r3, r3, #1
 800da44:	015a      	lsls	r2, r3, #5
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	2280      	movs	r2, #128	@ 0x80
 800da4e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800da50:	e012      	b.n	800da78 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	22e0      	movs	r2, #224	@ 0xe0
 800da56:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800da58:	683b      	ldr	r3, [r7, #0]
 800da5a:	085b      	lsrs	r3, r3, #1
 800da5c:	019a      	lsls	r2, r3, #6
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	085b      	lsrs	r3, r3, #1
 800da66:	015a      	lsls	r2, r3, #5
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	2280      	movs	r2, #128	@ 0x80
 800da70:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800da72:	e001      	b.n	800da78 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800da74:	2301      	movs	r3, #1
 800da76:	e00f      	b.n	800da98 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800da78:	68bb      	ldr	r3, [r7, #8]
 800da7a:	2b02      	cmp	r3, #2
 800da7c:	d10b      	bne.n	800da96 <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	2b01      	cmp	r3, #1
 800da82:	d102      	bne.n	800da8a <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	2210      	movs	r2, #16
 800da88:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	2b02      	cmp	r3, #2
 800da8e:	d102      	bne.n	800da96 <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	2208      	movs	r2, #8
 800da94:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 800da96:	2300      	movs	r3, #0
}
 800da98:	4618      	mov	r0, r3
 800da9a:	3714      	adds	r7, #20
 800da9c:	46bd      	mov	sp, r7
 800da9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa2:	4770      	bx	lr

0800daa4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800daa4:	b480      	push	{r7}
 800daa6:	b085      	sub	sp, #20
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	60f8      	str	r0, [r7, #12]
 800daac:	60b9      	str	r1, [r7, #8]
 800daae:	607a      	str	r2, [r7, #4]
 800dab0:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	2200      	movs	r2, #0
 800dab6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	2200      	movs	r2, #0
 800dabc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	685b      	ldr	r3, [r3, #4]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d003      	beq.n	800dace <SAI_InitPCM+0x2a>
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	685b      	ldr	r3, [r3, #4]
 800daca:	2b02      	cmp	r3, #2
 800dacc:	d103      	bne.n	800dad6 <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	2201      	movs	r2, #1
 800dad2:	63da      	str	r2, [r3, #60]	@ 0x3c
 800dad4:	e002      	b.n	800dadc <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	2200      	movs	r2, #0
 800dada:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	2200      	movs	r2, #0
 800dae0:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800dae8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800daf0:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	2200      	movs	r2, #0
 800daf6:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	683a      	ldr	r2, [r7, #0]
 800dafc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800db04:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800db06:	68bb      	ldr	r3, [r7, #8]
 800db08:	2b04      	cmp	r3, #4
 800db0a:	d103      	bne.n	800db14 <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	2201      	movs	r2, #1
 800db10:	645a      	str	r2, [r3, #68]	@ 0x44
 800db12:	e002      	b.n	800db1a <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	220d      	movs	r2, #13
 800db18:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	2b03      	cmp	r3, #3
 800db1e:	d837      	bhi.n	800db90 <SAI_InitPCM+0xec>
 800db20:	a201      	add	r2, pc, #4	@ (adr r2, 800db28 <SAI_InitPCM+0x84>)
 800db22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db26:	bf00      	nop
 800db28:	0800db39 	.word	0x0800db39
 800db2c:	0800db4f 	.word	0x0800db4f
 800db30:	0800db65 	.word	0x0800db65
 800db34:	0800db7b 	.word	0x0800db7b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	2280      	movs	r2, #128	@ 0x80
 800db3c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	011a      	lsls	r2, r3, #4
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	2240      	movs	r2, #64	@ 0x40
 800db4a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800db4c:	e022      	b.n	800db94 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	2280      	movs	r2, #128	@ 0x80
 800db52:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	015a      	lsls	r2, r3, #5
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	2280      	movs	r2, #128	@ 0x80
 800db60:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800db62:	e017      	b.n	800db94 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	22c0      	movs	r2, #192	@ 0xc0
 800db68:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800db6a:	683b      	ldr	r3, [r7, #0]
 800db6c:	015a      	lsls	r2, r3, #5
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	2280      	movs	r2, #128	@ 0x80
 800db76:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800db78:	e00c      	b.n	800db94 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	22e0      	movs	r2, #224	@ 0xe0
 800db7e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800db80:	683b      	ldr	r3, [r7, #0]
 800db82:	015a      	lsls	r2, r3, #5
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	2280      	movs	r2, #128	@ 0x80
 800db8c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800db8e:	e001      	b.n	800db94 <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 800db90:	2301      	movs	r3, #1
 800db92:	e000      	b.n	800db96 <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800db94:	2300      	movs	r3, #0
}
 800db96:	4618      	mov	r0, r3
 800db98:	3714      	adds	r7, #20
 800db9a:	46bd      	mov	sp, r7
 800db9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba0:	4770      	bx	lr
 800dba2:	bf00      	nop

0800dba4 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800dba4:	b480      	push	{r7}
 800dba6:	b085      	sub	sp, #20
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
 800dbac:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800dbae:	2301      	movs	r3, #1
 800dbb0:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800dbb2:	683b      	ldr	r3, [r7, #0]
 800dbb4:	2b01      	cmp	r3, #1
 800dbb6:	d103      	bne.n	800dbc0 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	f043 0308 	orr.w	r3, r3, #8
 800dbbe:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dbc4:	2b08      	cmp	r3, #8
 800dbc6:	d10b      	bne.n	800dbe0 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800dbcc:	2b03      	cmp	r3, #3
 800dbce:	d003      	beq.n	800dbd8 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	685b      	ldr	r3, [r3, #4]
 800dbd4:	2b01      	cmp	r3, #1
 800dbd6:	d103      	bne.n	800dbe0 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	f043 0310 	orr.w	r3, r3, #16
 800dbde:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	685b      	ldr	r3, [r3, #4]
 800dbe4:	2b03      	cmp	r3, #3
 800dbe6:	d003      	beq.n	800dbf0 <SAI_InterruptFlag+0x4c>
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	685b      	ldr	r3, [r3, #4]
 800dbec:	2b02      	cmp	r3, #2
 800dbee:	d104      	bne.n	800dbfa <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800dbf6:	60fb      	str	r3, [r7, #12]
 800dbf8:	e003      	b.n	800dc02 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	f043 0304 	orr.w	r3, r3, #4
 800dc00:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800dc02:	68fb      	ldr	r3, [r7, #12]
}
 800dc04:	4618      	mov	r0, r3
 800dc06:	3714      	adds	r7, #20
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0e:	4770      	bx	lr

0800dc10 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800dc10:	b480      	push	{r7}
 800dc12:	b085      	sub	sp, #20
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800dc18:	4b17      	ldr	r3, [pc, #92]	@ (800dc78 <SAI_Disable+0x68>)
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	4a17      	ldr	r2, [pc, #92]	@ (800dc7c <SAI_Disable+0x6c>)
 800dc1e:	fba2 2303 	umull	r2, r3, r2, r3
 800dc22:	0b1b      	lsrs	r3, r3, #12
 800dc24:	009b      	lsls	r3, r3, #2
 800dc26:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800dc28:	2300      	movs	r3, #0
 800dc2a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	681a      	ldr	r2, [r3, #0]
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800dc3a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	1e5a      	subs	r2, r3, #1
 800dc40:	60fa      	str	r2, [r7, #12]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d10a      	bne.n	800dc5c <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc4c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800dc56:	2303      	movs	r3, #3
 800dc58:	72fb      	strb	r3, [r7, #11]
      break;
 800dc5a:	e006      	b.n	800dc6a <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d1e8      	bne.n	800dc3c <SAI_Disable+0x2c>

  return status;
 800dc6a:	7afb      	ldrb	r3, [r7, #11]
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	3714      	adds	r7, #20
 800dc70:	46bd      	mov	sp, r7
 800dc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc76:	4770      	bx	lr
 800dc78:	20012000 	.word	0x20012000
 800dc7c:	95cbec1b 	.word	0x95cbec1b

0800dc80 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b084      	sub	sp, #16
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc8c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	69db      	ldr	r3, [r3, #28]
 800dc92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc96:	d01c      	beq.n	800dcd2 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	681a      	ldr	r2, [r3, #0]
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800dcae:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800dcb0:	2100      	movs	r1, #0
 800dcb2:	68f8      	ldr	r0, [r7, #12]
 800dcb4:	f7ff ff76 	bl	800dba4 <SAI_InterruptFlag>
 800dcb8:	4603      	mov	r3, r0
 800dcba:	43d9      	mvns	r1, r3
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	691a      	ldr	r2, [r3, #16]
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	400a      	ands	r2, r1
 800dcc8:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	2201      	movs	r2, #1
 800dcce:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800dcd2:	68f8      	ldr	r0, [r7, #12]
 800dcd4:	f7f7 f97e 	bl	8004fd4 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800dcd8:	bf00      	nop
 800dcda:	3710      	adds	r7, #16
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	bd80      	pop	{r7, pc}

0800dce0 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b084      	sub	sp, #16
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcec:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800dcee:	68f8      	ldr	r0, [r7, #12]
 800dcf0:	f7f7 f97a 	bl	8004fe8 <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800dcf4:	bf00      	nop
 800dcf6:	3710      	adds	r7, #16
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	bd80      	pop	{r7, pc}

0800dcfc <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b084      	sub	sp, #16
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd08:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	69db      	ldr	r3, [r3, #28]
 800dd0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dd12:	d01c      	beq.n	800dd4e <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	681a      	ldr	r2, [r3, #0]
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800dd22:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	2200      	movs	r2, #0
 800dd28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800dd2c:	2100      	movs	r1, #0
 800dd2e:	68f8      	ldr	r0, [r7, #12]
 800dd30:	f7ff ff38 	bl	800dba4 <SAI_InterruptFlag>
 800dd34:	4603      	mov	r3, r0
 800dd36:	43d9      	mvns	r1, r3
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	691a      	ldr	r2, [r3, #16]
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	400a      	ands	r2, r1
 800dd44:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	2201      	movs	r2, #1
 800dd4a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800dd4e:	68f8      	ldr	r0, [r7, #12]
 800dd50:	f7f7 fb4a 	bl	80053e8 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800dd54:	bf00      	nop
 800dd56:	3710      	adds	r7, #16
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	bd80      	pop	{r7, pc}

0800dd5c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dd5c:	b580      	push	{r7, lr}
 800dd5e:	b084      	sub	sp, #16
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd68:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800dd6a:	68f8      	ldr	r0, [r7, #12]
 800dd6c:	f7f7 fb46 	bl	80053fc <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800dd70:	bf00      	nop
 800dd72:	3710      	adds	r7, #16
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bd80      	pop	{r7, pc}

0800dd78 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b084      	sub	sp, #16
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd84:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd8c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dd9c:	2b01      	cmp	r3, #1
 800dd9e:	d004      	beq.n	800ddaa <SAI_DMAError+0x32>
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dda4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dda6:	2b01      	cmp	r3, #1
 800dda8:	d112      	bne.n	800ddd0 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	681a      	ldr	r2, [r3, #0]
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800ddb8:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800ddba:	68f8      	ldr	r0, [r7, #12]
 800ddbc:	f7ff ff28 	bl	800dc10 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	2201      	movs	r2, #1
 800ddc4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	2200      	movs	r2, #0
 800ddcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800ddd0:	68f8      	ldr	r0, [r7, #12]
 800ddd2:	f7f7 f913 	bl	8004ffc <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800ddd6:	bf00      	nop
 800ddd8:	3710      	adds	r7, #16
 800ddda:	46bd      	mov	sp, r7
 800dddc:	bd80      	pop	{r7, pc}

0800ddde <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ddde:	b580      	push	{r7, lr}
 800dde0:	b082      	sub	sp, #8
 800dde2:	af00      	add	r7, sp, #0
 800dde4:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d101      	bne.n	800ddf0 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ddec:	2301      	movs	r3, #1
 800ddee:	e022      	b.n	800de36 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ddf6:	b2db      	uxtb	r3, r3
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d105      	bne.n	800de08 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	2200      	movs	r2, #0
 800de00:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800de02:	6878      	ldr	r0, [r7, #4]
 800de04:	f7f4 fd44 	bl	8002890 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	2203      	movs	r2, #3
 800de0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800de10:	6878      	ldr	r0, [r7, #4]
 800de12:	f000 f815 	bl	800de40 <HAL_SD_InitCard>
 800de16:	4603      	mov	r3, r0
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d001      	beq.n	800de20 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800de1c:	2301      	movs	r3, #1
 800de1e:	e00a      	b.n	800de36 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	2200      	movs	r2, #0
 800de24:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	2200      	movs	r2, #0
 800de2a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2201      	movs	r2, #1
 800de30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800de34:	2300      	movs	r3, #0
}
 800de36:	4618      	mov	r0, r3
 800de38:	3708      	adds	r7, #8
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bd80      	pop	{r7, pc}
	...

0800de40 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800de40:	b5b0      	push	{r4, r5, r7, lr}
 800de42:	b08e      	sub	sp, #56	@ 0x38
 800de44:	af04      	add	r7, sp, #16
 800de46:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800de48:	2300      	movs	r3, #0
 800de4a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800de4c:	2300      	movs	r3, #0
 800de4e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800de50:	2300      	movs	r3, #0
 800de52:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800de54:	2300      	movs	r3, #0
 800de56:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800de58:	2300      	movs	r3, #0
 800de5a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800de5c:	2376      	movs	r3, #118	@ 0x76
 800de5e:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	681d      	ldr	r5, [r3, #0]
 800de64:	466c      	mov	r4, sp
 800de66:	f107 0318 	add.w	r3, r7, #24
 800de6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800de6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800de72:	f107 030c 	add.w	r3, r7, #12
 800de76:	cb0e      	ldmia	r3, {r1, r2, r3}
 800de78:	4628      	mov	r0, r5
 800de7a:	f003 f85b 	bl	8010f34 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	685a      	ldr	r2, [r3, #4]
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800de8c:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	4618      	mov	r0, r3
 800de94:	f003 f887 	bl	8010fa6 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	685a      	ldr	r2, [r3, #4]
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dea6:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800dea8:	2002      	movs	r0, #2
 800deaa:	f7f7 fe21 	bl	8005af0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800deae:	6878      	ldr	r0, [r7, #4]
 800deb0:	f000 fe10 	bl	800ead4 <SD_PowerON>
 800deb4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800deb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d00b      	beq.n	800ded4 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2201      	movs	r2, #1
 800dec0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800deca:	431a      	orrs	r2, r3
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800ded0:	2301      	movs	r3, #1
 800ded2:	e02e      	b.n	800df32 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ded4:	6878      	ldr	r0, [r7, #4]
 800ded6:	f000 fd2f 	bl	800e938 <SD_InitCard>
 800deda:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800dedc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d00b      	beq.n	800defa <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	2201      	movs	r2, #1
 800dee6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800deee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800def0:	431a      	orrs	r2, r3
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800def6:	2301      	movs	r3, #1
 800def8:	e01b      	b.n	800df32 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800df02:	4618      	mov	r0, r3
 800df04:	f003 f8e2 	bl	80110cc <SDMMC_CmdBlockLength>
 800df08:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800df0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d00f      	beq.n	800df30 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	4a09      	ldr	r2, [pc, #36]	@ (800df3c <HAL_SD_InitCard+0xfc>)
 800df16:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800df1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df1e:	431a      	orrs	r2, r3
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	2201      	movs	r2, #1
 800df28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800df2c:	2301      	movs	r3, #1
 800df2e:	e000      	b.n	800df32 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800df30:	2300      	movs	r3, #0
}
 800df32:	4618      	mov	r0, r3
 800df34:	3728      	adds	r7, #40	@ 0x28
 800df36:	46bd      	mov	sp, r7
 800df38:	bdb0      	pop	{r4, r5, r7, pc}
 800df3a:	bf00      	nop
 800df3c:	004005ff 	.word	0x004005ff

0800df40 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b08c      	sub	sp, #48	@ 0x30
 800df44:	af00      	add	r7, sp, #0
 800df46:	60f8      	str	r0, [r7, #12]
 800df48:	60b9      	str	r1, [r7, #8]
 800df4a:	607a      	str	r2, [r7, #4]
 800df4c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800df52:	68bb      	ldr	r3, [r7, #8]
 800df54:	2b00      	cmp	r3, #0
 800df56:	d107      	bne.n	800df68 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df5c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800df64:	2301      	movs	r3, #1
 800df66:	e0c3      	b.n	800e0f0 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800df6e:	b2db      	uxtb	r3, r3
 800df70:	2b01      	cmp	r3, #1
 800df72:	f040 80bc 	bne.w	800e0ee <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	2200      	movs	r2, #0
 800df7a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800df7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	441a      	add	r2, r3
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800df86:	429a      	cmp	r2, r3
 800df88:	d907      	bls.n	800df9a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df8e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800df96:	2301      	movs	r3, #1
 800df98:	e0aa      	b.n	800e0f0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	2203      	movs	r2, #3
 800df9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800dfb8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfbe:	4a4e      	ldr	r2, [pc, #312]	@ (800e0f8 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800dfc0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfc6:	4a4d      	ldr	r2, [pc, #308]	@ (800e0fc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800dfc8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfce:	2200      	movs	r2, #0
 800dfd0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfd6:	2200      	movs	r2, #0
 800dfd8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfea:	689a      	ldr	r2, [r3, #8]
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	430a      	orrs	r2, r1
 800dff4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	3380      	adds	r3, #128	@ 0x80
 800e000:	4619      	mov	r1, r3
 800e002:	68ba      	ldr	r2, [r7, #8]
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	025b      	lsls	r3, r3, #9
 800e008:	089b      	lsrs	r3, r3, #2
 800e00a:	f7f8 fbff 	bl	800680c <HAL_DMA_Start_IT>
 800e00e:	4603      	mov	r3, r0
 800e010:	2b00      	cmp	r3, #0
 800e012:	d017      	beq.n	800e044 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800e022:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	4a35      	ldr	r2, [pc, #212]	@ (800e100 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800e02a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e030:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	2201      	movs	r2, #1
 800e03c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800e040:	2301      	movs	r3, #1
 800e042:	e055      	b.n	800e0f0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	f042 0208 	orr.w	r2, r2, #8
 800e052:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e058:	2b01      	cmp	r3, #1
 800e05a:	d002      	beq.n	800e062 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800e05c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e05e:	025b      	lsls	r3, r3, #9
 800e060:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e062:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e066:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	025b      	lsls	r3, r3, #9
 800e06c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e06e:	2390      	movs	r3, #144	@ 0x90
 800e070:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e072:	2302      	movs	r3, #2
 800e074:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e076:	2300      	movs	r3, #0
 800e078:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800e07a:	2301      	movs	r3, #1
 800e07c:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	f107 0210 	add.w	r2, r7, #16
 800e086:	4611      	mov	r1, r2
 800e088:	4618      	mov	r0, r3
 800e08a:	f002 fff3 	bl	8011074 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	2b01      	cmp	r3, #1
 800e092:	d90a      	bls.n	800e0aa <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	2282      	movs	r2, #130	@ 0x82
 800e098:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	f003 f857 	bl	8011154 <SDMMC_CmdReadMultiBlock>
 800e0a6:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800e0a8:	e009      	b.n	800e0be <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	2281      	movs	r2, #129	@ 0x81
 800e0ae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	f003 f82a 	bl	8011110 <SDMMC_CmdReadSingleBlock>
 800e0bc:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800e0be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d012      	beq.n	800e0ea <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	4a0d      	ldr	r2, [pc, #52]	@ (800e100 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800e0ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0d2:	431a      	orrs	r2, r3
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	2201      	movs	r2, #1
 800e0dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800e0e6:	2301      	movs	r3, #1
 800e0e8:	e002      	b.n	800e0f0 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	e000      	b.n	800e0f0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800e0ee:	2302      	movs	r3, #2
  }
}
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	3730      	adds	r7, #48	@ 0x30
 800e0f4:	46bd      	mov	sp, r7
 800e0f6:	bd80      	pop	{r7, pc}
 800e0f8:	0800e823 	.word	0x0800e823
 800e0fc:	0800e895 	.word	0x0800e895
 800e100:	004005ff 	.word	0x004005ff

0800e104 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800e104:	b580      	push	{r7, lr}
 800e106:	b08c      	sub	sp, #48	@ 0x30
 800e108:	af00      	add	r7, sp, #0
 800e10a:	60f8      	str	r0, [r7, #12]
 800e10c:	60b9      	str	r1, [r7, #8]
 800e10e:	607a      	str	r2, [r7, #4]
 800e110:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800e116:	68bb      	ldr	r3, [r7, #8]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d107      	bne.n	800e12c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e120:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800e128:	2301      	movs	r3, #1
 800e12a:	e0c6      	b.n	800e2ba <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e132:	b2db      	uxtb	r3, r3
 800e134:	2b01      	cmp	r3, #1
 800e136:	f040 80bf 	bne.w	800e2b8 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	2200      	movs	r2, #0
 800e13e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e140:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e142:	683b      	ldr	r3, [r7, #0]
 800e144:	441a      	add	r2, r3
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e14a:	429a      	cmp	r2, r3
 800e14c:	d907      	bls.n	800e15e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e152:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800e15a:	2301      	movs	r3, #1
 800e15c:	e0ad      	b.n	800e2ba <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	2203      	movs	r2, #3
 800e162:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	2200      	movs	r2, #0
 800e16c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	f042 021a 	orr.w	r2, r2, #26
 800e17c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e182:	4a50      	ldr	r2, [pc, #320]	@ (800e2c4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800e184:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e18a:	4a4f      	ldr	r2, [pc, #316]	@ (800e2c8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800e18c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e192:	2200      	movs	r2, #0
 800e194:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e19a:	2b01      	cmp	r3, #1
 800e19c:	d002      	beq.n	800e1a4 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800e19e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1a0:	025b      	lsls	r3, r3, #9
 800e1a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	2b01      	cmp	r3, #1
 800e1a8:	d90a      	bls.n	800e1c0 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	22a0      	movs	r2, #160	@ 0xa0
 800e1ae:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	f003 f810 	bl	80111dc <SDMMC_CmdWriteMultiBlock>
 800e1bc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800e1be:	e009      	b.n	800e1d4 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	2290      	movs	r2, #144	@ 0x90
 800e1c4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f002 ffe3 	bl	8011198 <SDMMC_CmdWriteSingleBlock>
 800e1d2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800e1d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d012      	beq.n	800e200 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	4a3b      	ldr	r2, [pc, #236]	@ (800e2cc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800e1e0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e1e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1e8:	431a      	orrs	r2, r3
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	2201      	movs	r2, #1
 800e1f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	2200      	movs	r2, #0
 800e1fa:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800e1fc:	2301      	movs	r3, #1
 800e1fe:	e05c      	b.n	800e2ba <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	f042 0208 	orr.w	r2, r2, #8
 800e20e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e214:	2240      	movs	r2, #64	@ 0x40
 800e216:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e228:	689a      	ldr	r2, [r3, #8]
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	430a      	orrs	r2, r1
 800e232:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800e238:	68b9      	ldr	r1, [r7, #8]
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	3380      	adds	r3, #128	@ 0x80
 800e240:	461a      	mov	r2, r3
 800e242:	683b      	ldr	r3, [r7, #0]
 800e244:	025b      	lsls	r3, r3, #9
 800e246:	089b      	lsrs	r3, r3, #2
 800e248:	f7f8 fae0 	bl	800680c <HAL_DMA_Start_IT>
 800e24c:	4603      	mov	r3, r0
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d01a      	beq.n	800e288 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	f022 021a 	bic.w	r2, r2, #26
 800e260:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	4a19      	ldr	r2, [pc, #100]	@ (800e2cc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800e268:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e26e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	2201      	movs	r2, #1
 800e27a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	2200      	movs	r2, #0
 800e282:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800e284:	2301      	movs	r3, #1
 800e286:	e018      	b.n	800e2ba <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e288:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e28c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	025b      	lsls	r3, r3, #9
 800e292:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e294:	2390      	movs	r3, #144	@ 0x90
 800e296:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800e298:	2300      	movs	r3, #0
 800e29a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e29c:	2300      	movs	r3, #0
 800e29e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800e2a0:	2301      	movs	r3, #1
 800e2a2:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	f107 0210 	add.w	r2, r7, #16
 800e2ac:	4611      	mov	r1, r2
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	f002 fee0 	bl	8011074 <SDMMC_ConfigData>

      return HAL_OK;
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	e000      	b.n	800e2ba <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800e2b8:	2302      	movs	r3, #2
  }
}
 800e2ba:	4618      	mov	r0, r3
 800e2bc:	3730      	adds	r7, #48	@ 0x30
 800e2be:	46bd      	mov	sp, r7
 800e2c0:	bd80      	pop	{r7, pc}
 800e2c2:	bf00      	nop
 800e2c4:	0800e7f9 	.word	0x0800e7f9
 800e2c8:	0800e895 	.word	0x0800e895
 800e2cc:	004005ff 	.word	0x004005ff

0800e2d0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800e2d0:	b480      	push	{r7}
 800e2d2:	b083      	sub	sp, #12
 800e2d4:	af00      	add	r7, sp, #0
 800e2d6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800e2d8:	bf00      	nop
 800e2da:	370c      	adds	r7, #12
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e2:	4770      	bx	lr

0800e2e4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800e2e4:	b480      	push	{r7}
 800e2e6:	b083      	sub	sp, #12
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	6078      	str	r0, [r7, #4]
 800e2ec:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e2f2:	0f9b      	lsrs	r3, r3, #30
 800e2f4:	b2da      	uxtb	r2, r3
 800e2f6:	683b      	ldr	r3, [r7, #0]
 800e2f8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e2fe:	0e9b      	lsrs	r3, r3, #26
 800e300:	b2db      	uxtb	r3, r3
 800e302:	f003 030f 	and.w	r3, r3, #15
 800e306:	b2da      	uxtb	r2, r3
 800e308:	683b      	ldr	r3, [r7, #0]
 800e30a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e310:	0e1b      	lsrs	r3, r3, #24
 800e312:	b2db      	uxtb	r3, r3
 800e314:	f003 0303 	and.w	r3, r3, #3
 800e318:	b2da      	uxtb	r2, r3
 800e31a:	683b      	ldr	r3, [r7, #0]
 800e31c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e322:	0c1b      	lsrs	r3, r3, #16
 800e324:	b2da      	uxtb	r2, r3
 800e326:	683b      	ldr	r3, [r7, #0]
 800e328:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e32e:	0a1b      	lsrs	r3, r3, #8
 800e330:	b2da      	uxtb	r2, r3
 800e332:	683b      	ldr	r3, [r7, #0]
 800e334:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e33a:	b2da      	uxtb	r2, r3
 800e33c:	683b      	ldr	r3, [r7, #0]
 800e33e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e344:	0d1b      	lsrs	r3, r3, #20
 800e346:	b29a      	uxth	r2, r3
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e350:	0c1b      	lsrs	r3, r3, #16
 800e352:	b2db      	uxtb	r3, r3
 800e354:	f003 030f 	and.w	r3, r3, #15
 800e358:	b2da      	uxtb	r2, r3
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e362:	0bdb      	lsrs	r3, r3, #15
 800e364:	b2db      	uxtb	r3, r3
 800e366:	f003 0301 	and.w	r3, r3, #1
 800e36a:	b2da      	uxtb	r2, r3
 800e36c:	683b      	ldr	r3, [r7, #0]
 800e36e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e374:	0b9b      	lsrs	r3, r3, #14
 800e376:	b2db      	uxtb	r3, r3
 800e378:	f003 0301 	and.w	r3, r3, #1
 800e37c:	b2da      	uxtb	r2, r3
 800e37e:	683b      	ldr	r3, [r7, #0]
 800e380:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e386:	0b5b      	lsrs	r3, r3, #13
 800e388:	b2db      	uxtb	r3, r3
 800e38a:	f003 0301 	and.w	r3, r3, #1
 800e38e:	b2da      	uxtb	r2, r3
 800e390:	683b      	ldr	r3, [r7, #0]
 800e392:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e398:	0b1b      	lsrs	r3, r3, #12
 800e39a:	b2db      	uxtb	r3, r3
 800e39c:	f003 0301 	and.w	r3, r3, #1
 800e3a0:	b2da      	uxtb	r2, r3
 800e3a2:	683b      	ldr	r3, [r7, #0]
 800e3a4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800e3a6:	683b      	ldr	r3, [r7, #0]
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d163      	bne.n	800e47c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e3b8:	009a      	lsls	r2, r3, #2
 800e3ba:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800e3be:	4013      	ands	r3, r2
 800e3c0:	687a      	ldr	r2, [r7, #4]
 800e3c2:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800e3c4:	0f92      	lsrs	r2, r2, #30
 800e3c6:	431a      	orrs	r2, r3
 800e3c8:	683b      	ldr	r3, [r7, #0]
 800e3ca:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e3d0:	0edb      	lsrs	r3, r3, #27
 800e3d2:	b2db      	uxtb	r3, r3
 800e3d4:	f003 0307 	and.w	r3, r3, #7
 800e3d8:	b2da      	uxtb	r2, r3
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e3e2:	0e1b      	lsrs	r3, r3, #24
 800e3e4:	b2db      	uxtb	r3, r3
 800e3e6:	f003 0307 	and.w	r3, r3, #7
 800e3ea:	b2da      	uxtb	r2, r3
 800e3ec:	683b      	ldr	r3, [r7, #0]
 800e3ee:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e3f4:	0d5b      	lsrs	r3, r3, #21
 800e3f6:	b2db      	uxtb	r3, r3
 800e3f8:	f003 0307 	and.w	r3, r3, #7
 800e3fc:	b2da      	uxtb	r2, r3
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e406:	0c9b      	lsrs	r3, r3, #18
 800e408:	b2db      	uxtb	r3, r3
 800e40a:	f003 0307 	and.w	r3, r3, #7
 800e40e:	b2da      	uxtb	r2, r3
 800e410:	683b      	ldr	r3, [r7, #0]
 800e412:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e418:	0bdb      	lsrs	r3, r3, #15
 800e41a:	b2db      	uxtb	r3, r3
 800e41c:	f003 0307 	and.w	r3, r3, #7
 800e420:	b2da      	uxtb	r2, r3
 800e422:	683b      	ldr	r3, [r7, #0]
 800e424:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	691b      	ldr	r3, [r3, #16]
 800e42a:	1c5a      	adds	r2, r3, #1
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800e430:	683b      	ldr	r3, [r7, #0]
 800e432:	7e1b      	ldrb	r3, [r3, #24]
 800e434:	b2db      	uxtb	r3, r3
 800e436:	f003 0307 	and.w	r3, r3, #7
 800e43a:	3302      	adds	r3, #2
 800e43c:	2201      	movs	r2, #1
 800e43e:	fa02 f303 	lsl.w	r3, r2, r3
 800e442:	687a      	ldr	r2, [r7, #4]
 800e444:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800e446:	fb03 f202 	mul.w	r2, r3, r2
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800e44e:	683b      	ldr	r3, [r7, #0]
 800e450:	7a1b      	ldrb	r3, [r3, #8]
 800e452:	b2db      	uxtb	r3, r3
 800e454:	f003 030f 	and.w	r3, r3, #15
 800e458:	2201      	movs	r2, #1
 800e45a:	409a      	lsls	r2, r3
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e464:	687a      	ldr	r2, [r7, #4]
 800e466:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800e468:	0a52      	lsrs	r2, r2, #9
 800e46a:	fb03 f202 	mul.w	r2, r3, r2
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e478:	661a      	str	r2, [r3, #96]	@ 0x60
 800e47a:	e031      	b.n	800e4e0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e480:	2b01      	cmp	r3, #1
 800e482:	d11d      	bne.n	800e4c0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e488:	041b      	lsls	r3, r3, #16
 800e48a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e492:	0c1b      	lsrs	r3, r3, #16
 800e494:	431a      	orrs	r2, r3
 800e496:	683b      	ldr	r3, [r7, #0]
 800e498:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800e49a:	683b      	ldr	r3, [r7, #0]
 800e49c:	691b      	ldr	r3, [r3, #16]
 800e49e:	3301      	adds	r3, #1
 800e4a0:	029a      	lsls	r2, r3, #10
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e4b4:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	661a      	str	r2, [r3, #96]	@ 0x60
 800e4be:	e00f      	b.n	800e4e0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	4a58      	ldr	r2, [pc, #352]	@ (800e628 <HAL_SD_GetCardCSD+0x344>)
 800e4c6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4cc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	2201      	movs	r2, #1
 800e4d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800e4dc:	2301      	movs	r3, #1
 800e4de:	e09d      	b.n	800e61c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e4e4:	0b9b      	lsrs	r3, r3, #14
 800e4e6:	b2db      	uxtb	r3, r3
 800e4e8:	f003 0301 	and.w	r3, r3, #1
 800e4ec:	b2da      	uxtb	r2, r3
 800e4ee:	683b      	ldr	r3, [r7, #0]
 800e4f0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e4f6:	09db      	lsrs	r3, r3, #7
 800e4f8:	b2db      	uxtb	r3, r3
 800e4fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e4fe:	b2da      	uxtb	r2, r3
 800e500:	683b      	ldr	r3, [r7, #0]
 800e502:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e508:	b2db      	uxtb	r3, r3
 800e50a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e50e:	b2da      	uxtb	r2, r3
 800e510:	683b      	ldr	r3, [r7, #0]
 800e512:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e518:	0fdb      	lsrs	r3, r3, #31
 800e51a:	b2da      	uxtb	r2, r3
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e524:	0f5b      	lsrs	r3, r3, #29
 800e526:	b2db      	uxtb	r3, r3
 800e528:	f003 0303 	and.w	r3, r3, #3
 800e52c:	b2da      	uxtb	r2, r3
 800e52e:	683b      	ldr	r3, [r7, #0]
 800e530:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e536:	0e9b      	lsrs	r3, r3, #26
 800e538:	b2db      	uxtb	r3, r3
 800e53a:	f003 0307 	and.w	r3, r3, #7
 800e53e:	b2da      	uxtb	r2, r3
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e548:	0d9b      	lsrs	r3, r3, #22
 800e54a:	b2db      	uxtb	r3, r3
 800e54c:	f003 030f 	and.w	r3, r3, #15
 800e550:	b2da      	uxtb	r2, r3
 800e552:	683b      	ldr	r3, [r7, #0]
 800e554:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e55a:	0d5b      	lsrs	r3, r3, #21
 800e55c:	b2db      	uxtb	r3, r3
 800e55e:	f003 0301 	and.w	r3, r3, #1
 800e562:	b2da      	uxtb	r2, r3
 800e564:	683b      	ldr	r3, [r7, #0]
 800e566:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800e56a:	683b      	ldr	r3, [r7, #0]
 800e56c:	2200      	movs	r2, #0
 800e56e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e576:	0c1b      	lsrs	r3, r3, #16
 800e578:	b2db      	uxtb	r3, r3
 800e57a:	f003 0301 	and.w	r3, r3, #1
 800e57e:	b2da      	uxtb	r2, r3
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e58a:	0bdb      	lsrs	r3, r3, #15
 800e58c:	b2db      	uxtb	r3, r3
 800e58e:	f003 0301 	and.w	r3, r3, #1
 800e592:	b2da      	uxtb	r2, r3
 800e594:	683b      	ldr	r3, [r7, #0]
 800e596:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e59e:	0b9b      	lsrs	r3, r3, #14
 800e5a0:	b2db      	uxtb	r3, r3
 800e5a2:	f003 0301 	and.w	r3, r3, #1
 800e5a6:	b2da      	uxtb	r2, r3
 800e5a8:	683b      	ldr	r3, [r7, #0]
 800e5aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5b2:	0b5b      	lsrs	r3, r3, #13
 800e5b4:	b2db      	uxtb	r3, r3
 800e5b6:	f003 0301 	and.w	r3, r3, #1
 800e5ba:	b2da      	uxtb	r2, r3
 800e5bc:	683b      	ldr	r3, [r7, #0]
 800e5be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5c6:	0b1b      	lsrs	r3, r3, #12
 800e5c8:	b2db      	uxtb	r3, r3
 800e5ca:	f003 0301 	and.w	r3, r3, #1
 800e5ce:	b2da      	uxtb	r2, r3
 800e5d0:	683b      	ldr	r3, [r7, #0]
 800e5d2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5da:	0a9b      	lsrs	r3, r3, #10
 800e5dc:	b2db      	uxtb	r3, r3
 800e5de:	f003 0303 	and.w	r3, r3, #3
 800e5e2:	b2da      	uxtb	r2, r3
 800e5e4:	683b      	ldr	r3, [r7, #0]
 800e5e6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5ee:	0a1b      	lsrs	r3, r3, #8
 800e5f0:	b2db      	uxtb	r3, r3
 800e5f2:	f003 0303 	and.w	r3, r3, #3
 800e5f6:	b2da      	uxtb	r2, r3
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e602:	085b      	lsrs	r3, r3, #1
 800e604:	b2db      	uxtb	r3, r3
 800e606:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e60a:	b2da      	uxtb	r2, r3
 800e60c:	683b      	ldr	r3, [r7, #0]
 800e60e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800e612:	683b      	ldr	r3, [r7, #0]
 800e614:	2201      	movs	r2, #1
 800e616:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800e61a:	2300      	movs	r3, #0
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	370c      	adds	r7, #12
 800e620:	46bd      	mov	sp, r7
 800e622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e626:	4770      	bx	lr
 800e628:	004005ff 	.word	0x004005ff

0800e62c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800e62c:	b480      	push	{r7}
 800e62e:	b083      	sub	sp, #12
 800e630:	af00      	add	r7, sp, #0
 800e632:	6078      	str	r0, [r7, #4]
 800e634:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e63a:	683b      	ldr	r3, [r7, #0]
 800e63c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e642:	683b      	ldr	r3, [r7, #0]
 800e644:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e64a:	683b      	ldr	r3, [r7, #0]
 800e64c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e652:	683b      	ldr	r3, [r7, #0]
 800e654:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e65a:	683b      	ldr	r3, [r7, #0]
 800e65c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e662:	683b      	ldr	r3, [r7, #0]
 800e664:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e66a:	683b      	ldr	r3, [r7, #0]
 800e66c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e672:	683b      	ldr	r3, [r7, #0]
 800e674:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800e676:	2300      	movs	r3, #0
}
 800e678:	4618      	mov	r0, r3
 800e67a:	370c      	adds	r7, #12
 800e67c:	46bd      	mov	sp, r7
 800e67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e682:	4770      	bx	lr

0800e684 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800e684:	b5b0      	push	{r4, r5, r7, lr}
 800e686:	b08e      	sub	sp, #56	@ 0x38
 800e688:	af04      	add	r7, sp, #16
 800e68a:	6078      	str	r0, [r7, #4]
 800e68c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800e68e:	2300      	movs	r3, #0
 800e690:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	2203      	movs	r2, #3
 800e698:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e6a0:	2b03      	cmp	r3, #3
 800e6a2:	d02e      	beq.n	800e702 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800e6a4:	683b      	ldr	r3, [r7, #0]
 800e6a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e6aa:	d106      	bne.n	800e6ba <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6b0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	639a      	str	r2, [r3, #56]	@ 0x38
 800e6b8:	e029      	b.n	800e70e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800e6ba:	683b      	ldr	r3, [r7, #0]
 800e6bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e6c0:	d10a      	bne.n	800e6d8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f000 fabc 	bl	800ec40 <SD_WideBus_Enable>
 800e6c8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e6ce:	6a3b      	ldr	r3, [r7, #32]
 800e6d0:	431a      	orrs	r2, r3
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	639a      	str	r2, [r3, #56]	@ 0x38
 800e6d6:	e01a      	b.n	800e70e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800e6d8:	683b      	ldr	r3, [r7, #0]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d10a      	bne.n	800e6f4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800e6de:	6878      	ldr	r0, [r7, #4]
 800e6e0:	f000 faf9 	bl	800ecd6 <SD_WideBus_Disable>
 800e6e4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e6ea:	6a3b      	ldr	r3, [r7, #32]
 800e6ec:	431a      	orrs	r2, r3
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	639a      	str	r2, [r3, #56]	@ 0x38
 800e6f2:	e00c      	b.n	800e70e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6f8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	639a      	str	r2, [r3, #56]	@ 0x38
 800e700:	e005      	b.n	800e70e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e706:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e712:	2b00      	cmp	r3, #0
 800e714:	d00b      	beq.n	800e72e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	4a26      	ldr	r2, [pc, #152]	@ (800e7b4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e71c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	2201      	movs	r2, #1
 800e722:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800e726:	2301      	movs	r3, #1
 800e728:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e72c:	e01f      	b.n	800e76e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	685b      	ldr	r3, [r3, #4]
 800e732:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	689b      	ldr	r3, [r3, #8]
 800e738:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	68db      	ldr	r3, [r3, #12]
 800e73e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800e740:	683b      	ldr	r3, [r7, #0]
 800e742:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	695b      	ldr	r3, [r3, #20]
 800e748:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	699b      	ldr	r3, [r3, #24]
 800e74e:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681d      	ldr	r5, [r3, #0]
 800e754:	466c      	mov	r4, sp
 800e756:	f107 0314 	add.w	r3, r7, #20
 800e75a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e75e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e762:	f107 0308 	add.w	r3, r7, #8
 800e766:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e768:	4628      	mov	r0, r5
 800e76a:	f002 fbe3 	bl	8010f34 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e776:	4618      	mov	r0, r3
 800e778:	f002 fca8 	bl	80110cc <SDMMC_CmdBlockLength>
 800e77c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e77e:	6a3b      	ldr	r3, [r7, #32]
 800e780:	2b00      	cmp	r3, #0
 800e782:	d00c      	beq.n	800e79e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	4a0a      	ldr	r2, [pc, #40]	@ (800e7b4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e78a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e790:	6a3b      	ldr	r3, [r7, #32]
 800e792:	431a      	orrs	r2, r3
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800e798:	2301      	movs	r3, #1
 800e79a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	2201      	movs	r2, #1
 800e7a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800e7a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	3728      	adds	r7, #40	@ 0x28
 800e7ae:	46bd      	mov	sp, r7
 800e7b0:	bdb0      	pop	{r4, r5, r7, pc}
 800e7b2:	bf00      	nop
 800e7b4:	004005ff 	.word	0x004005ff

0800e7b8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b086      	sub	sp, #24
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800e7c4:	f107 030c 	add.w	r3, r7, #12
 800e7c8:	4619      	mov	r1, r3
 800e7ca:	6878      	ldr	r0, [r7, #4]
 800e7cc:	f000 fa10 	bl	800ebf0 <SD_SendStatus>
 800e7d0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e7d2:	697b      	ldr	r3, [r7, #20]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d005      	beq.n	800e7e4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e7dc:	697b      	ldr	r3, [r7, #20]
 800e7de:	431a      	orrs	r2, r3
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	0a5b      	lsrs	r3, r3, #9
 800e7e8:	f003 030f 	and.w	r3, r3, #15
 800e7ec:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800e7ee:	693b      	ldr	r3, [r7, #16]
}
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	3718      	adds	r7, #24
 800e7f4:	46bd      	mov	sp, r7
 800e7f6:	bd80      	pop	{r7, pc}

0800e7f8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e7f8:	b480      	push	{r7}
 800e7fa:	b085      	sub	sp, #20
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e804:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e814:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800e816:	bf00      	nop
 800e818:	3714      	adds	r7, #20
 800e81a:	46bd      	mov	sp, r7
 800e81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e820:	4770      	bx	lr

0800e822 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e822:	b580      	push	{r7, lr}
 800e824:	b084      	sub	sp, #16
 800e826:	af00      	add	r7, sp, #0
 800e828:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e82e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e834:	2b82      	cmp	r3, #130	@ 0x82
 800e836:	d111      	bne.n	800e85c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	4618      	mov	r0, r3
 800e83e:	f002 fcef 	bl	8011220 <SDMMC_CmdStopTransfer>
 800e842:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e844:	68bb      	ldr	r3, [r7, #8]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d008      	beq.n	800e85c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e84e:	68bb      	ldr	r3, [r7, #8]
 800e850:	431a      	orrs	r2, r3
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800e856:	68f8      	ldr	r0, [r7, #12]
 800e858:	f7ff fd3a 	bl	800e2d0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	f022 0208 	bic.w	r2, r2, #8
 800e86a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e874:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	2201      	movs	r2, #1
 800e87a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	2200      	movs	r2, #0
 800e882:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800e884:	68f8      	ldr	r0, [r7, #12]
 800e886:	f004 faa3 	bl	8012dd0 <HAL_SD_RxCpltCallback>
#endif
}
 800e88a:	bf00      	nop
 800e88c:	3710      	adds	r7, #16
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}
	...

0800e894 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800e894:	b580      	push	{r7, lr}
 800e896:	b086      	sub	sp, #24
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8a0:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800e8a2:	6878      	ldr	r0, [r7, #4]
 800e8a4:	f7f8 f99c 	bl	8006be0 <HAL_DMA_GetError>
 800e8a8:	4603      	mov	r3, r0
 800e8aa:	2b02      	cmp	r3, #2
 800e8ac:	d03e      	beq.n	800e92c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800e8ae:	697b      	ldr	r3, [r7, #20]
 800e8b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e8b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e8b4:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800e8b6:	697b      	ldr	r3, [r7, #20]
 800e8b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e8ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e8bc:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800e8be:	693b      	ldr	r3, [r7, #16]
 800e8c0:	2b01      	cmp	r3, #1
 800e8c2:	d002      	beq.n	800e8ca <SD_DMAError+0x36>
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	2b01      	cmp	r3, #1
 800e8c8:	d12d      	bne.n	800e926 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e8ca:	697b      	ldr	r3, [r7, #20]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	4a19      	ldr	r2, [pc, #100]	@ (800e934 <SD_DMAError+0xa0>)
 800e8d0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800e8d2:	697b      	ldr	r3, [r7, #20]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e8d8:	697b      	ldr	r3, [r7, #20]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800e8e0:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e8e2:	697b      	ldr	r3, [r7, #20]
 800e8e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8e6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e8ea:	697b      	ldr	r3, [r7, #20]
 800e8ec:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800e8ee:	6978      	ldr	r0, [r7, #20]
 800e8f0:	f7ff ff62 	bl	800e7b8 <HAL_SD_GetCardState>
 800e8f4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e8f6:	68bb      	ldr	r3, [r7, #8]
 800e8f8:	2b06      	cmp	r3, #6
 800e8fa:	d002      	beq.n	800e902 <SD_DMAError+0x6e>
 800e8fc:	68bb      	ldr	r3, [r7, #8]
 800e8fe:	2b05      	cmp	r3, #5
 800e900:	d10a      	bne.n	800e918 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e902:	697b      	ldr	r3, [r7, #20]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	4618      	mov	r0, r3
 800e908:	f002 fc8a 	bl	8011220 <SDMMC_CmdStopTransfer>
 800e90c:	4602      	mov	r2, r0
 800e90e:	697b      	ldr	r3, [r7, #20]
 800e910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e912:	431a      	orrs	r2, r3
 800e914:	697b      	ldr	r3, [r7, #20]
 800e916:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800e918:	697b      	ldr	r3, [r7, #20]
 800e91a:	2201      	movs	r2, #1
 800e91c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e920:	697b      	ldr	r3, [r7, #20]
 800e922:	2200      	movs	r2, #0
 800e924:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800e926:	6978      	ldr	r0, [r7, #20]
 800e928:	f7ff fcd2 	bl	800e2d0 <HAL_SD_ErrorCallback>
#endif
  }
}
 800e92c:	bf00      	nop
 800e92e:	3718      	adds	r7, #24
 800e930:	46bd      	mov	sp, r7
 800e932:	bd80      	pop	{r7, pc}
 800e934:	004005ff 	.word	0x004005ff

0800e938 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e938:	b5b0      	push	{r4, r5, r7, lr}
 800e93a:	b094      	sub	sp, #80	@ 0x50
 800e93c:	af04      	add	r7, sp, #16
 800e93e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800e940:	2301      	movs	r3, #1
 800e942:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	4618      	mov	r0, r3
 800e94a:	f002 fb3a 	bl	8010fc2 <SDMMC_GetPowerState>
 800e94e:	4603      	mov	r3, r0
 800e950:	2b00      	cmp	r3, #0
 800e952:	d102      	bne.n	800e95a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e954:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800e958:	e0b8      	b.n	800eacc <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e95e:	2b03      	cmp	r3, #3
 800e960:	d02f      	beq.n	800e9c2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	4618      	mov	r0, r3
 800e968:	f002 fd65 	bl	8011436 <SDMMC_CmdSendCID>
 800e96c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e96e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e970:	2b00      	cmp	r3, #0
 800e972:	d001      	beq.n	800e978 <SD_InitCard+0x40>
    {
      return errorstate;
 800e974:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e976:	e0a9      	b.n	800eacc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	2100      	movs	r1, #0
 800e97e:	4618      	mov	r0, r3
 800e980:	f002 fb65 	bl	801104e <SDMMC_GetResponse>
 800e984:	4602      	mov	r2, r0
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	2104      	movs	r1, #4
 800e990:	4618      	mov	r0, r3
 800e992:	f002 fb5c 	bl	801104e <SDMMC_GetResponse>
 800e996:	4602      	mov	r2, r0
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	2108      	movs	r1, #8
 800e9a2:	4618      	mov	r0, r3
 800e9a4:	f002 fb53 	bl	801104e <SDMMC_GetResponse>
 800e9a8:	4602      	mov	r2, r0
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	210c      	movs	r1, #12
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	f002 fb4a 	bl	801104e <SDMMC_GetResponse>
 800e9ba:	4602      	mov	r2, r0
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e9c6:	2b03      	cmp	r3, #3
 800e9c8:	d00d      	beq.n	800e9e6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	f107 020e 	add.w	r2, r7, #14
 800e9d2:	4611      	mov	r1, r2
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	f002 fd6b 	bl	80114b0 <SDMMC_CmdSetRelAdd>
 800e9da:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e9dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d001      	beq.n	800e9e6 <SD_InitCard+0xae>
    {
      return errorstate;
 800e9e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e9e4:	e072      	b.n	800eacc <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e9ea:	2b03      	cmp	r3, #3
 800e9ec:	d036      	beq.n	800ea5c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e9ee:	89fb      	ldrh	r3, [r7, #14]
 800e9f0:	461a      	mov	r2, r3
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	681a      	ldr	r2, [r3, #0]
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9fe:	041b      	lsls	r3, r3, #16
 800ea00:	4619      	mov	r1, r3
 800ea02:	4610      	mov	r0, r2
 800ea04:	f002 fd35 	bl	8011472 <SDMMC_CmdSendCSD>
 800ea08:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ea0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d001      	beq.n	800ea14 <SD_InitCard+0xdc>
    {
      return errorstate;
 800ea10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ea12:	e05b      	b.n	800eacc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	2100      	movs	r1, #0
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	f002 fb17 	bl	801104e <SDMMC_GetResponse>
 800ea20:	4602      	mov	r2, r0
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	2104      	movs	r1, #4
 800ea2c:	4618      	mov	r0, r3
 800ea2e:	f002 fb0e 	bl	801104e <SDMMC_GetResponse>
 800ea32:	4602      	mov	r2, r0
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	2108      	movs	r1, #8
 800ea3e:	4618      	mov	r0, r3
 800ea40:	f002 fb05 	bl	801104e <SDMMC_GetResponse>
 800ea44:	4602      	mov	r2, r0
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	210c      	movs	r1, #12
 800ea50:	4618      	mov	r0, r3
 800ea52:	f002 fafc 	bl	801104e <SDMMC_GetResponse>
 800ea56:	4602      	mov	r2, r0
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	2104      	movs	r1, #4
 800ea62:	4618      	mov	r0, r3
 800ea64:	f002 faf3 	bl	801104e <SDMMC_GetResponse>
 800ea68:	4603      	mov	r3, r0
 800ea6a:	0d1a      	lsrs	r2, r3, #20
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800ea70:	f107 0310 	add.w	r3, r7, #16
 800ea74:	4619      	mov	r1, r3
 800ea76:	6878      	ldr	r0, [r7, #4]
 800ea78:	f7ff fc34 	bl	800e2e4 <HAL_SD_GetCardCSD>
 800ea7c:	4603      	mov	r3, r0
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d002      	beq.n	800ea88 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ea82:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ea86:	e021      	b.n	800eacc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	6819      	ldr	r1, [r3, #0]
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ea90:	041b      	lsls	r3, r3, #16
 800ea92:	2200      	movs	r2, #0
 800ea94:	461c      	mov	r4, r3
 800ea96:	4615      	mov	r5, r2
 800ea98:	4622      	mov	r2, r4
 800ea9a:	462b      	mov	r3, r5
 800ea9c:	4608      	mov	r0, r1
 800ea9e:	f002 fbe1 	bl	8011264 <SDMMC_CmdSelDesel>
 800eaa2:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800eaa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d001      	beq.n	800eaae <SD_InitCard+0x176>
  {
    return errorstate;
 800eaaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eaac:	e00e      	b.n	800eacc <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	681d      	ldr	r5, [r3, #0]
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	466c      	mov	r4, sp
 800eab6:	f103 0210 	add.w	r2, r3, #16
 800eaba:	ca07      	ldmia	r2, {r0, r1, r2}
 800eabc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800eac0:	3304      	adds	r3, #4
 800eac2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800eac4:	4628      	mov	r0, r5
 800eac6:	f002 fa35 	bl	8010f34 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800eaca:	2300      	movs	r3, #0
}
 800eacc:	4618      	mov	r0, r3
 800eace:	3740      	adds	r7, #64	@ 0x40
 800ead0:	46bd      	mov	sp, r7
 800ead2:	bdb0      	pop	{r4, r5, r7, pc}

0800ead4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b086      	sub	sp, #24
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800eadc:	2300      	movs	r3, #0
 800eade:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800eae0:	2300      	movs	r3, #0
 800eae2:	617b      	str	r3, [r7, #20]
 800eae4:	2300      	movs	r3, #0
 800eae6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	4618      	mov	r0, r3
 800eaee:	f002 fbdc 	bl	80112aa <SDMMC_CmdGoIdleState>
 800eaf2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d001      	beq.n	800eafe <SD_PowerON+0x2a>
  {
    return errorstate;
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	e072      	b.n	800ebe4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	4618      	mov	r0, r3
 800eb04:	f002 fbef 	bl	80112e6 <SDMMC_CmdOperCond>
 800eb08:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d00d      	beq.n	800eb2c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	2200      	movs	r2, #0
 800eb14:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	f002 fbc5 	bl	80112aa <SDMMC_CmdGoIdleState>
 800eb20:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d004      	beq.n	800eb32 <SD_PowerON+0x5e>
    {
      return errorstate;
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	e05b      	b.n	800ebe4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	2201      	movs	r2, #1
 800eb30:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eb36:	2b01      	cmp	r3, #1
 800eb38:	d137      	bne.n	800ebaa <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	2100      	movs	r1, #0
 800eb40:	4618      	mov	r0, r3
 800eb42:	f002 fbef 	bl	8011324 <SDMMC_CmdAppCommand>
 800eb46:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d02d      	beq.n	800ebaa <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800eb4e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800eb52:	e047      	b.n	800ebe4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	2100      	movs	r1, #0
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	f002 fbe2 	bl	8011324 <SDMMC_CmdAppCommand>
 800eb60:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d001      	beq.n	800eb6c <SD_PowerON+0x98>
    {
      return errorstate;
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	e03b      	b.n	800ebe4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	491e      	ldr	r1, [pc, #120]	@ (800ebec <SD_PowerON+0x118>)
 800eb72:	4618      	mov	r0, r3
 800eb74:	f002 fbf8 	bl	8011368 <SDMMC_CmdAppOperCommand>
 800eb78:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d002      	beq.n	800eb86 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800eb80:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800eb84:	e02e      	b.n	800ebe4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	2100      	movs	r1, #0
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	f002 fa5e 	bl	801104e <SDMMC_GetResponse>
 800eb92:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800eb94:	697b      	ldr	r3, [r7, #20]
 800eb96:	0fdb      	lsrs	r3, r3, #31
 800eb98:	2b01      	cmp	r3, #1
 800eb9a:	d101      	bne.n	800eba0 <SD_PowerON+0xcc>
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	e000      	b.n	800eba2 <SD_PowerON+0xce>
 800eba0:	2300      	movs	r3, #0
 800eba2:	613b      	str	r3, [r7, #16]

    count++;
 800eba4:	68bb      	ldr	r3, [r7, #8]
 800eba6:	3301      	adds	r3, #1
 800eba8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800ebaa:	68bb      	ldr	r3, [r7, #8]
 800ebac:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ebb0:	4293      	cmp	r3, r2
 800ebb2:	d802      	bhi.n	800ebba <SD_PowerON+0xe6>
 800ebb4:	693b      	ldr	r3, [r7, #16]
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d0cc      	beq.n	800eb54 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800ebba:	68bb      	ldr	r3, [r7, #8]
 800ebbc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ebc0:	4293      	cmp	r3, r2
 800ebc2:	d902      	bls.n	800ebca <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800ebc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ebc8:	e00c      	b.n	800ebe4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800ebca:	697b      	ldr	r3, [r7, #20]
 800ebcc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d003      	beq.n	800ebdc <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	2201      	movs	r2, #1
 800ebd8:	645a      	str	r2, [r3, #68]	@ 0x44
 800ebda:	e002      	b.n	800ebe2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	2200      	movs	r2, #0
 800ebe0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800ebe2:	2300      	movs	r3, #0
}
 800ebe4:	4618      	mov	r0, r3
 800ebe6:	3718      	adds	r7, #24
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	bd80      	pop	{r7, pc}
 800ebec:	c1100000 	.word	0xc1100000

0800ebf0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800ebf0:	b580      	push	{r7, lr}
 800ebf2:	b084      	sub	sp, #16
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
 800ebf8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800ebfa:	683b      	ldr	r3, [r7, #0]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d102      	bne.n	800ec06 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800ec00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ec04:	e018      	b.n	800ec38 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	681a      	ldr	r2, [r3, #0]
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ec0e:	041b      	lsls	r3, r3, #16
 800ec10:	4619      	mov	r1, r3
 800ec12:	4610      	mov	r0, r2
 800ec14:	f002 fc6d 	bl	80114f2 <SDMMC_CmdSendStatus>
 800ec18:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d001      	beq.n	800ec24 <SD_SendStatus+0x34>
  {
    return errorstate;
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	e009      	b.n	800ec38 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	2100      	movs	r1, #0
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f002 fa0f 	bl	801104e <SDMMC_GetResponse>
 800ec30:	4602      	mov	r2, r0
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800ec36:	2300      	movs	r3, #0
}
 800ec38:	4618      	mov	r0, r3
 800ec3a:	3710      	adds	r7, #16
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	bd80      	pop	{r7, pc}

0800ec40 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b086      	sub	sp, #24
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ec48:	2300      	movs	r3, #0
 800ec4a:	60fb      	str	r3, [r7, #12]
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	2100      	movs	r1, #0
 800ec56:	4618      	mov	r0, r3
 800ec58:	f002 f9f9 	bl	801104e <SDMMC_GetResponse>
 800ec5c:	4603      	mov	r3, r0
 800ec5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ec62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ec66:	d102      	bne.n	800ec6e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ec68:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ec6c:	e02f      	b.n	800ecce <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ec6e:	f107 030c 	add.w	r3, r7, #12
 800ec72:	4619      	mov	r1, r3
 800ec74:	6878      	ldr	r0, [r7, #4]
 800ec76:	f000 f879 	bl	800ed6c <SD_FindSCR>
 800ec7a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ec7c:	697b      	ldr	r3, [r7, #20]
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d001      	beq.n	800ec86 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800ec82:	697b      	ldr	r3, [r7, #20]
 800ec84:	e023      	b.n	800ecce <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ec86:	693b      	ldr	r3, [r7, #16]
 800ec88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d01c      	beq.n	800ecca <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	681a      	ldr	r2, [r3, #0]
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ec98:	041b      	lsls	r3, r3, #16
 800ec9a:	4619      	mov	r1, r3
 800ec9c:	4610      	mov	r0, r2
 800ec9e:	f002 fb41 	bl	8011324 <SDMMC_CmdAppCommand>
 800eca2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eca4:	697b      	ldr	r3, [r7, #20]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d001      	beq.n	800ecae <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800ecaa:	697b      	ldr	r3, [r7, #20]
 800ecac:	e00f      	b.n	800ecce <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	2102      	movs	r1, #2
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	f002 fb7b 	bl	80113b0 <SDMMC_CmdBusWidth>
 800ecba:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ecbc:	697b      	ldr	r3, [r7, #20]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d001      	beq.n	800ecc6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800ecc2:	697b      	ldr	r3, [r7, #20]
 800ecc4:	e003      	b.n	800ecce <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ecc6:	2300      	movs	r3, #0
 800ecc8:	e001      	b.n	800ecce <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ecca:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800ecce:	4618      	mov	r0, r3
 800ecd0:	3718      	adds	r7, #24
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bd80      	pop	{r7, pc}

0800ecd6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800ecd6:	b580      	push	{r7, lr}
 800ecd8:	b086      	sub	sp, #24
 800ecda:	af00      	add	r7, sp, #0
 800ecdc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ecde:	2300      	movs	r3, #0
 800ece0:	60fb      	str	r3, [r7, #12]
 800ece2:	2300      	movs	r3, #0
 800ece4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	2100      	movs	r1, #0
 800ecec:	4618      	mov	r0, r3
 800ecee:	f002 f9ae 	bl	801104e <SDMMC_GetResponse>
 800ecf2:	4603      	mov	r3, r0
 800ecf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ecf8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ecfc:	d102      	bne.n	800ed04 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ecfe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ed02:	e02f      	b.n	800ed64 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ed04:	f107 030c 	add.w	r3, r7, #12
 800ed08:	4619      	mov	r1, r3
 800ed0a:	6878      	ldr	r0, [r7, #4]
 800ed0c:	f000 f82e 	bl	800ed6c <SD_FindSCR>
 800ed10:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ed12:	697b      	ldr	r3, [r7, #20]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d001      	beq.n	800ed1c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800ed18:	697b      	ldr	r3, [r7, #20]
 800ed1a:	e023      	b.n	800ed64 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ed1c:	693b      	ldr	r3, [r7, #16]
 800ed1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d01c      	beq.n	800ed60 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681a      	ldr	r2, [r3, #0]
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed2e:	041b      	lsls	r3, r3, #16
 800ed30:	4619      	mov	r1, r3
 800ed32:	4610      	mov	r0, r2
 800ed34:	f002 faf6 	bl	8011324 <SDMMC_CmdAppCommand>
 800ed38:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ed3a:	697b      	ldr	r3, [r7, #20]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d001      	beq.n	800ed44 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800ed40:	697b      	ldr	r3, [r7, #20]
 800ed42:	e00f      	b.n	800ed64 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	2100      	movs	r1, #0
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	f002 fb30 	bl	80113b0 <SDMMC_CmdBusWidth>
 800ed50:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ed52:	697b      	ldr	r3, [r7, #20]
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d001      	beq.n	800ed5c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800ed58:	697b      	ldr	r3, [r7, #20]
 800ed5a:	e003      	b.n	800ed64 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	e001      	b.n	800ed64 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ed60:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800ed64:	4618      	mov	r0, r3
 800ed66:	3718      	adds	r7, #24
 800ed68:	46bd      	mov	sp, r7
 800ed6a:	bd80      	pop	{r7, pc}

0800ed6c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800ed6c:	b590      	push	{r4, r7, lr}
 800ed6e:	b08f      	sub	sp, #60	@ 0x3c
 800ed70:	af00      	add	r7, sp, #0
 800ed72:	6078      	str	r0, [r7, #4]
 800ed74:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800ed76:	f7f6 feaf 	bl	8005ad8 <HAL_GetTick>
 800ed7a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800ed7c:	2300      	movs	r3, #0
 800ed7e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800ed80:	2300      	movs	r3, #0
 800ed82:	60bb      	str	r3, [r7, #8]
 800ed84:	2300      	movs	r3, #0
 800ed86:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800ed88:	683b      	ldr	r3, [r7, #0]
 800ed8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	2108      	movs	r1, #8
 800ed92:	4618      	mov	r0, r3
 800ed94:	f002 f99a 	bl	80110cc <SDMMC_CmdBlockLength>
 800ed98:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ed9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d001      	beq.n	800eda4 <SD_FindSCR+0x38>
  {
    return errorstate;
 800eda0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eda2:	e0b2      	b.n	800ef0a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681a      	ldr	r2, [r3, #0]
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800edac:	041b      	lsls	r3, r3, #16
 800edae:	4619      	mov	r1, r3
 800edb0:	4610      	mov	r0, r2
 800edb2:	f002 fab7 	bl	8011324 <SDMMC_CmdAppCommand>
 800edb6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800edb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d001      	beq.n	800edc2 <SD_FindSCR+0x56>
  {
    return errorstate;
 800edbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edc0:	e0a3      	b.n	800ef0a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800edc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800edc6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800edc8:	2308      	movs	r3, #8
 800edca:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800edcc:	2330      	movs	r3, #48	@ 0x30
 800edce:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800edd0:	2302      	movs	r3, #2
 800edd2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800edd4:	2300      	movs	r3, #0
 800edd6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800edd8:	2301      	movs	r3, #1
 800edda:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	f107 0210 	add.w	r2, r7, #16
 800ede4:	4611      	mov	r1, r2
 800ede6:	4618      	mov	r0, r3
 800ede8:	f002 f944 	bl	8011074 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	4618      	mov	r0, r3
 800edf2:	f002 faff 	bl	80113f4 <SDMMC_CmdSendSCR>
 800edf6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800edf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d02a      	beq.n	800ee54 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800edfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee00:	e083      	b.n	800ef0a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d00f      	beq.n	800ee30 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	6819      	ldr	r1, [r3, #0]
 800ee14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee16:	009b      	lsls	r3, r3, #2
 800ee18:	f107 0208 	add.w	r2, r7, #8
 800ee1c:	18d4      	adds	r4, r2, r3
 800ee1e:	4608      	mov	r0, r1
 800ee20:	f002 f8b4 	bl	8010f8c <SDMMC_ReadFIFO>
 800ee24:	4603      	mov	r3, r0
 800ee26:	6023      	str	r3, [r4, #0]
      index++;
 800ee28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee2a:	3301      	adds	r3, #1
 800ee2c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee2e:	e006      	b.n	800ee3e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d012      	beq.n	800ee64 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800ee3e:	f7f6 fe4b 	bl	8005ad8 <HAL_GetTick>
 800ee42:	4602      	mov	r2, r0
 800ee44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee46:	1ad3      	subs	r3, r2, r3
 800ee48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ee4c:	d102      	bne.n	800ee54 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800ee4e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ee52:	e05a      	b.n	800ef0a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee5a:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d0cf      	beq.n	800ee02 <SD_FindSCR+0x96>
 800ee62:	e000      	b.n	800ee66 <SD_FindSCR+0xfa>
      break;
 800ee64:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee6c:	f003 0308 	and.w	r3, r3, #8
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d005      	beq.n	800ee80 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	2208      	movs	r2, #8
 800ee7a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800ee7c:	2308      	movs	r3, #8
 800ee7e:	e044      	b.n	800ef0a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee86:	f003 0302 	and.w	r3, r3, #2
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d005      	beq.n	800ee9a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	2202      	movs	r2, #2
 800ee94:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800ee96:	2302      	movs	r3, #2
 800ee98:	e037      	b.n	800ef0a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eea0:	f003 0320 	and.w	r3, r3, #32
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d005      	beq.n	800eeb4 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	2220      	movs	r2, #32
 800eeae:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800eeb0:	2320      	movs	r3, #32
 800eeb2:	e02a      	b.n	800ef0a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	f240 523a 	movw	r2, #1338	@ 0x53a
 800eebc:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	061a      	lsls	r2, r3, #24
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	021b      	lsls	r3, r3, #8
 800eec6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800eeca:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	0a1b      	lsrs	r3, r3, #8
 800eed0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800eed4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	0e1b      	lsrs	r3, r3, #24
 800eeda:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800eedc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eede:	601a      	str	r2, [r3, #0]
    scr++;
 800eee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eee2:	3304      	adds	r3, #4
 800eee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800eee6:	68bb      	ldr	r3, [r7, #8]
 800eee8:	061a      	lsls	r2, r3, #24
 800eeea:	68bb      	ldr	r3, [r7, #8]
 800eeec:	021b      	lsls	r3, r3, #8
 800eeee:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800eef2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800eef4:	68bb      	ldr	r3, [r7, #8]
 800eef6:	0a1b      	lsrs	r3, r3, #8
 800eef8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800eefc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800eefe:	68bb      	ldr	r3, [r7, #8]
 800ef00:	0e1b      	lsrs	r3, r3, #24
 800ef02:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ef04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef06:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800ef08:	2300      	movs	r3, #0
}
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	373c      	adds	r7, #60	@ 0x3c
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	bd90      	pop	{r4, r7, pc}

0800ef12 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800ef12:	b580      	push	{r7, lr}
 800ef14:	b082      	sub	sp, #8
 800ef16:	af00      	add	r7, sp, #0
 800ef18:	6078      	str	r0, [r7, #4]
 800ef1a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d101      	bne.n	800ef26 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800ef22:	2301      	movs	r3, #1
 800ef24:	e025      	b.n	800ef72 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800ef2c:	b2db      	uxtb	r3, r3
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d106      	bne.n	800ef40 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	2200      	movs	r2, #0
 800ef36:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800ef3a:	6878      	ldr	r0, [r7, #4]
 800ef3c:	f7f4 f884 	bl	8003048 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	2202      	movs	r2, #2
 800ef44:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	681a      	ldr	r2, [r3, #0]
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	3304      	adds	r3, #4
 800ef50:	4619      	mov	r1, r3
 800ef52:	4610      	mov	r0, r2
 800ef54:	f001 feec 	bl	8010d30 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	6818      	ldr	r0, [r3, #0]
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	685b      	ldr	r3, [r3, #4]
 800ef60:	461a      	mov	r2, r3
 800ef62:	6839      	ldr	r1, [r7, #0]
 800ef64:	f001 ff40 	bl	8010de8 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	2201      	movs	r2, #1
 800ef6c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800ef70:	2300      	movs	r3, #0
}
 800ef72:	4618      	mov	r0, r3
 800ef74:	3708      	adds	r7, #8
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bd80      	pop	{r7, pc}

0800ef7a <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800ef7a:	b580      	push	{r7, lr}
 800ef7c:	b086      	sub	sp, #24
 800ef7e:	af00      	add	r7, sp, #0
 800ef80:	60f8      	str	r0, [r7, #12]
 800ef82:	60b9      	str	r1, [r7, #8]
 800ef84:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800ef8c:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800ef8e:	7dfb      	ldrb	r3, [r7, #23]
 800ef90:	2b02      	cmp	r3, #2
 800ef92:	d101      	bne.n	800ef98 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800ef94:	2302      	movs	r3, #2
 800ef96:	e021      	b.n	800efdc <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800ef98:	7dfb      	ldrb	r3, [r7, #23]
 800ef9a:	2b01      	cmp	r3, #1
 800ef9c:	d002      	beq.n	800efa4 <HAL_SDRAM_SendCommand+0x2a>
 800ef9e:	7dfb      	ldrb	r3, [r7, #23]
 800efa0:	2b05      	cmp	r3, #5
 800efa2:	d118      	bne.n	800efd6 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	2202      	movs	r2, #2
 800efa8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	687a      	ldr	r2, [r7, #4]
 800efb2:	68b9      	ldr	r1, [r7, #8]
 800efb4:	4618      	mov	r0, r3
 800efb6:	f001 ff81 	bl	8010ebc <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800efba:	68bb      	ldr	r3, [r7, #8]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	2b02      	cmp	r3, #2
 800efc0:	d104      	bne.n	800efcc <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	2205      	movs	r2, #5
 800efc6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800efca:	e006      	b.n	800efda <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	2201      	movs	r2, #1
 800efd0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800efd4:	e001      	b.n	800efda <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800efd6:	2301      	movs	r3, #1
 800efd8:	e000      	b.n	800efdc <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800efda:	2300      	movs	r3, #0
}
 800efdc:	4618      	mov	r0, r3
 800efde:	3718      	adds	r7, #24
 800efe0:	46bd      	mov	sp, r7
 800efe2:	bd80      	pop	{r7, pc}

0800efe4 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b082      	sub	sp, #8
 800efe8:	af00      	add	r7, sp, #0
 800efea:	6078      	str	r0, [r7, #4]
 800efec:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800eff4:	b2db      	uxtb	r3, r3
 800eff6:	2b02      	cmp	r3, #2
 800eff8:	d101      	bne.n	800effe <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800effa:	2302      	movs	r3, #2
 800effc:	e016      	b.n	800f02c <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800f004:	b2db      	uxtb	r3, r3
 800f006:	2b01      	cmp	r3, #1
 800f008:	d10f      	bne.n	800f02a <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	2202      	movs	r2, #2
 800f00e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	6839      	ldr	r1, [r7, #0]
 800f018:	4618      	mov	r0, r3
 800f01a:	f001 ff73 	bl	8010f04 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	2201      	movs	r2, #1
 800f022:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800f026:	2300      	movs	r3, #0
 800f028:	e000      	b.n	800f02c <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800f02a:	2301      	movs	r3, #1
}
 800f02c:	4618      	mov	r0, r3
 800f02e:	3708      	adds	r7, #8
 800f030:	46bd      	mov	sp, r7
 800f032:	bd80      	pop	{r7, pc}

0800f034 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800f034:	b580      	push	{r7, lr}
 800f036:	b084      	sub	sp, #16
 800f038:	af00      	add	r7, sp, #0
 800f03a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d101      	bne.n	800f046 <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800f042:	2301      	movs	r3, #1
 800f044:	e04c      	b.n	800f0e0 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f04c:	b2db      	uxtb	r3, r3
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d106      	bne.n	800f060 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	2200      	movs	r2, #0
 800f056:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800f05a:	6878      	ldr	r0, [r7, #4]
 800f05c:	f7f3 fc7a 	bl	8002954 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	2202      	movs	r2, #2
 800f064:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	681a      	ldr	r2, [r3, #0]
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	f022 0203 	bic.w	r2, r2, #3
 800f076:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800f080:	68fa      	ldr	r2, [r7, #12]
 800f082:	4b19      	ldr	r3, [pc, #100]	@ (800f0e8 <HAL_SPDIFRX_Init+0xb4>)
 800f084:	4013      	ands	r3, r2
 800f086:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800f090:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800f096:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800f09c:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800f0a2:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800f0a8:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800f0ae:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800f0b4:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800f0ba:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800f0c0:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800f0c2:	68fa      	ldr	r2, [r7, #12]
 800f0c4:	4313      	orrs	r3, r2
 800f0c6:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	68fa      	ldr	r2, [r7, #12]
 800f0ce:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	2200      	movs	r2, #0
 800f0d4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	2201      	movs	r2, #1
 800f0da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800f0de:	2300      	movs	r3, #0
}
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	3710      	adds	r7, #16
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd80      	pop	{r7, pc}
 800f0e8:	fff88407 	.word	0xfff88407

0800f0ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f0ec:	b580      	push	{r7, lr}
 800f0ee:	b084      	sub	sp, #16
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d101      	bne.n	800f0fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f0fa:	2301      	movs	r3, #1
 800f0fc:	e09d      	b.n	800f23a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f102:	2b00      	cmp	r3, #0
 800f104:	d108      	bne.n	800f118 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	685b      	ldr	r3, [r3, #4]
 800f10a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f10e:	d009      	beq.n	800f124 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	2200      	movs	r2, #0
 800f114:	61da      	str	r2, [r3, #28]
 800f116:	e005      	b.n	800f124 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	2200      	movs	r2, #0
 800f11c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	2200      	movs	r2, #0
 800f122:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	2200      	movs	r2, #0
 800f128:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f130:	b2db      	uxtb	r3, r3
 800f132:	2b00      	cmp	r3, #0
 800f134:	d106      	bne.n	800f144 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	2200      	movs	r2, #0
 800f13a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f13e:	6878      	ldr	r0, [r7, #4]
 800f140:	f7f3 fc6c 	bl	8002a1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	2202      	movs	r2, #2
 800f148:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	681a      	ldr	r2, [r3, #0]
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f15a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	68db      	ldr	r3, [r3, #12]
 800f160:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f164:	d902      	bls.n	800f16c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800f166:	2300      	movs	r3, #0
 800f168:	60fb      	str	r3, [r7, #12]
 800f16a:	e002      	b.n	800f172 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800f16c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f170:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	68db      	ldr	r3, [r3, #12]
 800f176:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800f17a:	d007      	beq.n	800f18c <HAL_SPI_Init+0xa0>
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	68db      	ldr	r3, [r3, #12]
 800f180:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f184:	d002      	beq.n	800f18c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	2200      	movs	r2, #0
 800f18a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	685b      	ldr	r3, [r3, #4]
 800f190:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	689b      	ldr	r3, [r3, #8]
 800f198:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800f19c:	431a      	orrs	r2, r3
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	691b      	ldr	r3, [r3, #16]
 800f1a2:	f003 0302 	and.w	r3, r3, #2
 800f1a6:	431a      	orrs	r2, r3
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	695b      	ldr	r3, [r3, #20]
 800f1ac:	f003 0301 	and.w	r3, r3, #1
 800f1b0:	431a      	orrs	r2, r3
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	699b      	ldr	r3, [r3, #24]
 800f1b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f1ba:	431a      	orrs	r2, r3
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	69db      	ldr	r3, [r3, #28]
 800f1c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f1c4:	431a      	orrs	r2, r3
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	6a1b      	ldr	r3, [r3, #32]
 800f1ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f1ce:	ea42 0103 	orr.w	r1, r2, r3
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1d6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	430a      	orrs	r2, r1
 800f1e0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	699b      	ldr	r3, [r3, #24]
 800f1e6:	0c1b      	lsrs	r3, r3, #16
 800f1e8:	f003 0204 	and.w	r2, r3, #4
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1f0:	f003 0310 	and.w	r3, r3, #16
 800f1f4:	431a      	orrs	r2, r3
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1fa:	f003 0308 	and.w	r3, r3, #8
 800f1fe:	431a      	orrs	r2, r3
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	68db      	ldr	r3, [r3, #12]
 800f204:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800f208:	ea42 0103 	orr.w	r1, r2, r3
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	430a      	orrs	r2, r1
 800f218:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	69da      	ldr	r2, [r3, #28]
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800f228:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	2200      	movs	r2, #0
 800f22e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	2201      	movs	r2, #1
 800f234:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800f238:	2300      	movs	r3, #0
}
 800f23a:	4618      	mov	r0, r3
 800f23c:	3710      	adds	r7, #16
 800f23e:	46bd      	mov	sp, r7
 800f240:	bd80      	pop	{r7, pc}

0800f242 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f242:	b580      	push	{r7, lr}
 800f244:	b082      	sub	sp, #8
 800f246:	af00      	add	r7, sp, #0
 800f248:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d101      	bne.n	800f254 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f250:	2301      	movs	r3, #1
 800f252:	e049      	b.n	800f2e8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f25a:	b2db      	uxtb	r3, r3
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d106      	bne.n	800f26e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	2200      	movs	r2, #0
 800f264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f268:	6878      	ldr	r0, [r7, #4]
 800f26a:	f7f3 fc39 	bl	8002ae0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	2202      	movs	r2, #2
 800f272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	681a      	ldr	r2, [r3, #0]
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	3304      	adds	r3, #4
 800f27e:	4619      	mov	r1, r3
 800f280:	4610      	mov	r0, r2
 800f282:	f000 fc11 	bl	800faa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	2201      	movs	r2, #1
 800f28a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	2201      	movs	r2, #1
 800f292:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	2201      	movs	r2, #1
 800f29a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	2201      	movs	r2, #1
 800f2a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	2201      	movs	r2, #1
 800f2aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	2201      	movs	r2, #1
 800f2b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	2201      	movs	r2, #1
 800f2ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	2201      	movs	r2, #1
 800f2c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	2201      	movs	r2, #1
 800f2ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	2201      	movs	r2, #1
 800f2d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	2201      	movs	r2, #1
 800f2da:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	2201      	movs	r2, #1
 800f2e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f2e6:	2300      	movs	r3, #0
}
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	3708      	adds	r7, #8
 800f2ec:	46bd      	mov	sp, r7
 800f2ee:	bd80      	pop	{r7, pc}

0800f2f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f2f0:	b480      	push	{r7}
 800f2f2:	b085      	sub	sp, #20
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f2fe:	b2db      	uxtb	r3, r3
 800f300:	2b01      	cmp	r3, #1
 800f302:	d001      	beq.n	800f308 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f304:	2301      	movs	r3, #1
 800f306:	e054      	b.n	800f3b2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	2202      	movs	r2, #2
 800f30c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	68da      	ldr	r2, [r3, #12]
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	f042 0201 	orr.w	r2, r2, #1
 800f31e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	4a26      	ldr	r2, [pc, #152]	@ (800f3c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800f326:	4293      	cmp	r3, r2
 800f328:	d022      	beq.n	800f370 <HAL_TIM_Base_Start_IT+0x80>
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f332:	d01d      	beq.n	800f370 <HAL_TIM_Base_Start_IT+0x80>
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	4a22      	ldr	r2, [pc, #136]	@ (800f3c4 <HAL_TIM_Base_Start_IT+0xd4>)
 800f33a:	4293      	cmp	r3, r2
 800f33c:	d018      	beq.n	800f370 <HAL_TIM_Base_Start_IT+0x80>
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	4a21      	ldr	r2, [pc, #132]	@ (800f3c8 <HAL_TIM_Base_Start_IT+0xd8>)
 800f344:	4293      	cmp	r3, r2
 800f346:	d013      	beq.n	800f370 <HAL_TIM_Base_Start_IT+0x80>
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	4a1f      	ldr	r2, [pc, #124]	@ (800f3cc <HAL_TIM_Base_Start_IT+0xdc>)
 800f34e:	4293      	cmp	r3, r2
 800f350:	d00e      	beq.n	800f370 <HAL_TIM_Base_Start_IT+0x80>
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	4a1e      	ldr	r2, [pc, #120]	@ (800f3d0 <HAL_TIM_Base_Start_IT+0xe0>)
 800f358:	4293      	cmp	r3, r2
 800f35a:	d009      	beq.n	800f370 <HAL_TIM_Base_Start_IT+0x80>
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	4a1c      	ldr	r2, [pc, #112]	@ (800f3d4 <HAL_TIM_Base_Start_IT+0xe4>)
 800f362:	4293      	cmp	r3, r2
 800f364:	d004      	beq.n	800f370 <HAL_TIM_Base_Start_IT+0x80>
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	4a1b      	ldr	r2, [pc, #108]	@ (800f3d8 <HAL_TIM_Base_Start_IT+0xe8>)
 800f36c:	4293      	cmp	r3, r2
 800f36e:	d115      	bne.n	800f39c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	689a      	ldr	r2, [r3, #8]
 800f376:	4b19      	ldr	r3, [pc, #100]	@ (800f3dc <HAL_TIM_Base_Start_IT+0xec>)
 800f378:	4013      	ands	r3, r2
 800f37a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	2b06      	cmp	r3, #6
 800f380:	d015      	beq.n	800f3ae <HAL_TIM_Base_Start_IT+0xbe>
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f388:	d011      	beq.n	800f3ae <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	681a      	ldr	r2, [r3, #0]
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	f042 0201 	orr.w	r2, r2, #1
 800f398:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f39a:	e008      	b.n	800f3ae <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	681a      	ldr	r2, [r3, #0]
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	f042 0201 	orr.w	r2, r2, #1
 800f3aa:	601a      	str	r2, [r3, #0]
 800f3ac:	e000      	b.n	800f3b0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f3ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f3b0:	2300      	movs	r3, #0
}
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	3714      	adds	r7, #20
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3bc:	4770      	bx	lr
 800f3be:	bf00      	nop
 800f3c0:	40010000 	.word	0x40010000
 800f3c4:	40000400 	.word	0x40000400
 800f3c8:	40000800 	.word	0x40000800
 800f3cc:	40000c00 	.word	0x40000c00
 800f3d0:	40010400 	.word	0x40010400
 800f3d4:	40014000 	.word	0x40014000
 800f3d8:	40001800 	.word	0x40001800
 800f3dc:	00010007 	.word	0x00010007

0800f3e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f3e0:	b580      	push	{r7, lr}
 800f3e2:	b082      	sub	sp, #8
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d101      	bne.n	800f3f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f3ee:	2301      	movs	r3, #1
 800f3f0:	e049      	b.n	800f486 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f3f8:	b2db      	uxtb	r3, r3
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d106      	bne.n	800f40c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	2200      	movs	r2, #0
 800f402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f406:	6878      	ldr	r0, [r7, #4]
 800f408:	f7f3 fbd8 	bl	8002bbc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	2202      	movs	r2, #2
 800f410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681a      	ldr	r2, [r3, #0]
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	3304      	adds	r3, #4
 800f41c:	4619      	mov	r1, r3
 800f41e:	4610      	mov	r0, r2
 800f420:	f000 fb42 	bl	800faa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	2201      	movs	r2, #1
 800f428:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	2201      	movs	r2, #1
 800f430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	2201      	movs	r2, #1
 800f438:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	2201      	movs	r2, #1
 800f440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	2201      	movs	r2, #1
 800f448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	2201      	movs	r2, #1
 800f450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	2201      	movs	r2, #1
 800f458:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	2201      	movs	r2, #1
 800f460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	2201      	movs	r2, #1
 800f468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	2201      	movs	r2, #1
 800f470:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	2201      	movs	r2, #1
 800f478:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2201      	movs	r2, #1
 800f480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f484:	2300      	movs	r3, #0
}
 800f486:	4618      	mov	r0, r3
 800f488:	3708      	adds	r7, #8
 800f48a:	46bd      	mov	sp, r7
 800f48c:	bd80      	pop	{r7, pc}

0800f48e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f48e:	b580      	push	{r7, lr}
 800f490:	b084      	sub	sp, #16
 800f492:	af00      	add	r7, sp, #0
 800f494:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	68db      	ldr	r3, [r3, #12]
 800f49c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	691b      	ldr	r3, [r3, #16]
 800f4a4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f4a6:	68bb      	ldr	r3, [r7, #8]
 800f4a8:	f003 0302 	and.w	r3, r3, #2
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d020      	beq.n	800f4f2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	f003 0302 	and.w	r3, r3, #2
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d01b      	beq.n	800f4f2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	f06f 0202 	mvn.w	r2, #2
 800f4c2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	2201      	movs	r2, #1
 800f4c8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	699b      	ldr	r3, [r3, #24]
 800f4d0:	f003 0303 	and.w	r3, r3, #3
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d003      	beq.n	800f4e0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f4d8:	6878      	ldr	r0, [r7, #4]
 800f4da:	f000 fac7 	bl	800fa6c <HAL_TIM_IC_CaptureCallback>
 800f4de:	e005      	b.n	800f4ec <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f4e0:	6878      	ldr	r0, [r7, #4]
 800f4e2:	f000 fab9 	bl	800fa58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f4e6:	6878      	ldr	r0, [r7, #4]
 800f4e8:	f000 faca 	bl	800fa80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f4f2:	68bb      	ldr	r3, [r7, #8]
 800f4f4:	f003 0304 	and.w	r3, r3, #4
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d020      	beq.n	800f53e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	f003 0304 	and.w	r3, r3, #4
 800f502:	2b00      	cmp	r3, #0
 800f504:	d01b      	beq.n	800f53e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	f06f 0204 	mvn.w	r2, #4
 800f50e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	2202      	movs	r2, #2
 800f514:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	699b      	ldr	r3, [r3, #24]
 800f51c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f520:	2b00      	cmp	r3, #0
 800f522:	d003      	beq.n	800f52c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f524:	6878      	ldr	r0, [r7, #4]
 800f526:	f000 faa1 	bl	800fa6c <HAL_TIM_IC_CaptureCallback>
 800f52a:	e005      	b.n	800f538 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f52c:	6878      	ldr	r0, [r7, #4]
 800f52e:	f000 fa93 	bl	800fa58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f532:	6878      	ldr	r0, [r7, #4]
 800f534:	f000 faa4 	bl	800fa80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2200      	movs	r2, #0
 800f53c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f53e:	68bb      	ldr	r3, [r7, #8]
 800f540:	f003 0308 	and.w	r3, r3, #8
 800f544:	2b00      	cmp	r3, #0
 800f546:	d020      	beq.n	800f58a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	f003 0308 	and.w	r3, r3, #8
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d01b      	beq.n	800f58a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	f06f 0208 	mvn.w	r2, #8
 800f55a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	2204      	movs	r2, #4
 800f560:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	69db      	ldr	r3, [r3, #28]
 800f568:	f003 0303 	and.w	r3, r3, #3
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d003      	beq.n	800f578 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f570:	6878      	ldr	r0, [r7, #4]
 800f572:	f000 fa7b 	bl	800fa6c <HAL_TIM_IC_CaptureCallback>
 800f576:	e005      	b.n	800f584 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f578:	6878      	ldr	r0, [r7, #4]
 800f57a:	f000 fa6d 	bl	800fa58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f57e:	6878      	ldr	r0, [r7, #4]
 800f580:	f000 fa7e 	bl	800fa80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	2200      	movs	r2, #0
 800f588:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f58a:	68bb      	ldr	r3, [r7, #8]
 800f58c:	f003 0310 	and.w	r3, r3, #16
 800f590:	2b00      	cmp	r3, #0
 800f592:	d020      	beq.n	800f5d6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	f003 0310 	and.w	r3, r3, #16
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d01b      	beq.n	800f5d6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	f06f 0210 	mvn.w	r2, #16
 800f5a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	2208      	movs	r2, #8
 800f5ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	69db      	ldr	r3, [r3, #28]
 800f5b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d003      	beq.n	800f5c4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f5bc:	6878      	ldr	r0, [r7, #4]
 800f5be:	f000 fa55 	bl	800fa6c <HAL_TIM_IC_CaptureCallback>
 800f5c2:	e005      	b.n	800f5d0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f5c4:	6878      	ldr	r0, [r7, #4]
 800f5c6:	f000 fa47 	bl	800fa58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f5ca:	6878      	ldr	r0, [r7, #4]
 800f5cc:	f000 fa58 	bl	800fa80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f5d6:	68bb      	ldr	r3, [r7, #8]
 800f5d8:	f003 0301 	and.w	r3, r3, #1
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d00c      	beq.n	800f5fa <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	f003 0301 	and.w	r3, r3, #1
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d007      	beq.n	800f5fa <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	f06f 0201 	mvn.w	r2, #1
 800f5f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f5f4:	6878      	ldr	r0, [r7, #4]
 800f5f6:	f7f2 fcab 	bl	8001f50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f5fa:	68bb      	ldr	r3, [r7, #8]
 800f5fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f600:	2b00      	cmp	r3, #0
 800f602:	d104      	bne.n	800f60e <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f604:	68bb      	ldr	r3, [r7, #8]
 800f606:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d00c      	beq.n	800f628 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f614:	2b00      	cmp	r3, #0
 800f616:	d007      	beq.n	800f628 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f620:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f622:	6878      	ldr	r0, [r7, #4]
 800f624:	f000 fef4 	bl	8010410 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f628:	68bb      	ldr	r3, [r7, #8]
 800f62a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d00c      	beq.n	800f64c <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d007      	beq.n	800f64c <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f646:	6878      	ldr	r0, [r7, #4]
 800f648:	f000 feec 	bl	8010424 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f64c:	68bb      	ldr	r3, [r7, #8]
 800f64e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f652:	2b00      	cmp	r3, #0
 800f654:	d00c      	beq.n	800f670 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d007      	beq.n	800f670 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f66a:	6878      	ldr	r0, [r7, #4]
 800f66c:	f000 fa12 	bl	800fa94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f670:	68bb      	ldr	r3, [r7, #8]
 800f672:	f003 0320 	and.w	r3, r3, #32
 800f676:	2b00      	cmp	r3, #0
 800f678:	d00c      	beq.n	800f694 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	f003 0320 	and.w	r3, r3, #32
 800f680:	2b00      	cmp	r3, #0
 800f682:	d007      	beq.n	800f694 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	f06f 0220 	mvn.w	r2, #32
 800f68c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f68e:	6878      	ldr	r0, [r7, #4]
 800f690:	f000 feb4 	bl	80103fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f694:	bf00      	nop
 800f696:	3710      	adds	r7, #16
 800f698:	46bd      	mov	sp, r7
 800f69a:	bd80      	pop	{r7, pc}

0800f69c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f69c:	b580      	push	{r7, lr}
 800f69e:	b086      	sub	sp, #24
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	60f8      	str	r0, [r7, #12]
 800f6a4:	60b9      	str	r1, [r7, #8]
 800f6a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f6a8:	2300      	movs	r3, #0
 800f6aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f6b2:	2b01      	cmp	r3, #1
 800f6b4:	d101      	bne.n	800f6ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f6b6:	2302      	movs	r3, #2
 800f6b8:	e0ff      	b.n	800f8ba <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	2201      	movs	r2, #1
 800f6be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	2b14      	cmp	r3, #20
 800f6c6:	f200 80f0 	bhi.w	800f8aa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f6ca:	a201      	add	r2, pc, #4	@ (adr r2, 800f6d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f6cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6d0:	0800f725 	.word	0x0800f725
 800f6d4:	0800f8ab 	.word	0x0800f8ab
 800f6d8:	0800f8ab 	.word	0x0800f8ab
 800f6dc:	0800f8ab 	.word	0x0800f8ab
 800f6e0:	0800f765 	.word	0x0800f765
 800f6e4:	0800f8ab 	.word	0x0800f8ab
 800f6e8:	0800f8ab 	.word	0x0800f8ab
 800f6ec:	0800f8ab 	.word	0x0800f8ab
 800f6f0:	0800f7a7 	.word	0x0800f7a7
 800f6f4:	0800f8ab 	.word	0x0800f8ab
 800f6f8:	0800f8ab 	.word	0x0800f8ab
 800f6fc:	0800f8ab 	.word	0x0800f8ab
 800f700:	0800f7e7 	.word	0x0800f7e7
 800f704:	0800f8ab 	.word	0x0800f8ab
 800f708:	0800f8ab 	.word	0x0800f8ab
 800f70c:	0800f8ab 	.word	0x0800f8ab
 800f710:	0800f829 	.word	0x0800f829
 800f714:	0800f8ab 	.word	0x0800f8ab
 800f718:	0800f8ab 	.word	0x0800f8ab
 800f71c:	0800f8ab 	.word	0x0800f8ab
 800f720:	0800f869 	.word	0x0800f869
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	68b9      	ldr	r1, [r7, #8]
 800f72a:	4618      	mov	r0, r3
 800f72c:	f000 fa62 	bl	800fbf4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	699a      	ldr	r2, [r3, #24]
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	f042 0208 	orr.w	r2, r2, #8
 800f73e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	699a      	ldr	r2, [r3, #24]
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	f022 0204 	bic.w	r2, r2, #4
 800f74e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	6999      	ldr	r1, [r3, #24]
 800f756:	68bb      	ldr	r3, [r7, #8]
 800f758:	691a      	ldr	r2, [r3, #16]
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	430a      	orrs	r2, r1
 800f760:	619a      	str	r2, [r3, #24]
      break;
 800f762:	e0a5      	b.n	800f8b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	68b9      	ldr	r1, [r7, #8]
 800f76a:	4618      	mov	r0, r3
 800f76c:	f000 fab4 	bl	800fcd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	699a      	ldr	r2, [r3, #24]
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f77e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	699a      	ldr	r2, [r3, #24]
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f78e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	6999      	ldr	r1, [r3, #24]
 800f796:	68bb      	ldr	r3, [r7, #8]
 800f798:	691b      	ldr	r3, [r3, #16]
 800f79a:	021a      	lsls	r2, r3, #8
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	430a      	orrs	r2, r1
 800f7a2:	619a      	str	r2, [r3, #24]
      break;
 800f7a4:	e084      	b.n	800f8b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	68b9      	ldr	r1, [r7, #8]
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	f000 fb0b 	bl	800fdc8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	69da      	ldr	r2, [r3, #28]
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	f042 0208 	orr.w	r2, r2, #8
 800f7c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	69da      	ldr	r2, [r3, #28]
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	f022 0204 	bic.w	r2, r2, #4
 800f7d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	69d9      	ldr	r1, [r3, #28]
 800f7d8:	68bb      	ldr	r3, [r7, #8]
 800f7da:	691a      	ldr	r2, [r3, #16]
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	430a      	orrs	r2, r1
 800f7e2:	61da      	str	r2, [r3, #28]
      break;
 800f7e4:	e064      	b.n	800f8b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	68b9      	ldr	r1, [r7, #8]
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	f000 fb61 	bl	800feb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f7f2:	68fb      	ldr	r3, [r7, #12]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	69da      	ldr	r2, [r3, #28]
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f800:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	69da      	ldr	r2, [r3, #28]
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f810:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	69d9      	ldr	r1, [r3, #28]
 800f818:	68bb      	ldr	r3, [r7, #8]
 800f81a:	691b      	ldr	r3, [r3, #16]
 800f81c:	021a      	lsls	r2, r3, #8
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	430a      	orrs	r2, r1
 800f824:	61da      	str	r2, [r3, #28]
      break;
 800f826:	e043      	b.n	800f8b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f828:	68fb      	ldr	r3, [r7, #12]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	68b9      	ldr	r1, [r7, #8]
 800f82e:	4618      	mov	r0, r3
 800f830:	f000 fb98 	bl	800ff64 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	f042 0208 	orr.w	r2, r2, #8
 800f842:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	f022 0204 	bic.w	r2, r2, #4
 800f852:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f85a:	68bb      	ldr	r3, [r7, #8]
 800f85c:	691a      	ldr	r2, [r3, #16]
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	430a      	orrs	r2, r1
 800f864:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f866:	e023      	b.n	800f8b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	68b9      	ldr	r1, [r7, #8]
 800f86e:	4618      	mov	r0, r3
 800f870:	f000 fbca 	bl	8010008 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f882:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f892:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f894:	68fb      	ldr	r3, [r7, #12]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f89a:	68bb      	ldr	r3, [r7, #8]
 800f89c:	691b      	ldr	r3, [r3, #16]
 800f89e:	021a      	lsls	r2, r3, #8
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	430a      	orrs	r2, r1
 800f8a6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f8a8:	e002      	b.n	800f8b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f8aa:	2301      	movs	r3, #1
 800f8ac:	75fb      	strb	r3, [r7, #23]
      break;
 800f8ae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	2200      	movs	r2, #0
 800f8b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f8b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	3718      	adds	r7, #24
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	bd80      	pop	{r7, pc}
 800f8c2:	bf00      	nop

0800f8c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b084      	sub	sp, #16
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	6078      	str	r0, [r7, #4]
 800f8cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f8d8:	2b01      	cmp	r3, #1
 800f8da:	d101      	bne.n	800f8e0 <HAL_TIM_ConfigClockSource+0x1c>
 800f8dc:	2302      	movs	r3, #2
 800f8de:	e0b4      	b.n	800fa4a <HAL_TIM_ConfigClockSource+0x186>
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	2201      	movs	r2, #1
 800f8e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	2202      	movs	r2, #2
 800f8ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	689b      	ldr	r3, [r3, #8]
 800f8f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f8f8:	68ba      	ldr	r2, [r7, #8]
 800f8fa:	4b56      	ldr	r3, [pc, #344]	@ (800fa54 <HAL_TIM_ConfigClockSource+0x190>)
 800f8fc:	4013      	ands	r3, r2
 800f8fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f900:	68bb      	ldr	r3, [r7, #8]
 800f902:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f906:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	68ba      	ldr	r2, [r7, #8]
 800f90e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f910:	683b      	ldr	r3, [r7, #0]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f918:	d03e      	beq.n	800f998 <HAL_TIM_ConfigClockSource+0xd4>
 800f91a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f91e:	f200 8087 	bhi.w	800fa30 <HAL_TIM_ConfigClockSource+0x16c>
 800f922:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f926:	f000 8086 	beq.w	800fa36 <HAL_TIM_ConfigClockSource+0x172>
 800f92a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f92e:	d87f      	bhi.n	800fa30 <HAL_TIM_ConfigClockSource+0x16c>
 800f930:	2b70      	cmp	r3, #112	@ 0x70
 800f932:	d01a      	beq.n	800f96a <HAL_TIM_ConfigClockSource+0xa6>
 800f934:	2b70      	cmp	r3, #112	@ 0x70
 800f936:	d87b      	bhi.n	800fa30 <HAL_TIM_ConfigClockSource+0x16c>
 800f938:	2b60      	cmp	r3, #96	@ 0x60
 800f93a:	d050      	beq.n	800f9de <HAL_TIM_ConfigClockSource+0x11a>
 800f93c:	2b60      	cmp	r3, #96	@ 0x60
 800f93e:	d877      	bhi.n	800fa30 <HAL_TIM_ConfigClockSource+0x16c>
 800f940:	2b50      	cmp	r3, #80	@ 0x50
 800f942:	d03c      	beq.n	800f9be <HAL_TIM_ConfigClockSource+0xfa>
 800f944:	2b50      	cmp	r3, #80	@ 0x50
 800f946:	d873      	bhi.n	800fa30 <HAL_TIM_ConfigClockSource+0x16c>
 800f948:	2b40      	cmp	r3, #64	@ 0x40
 800f94a:	d058      	beq.n	800f9fe <HAL_TIM_ConfigClockSource+0x13a>
 800f94c:	2b40      	cmp	r3, #64	@ 0x40
 800f94e:	d86f      	bhi.n	800fa30 <HAL_TIM_ConfigClockSource+0x16c>
 800f950:	2b30      	cmp	r3, #48	@ 0x30
 800f952:	d064      	beq.n	800fa1e <HAL_TIM_ConfigClockSource+0x15a>
 800f954:	2b30      	cmp	r3, #48	@ 0x30
 800f956:	d86b      	bhi.n	800fa30 <HAL_TIM_ConfigClockSource+0x16c>
 800f958:	2b20      	cmp	r3, #32
 800f95a:	d060      	beq.n	800fa1e <HAL_TIM_ConfigClockSource+0x15a>
 800f95c:	2b20      	cmp	r3, #32
 800f95e:	d867      	bhi.n	800fa30 <HAL_TIM_ConfigClockSource+0x16c>
 800f960:	2b00      	cmp	r3, #0
 800f962:	d05c      	beq.n	800fa1e <HAL_TIM_ConfigClockSource+0x15a>
 800f964:	2b10      	cmp	r3, #16
 800f966:	d05a      	beq.n	800fa1e <HAL_TIM_ConfigClockSource+0x15a>
 800f968:	e062      	b.n	800fa30 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f96e:	683b      	ldr	r3, [r7, #0]
 800f970:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f972:	683b      	ldr	r3, [r7, #0]
 800f974:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f976:	683b      	ldr	r3, [r7, #0]
 800f978:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f97a:	f000 fc13 	bl	80101a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	689b      	ldr	r3, [r3, #8]
 800f984:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f986:	68bb      	ldr	r3, [r7, #8]
 800f988:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f98c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	68ba      	ldr	r2, [r7, #8]
 800f994:	609a      	str	r2, [r3, #8]
      break;
 800f996:	e04f      	b.n	800fa38 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f99c:	683b      	ldr	r3, [r7, #0]
 800f99e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f9a0:	683b      	ldr	r3, [r7, #0]
 800f9a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f9a8:	f000 fbfc 	bl	80101a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	689a      	ldr	r2, [r3, #8]
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f9ba:	609a      	str	r2, [r3, #8]
      break;
 800f9bc:	e03c      	b.n	800fa38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f9c2:	683b      	ldr	r3, [r7, #0]
 800f9c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f9c6:	683b      	ldr	r3, [r7, #0]
 800f9c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f9ca:	461a      	mov	r2, r3
 800f9cc:	f000 fb70 	bl	80100b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	2150      	movs	r1, #80	@ 0x50
 800f9d6:	4618      	mov	r0, r3
 800f9d8:	f000 fbc9 	bl	801016e <TIM_ITRx_SetConfig>
      break;
 800f9dc:	e02c      	b.n	800fa38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f9e2:	683b      	ldr	r3, [r7, #0]
 800f9e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f9e6:	683b      	ldr	r3, [r7, #0]
 800f9e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f9ea:	461a      	mov	r2, r3
 800f9ec:	f000 fb8f 	bl	801010e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	2160      	movs	r1, #96	@ 0x60
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	f000 fbb9 	bl	801016e <TIM_ITRx_SetConfig>
      break;
 800f9fc:	e01c      	b.n	800fa38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fa02:	683b      	ldr	r3, [r7, #0]
 800fa04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fa06:	683b      	ldr	r3, [r7, #0]
 800fa08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fa0a:	461a      	mov	r2, r3
 800fa0c:	f000 fb50 	bl	80100b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	2140      	movs	r1, #64	@ 0x40
 800fa16:	4618      	mov	r0, r3
 800fa18:	f000 fba9 	bl	801016e <TIM_ITRx_SetConfig>
      break;
 800fa1c:	e00c      	b.n	800fa38 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	681a      	ldr	r2, [r3, #0]
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	4619      	mov	r1, r3
 800fa28:	4610      	mov	r0, r2
 800fa2a:	f000 fba0 	bl	801016e <TIM_ITRx_SetConfig>
      break;
 800fa2e:	e003      	b.n	800fa38 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800fa30:	2301      	movs	r3, #1
 800fa32:	73fb      	strb	r3, [r7, #15]
      break;
 800fa34:	e000      	b.n	800fa38 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800fa36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	2201      	movs	r2, #1
 800fa3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	2200      	movs	r2, #0
 800fa44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fa48:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	3710      	adds	r7, #16
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}
 800fa52:	bf00      	nop
 800fa54:	fffeff88 	.word	0xfffeff88

0800fa58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fa58:	b480      	push	{r7}
 800fa5a:	b083      	sub	sp, #12
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800fa60:	bf00      	nop
 800fa62:	370c      	adds	r7, #12
 800fa64:	46bd      	mov	sp, r7
 800fa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa6a:	4770      	bx	lr

0800fa6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800fa6c:	b480      	push	{r7}
 800fa6e:	b083      	sub	sp, #12
 800fa70:	af00      	add	r7, sp, #0
 800fa72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800fa74:	bf00      	nop
 800fa76:	370c      	adds	r7, #12
 800fa78:	46bd      	mov	sp, r7
 800fa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa7e:	4770      	bx	lr

0800fa80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800fa80:	b480      	push	{r7}
 800fa82:	b083      	sub	sp, #12
 800fa84:	af00      	add	r7, sp, #0
 800fa86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800fa88:	bf00      	nop
 800fa8a:	370c      	adds	r7, #12
 800fa8c:	46bd      	mov	sp, r7
 800fa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa92:	4770      	bx	lr

0800fa94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800fa94:	b480      	push	{r7}
 800fa96:	b083      	sub	sp, #12
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800fa9c:	bf00      	nop
 800fa9e:	370c      	adds	r7, #12
 800faa0:	46bd      	mov	sp, r7
 800faa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa6:	4770      	bx	lr

0800faa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800faa8:	b480      	push	{r7}
 800faaa:	b085      	sub	sp, #20
 800faac:	af00      	add	r7, sp, #0
 800faae:	6078      	str	r0, [r7, #4]
 800fab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	4a43      	ldr	r2, [pc, #268]	@ (800fbc8 <TIM_Base_SetConfig+0x120>)
 800fabc:	4293      	cmp	r3, r2
 800fabe:	d013      	beq.n	800fae8 <TIM_Base_SetConfig+0x40>
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fac6:	d00f      	beq.n	800fae8 <TIM_Base_SetConfig+0x40>
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	4a40      	ldr	r2, [pc, #256]	@ (800fbcc <TIM_Base_SetConfig+0x124>)
 800facc:	4293      	cmp	r3, r2
 800face:	d00b      	beq.n	800fae8 <TIM_Base_SetConfig+0x40>
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	4a3f      	ldr	r2, [pc, #252]	@ (800fbd0 <TIM_Base_SetConfig+0x128>)
 800fad4:	4293      	cmp	r3, r2
 800fad6:	d007      	beq.n	800fae8 <TIM_Base_SetConfig+0x40>
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	4a3e      	ldr	r2, [pc, #248]	@ (800fbd4 <TIM_Base_SetConfig+0x12c>)
 800fadc:	4293      	cmp	r3, r2
 800fade:	d003      	beq.n	800fae8 <TIM_Base_SetConfig+0x40>
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	4a3d      	ldr	r2, [pc, #244]	@ (800fbd8 <TIM_Base_SetConfig+0x130>)
 800fae4:	4293      	cmp	r3, r2
 800fae6:	d108      	bne.n	800fafa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800faee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800faf0:	683b      	ldr	r3, [r7, #0]
 800faf2:	685b      	ldr	r3, [r3, #4]
 800faf4:	68fa      	ldr	r2, [r7, #12]
 800faf6:	4313      	orrs	r3, r2
 800faf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	4a32      	ldr	r2, [pc, #200]	@ (800fbc8 <TIM_Base_SetConfig+0x120>)
 800fafe:	4293      	cmp	r3, r2
 800fb00:	d02b      	beq.n	800fb5a <TIM_Base_SetConfig+0xb2>
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb08:	d027      	beq.n	800fb5a <TIM_Base_SetConfig+0xb2>
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	4a2f      	ldr	r2, [pc, #188]	@ (800fbcc <TIM_Base_SetConfig+0x124>)
 800fb0e:	4293      	cmp	r3, r2
 800fb10:	d023      	beq.n	800fb5a <TIM_Base_SetConfig+0xb2>
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	4a2e      	ldr	r2, [pc, #184]	@ (800fbd0 <TIM_Base_SetConfig+0x128>)
 800fb16:	4293      	cmp	r3, r2
 800fb18:	d01f      	beq.n	800fb5a <TIM_Base_SetConfig+0xb2>
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	4a2d      	ldr	r2, [pc, #180]	@ (800fbd4 <TIM_Base_SetConfig+0x12c>)
 800fb1e:	4293      	cmp	r3, r2
 800fb20:	d01b      	beq.n	800fb5a <TIM_Base_SetConfig+0xb2>
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	4a2c      	ldr	r2, [pc, #176]	@ (800fbd8 <TIM_Base_SetConfig+0x130>)
 800fb26:	4293      	cmp	r3, r2
 800fb28:	d017      	beq.n	800fb5a <TIM_Base_SetConfig+0xb2>
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	4a2b      	ldr	r2, [pc, #172]	@ (800fbdc <TIM_Base_SetConfig+0x134>)
 800fb2e:	4293      	cmp	r3, r2
 800fb30:	d013      	beq.n	800fb5a <TIM_Base_SetConfig+0xb2>
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	4a2a      	ldr	r2, [pc, #168]	@ (800fbe0 <TIM_Base_SetConfig+0x138>)
 800fb36:	4293      	cmp	r3, r2
 800fb38:	d00f      	beq.n	800fb5a <TIM_Base_SetConfig+0xb2>
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	4a29      	ldr	r2, [pc, #164]	@ (800fbe4 <TIM_Base_SetConfig+0x13c>)
 800fb3e:	4293      	cmp	r3, r2
 800fb40:	d00b      	beq.n	800fb5a <TIM_Base_SetConfig+0xb2>
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	4a28      	ldr	r2, [pc, #160]	@ (800fbe8 <TIM_Base_SetConfig+0x140>)
 800fb46:	4293      	cmp	r3, r2
 800fb48:	d007      	beq.n	800fb5a <TIM_Base_SetConfig+0xb2>
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	4a27      	ldr	r2, [pc, #156]	@ (800fbec <TIM_Base_SetConfig+0x144>)
 800fb4e:	4293      	cmp	r3, r2
 800fb50:	d003      	beq.n	800fb5a <TIM_Base_SetConfig+0xb2>
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	4a26      	ldr	r2, [pc, #152]	@ (800fbf0 <TIM_Base_SetConfig+0x148>)
 800fb56:	4293      	cmp	r3, r2
 800fb58:	d108      	bne.n	800fb6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fb60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fb62:	683b      	ldr	r3, [r7, #0]
 800fb64:	68db      	ldr	r3, [r3, #12]
 800fb66:	68fa      	ldr	r2, [r7, #12]
 800fb68:	4313      	orrs	r3, r2
 800fb6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fb72:	683b      	ldr	r3, [r7, #0]
 800fb74:	695b      	ldr	r3, [r3, #20]
 800fb76:	4313      	orrs	r3, r2
 800fb78:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fb7a:	683b      	ldr	r3, [r7, #0]
 800fb7c:	689a      	ldr	r2, [r3, #8]
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fb82:	683b      	ldr	r3, [r7, #0]
 800fb84:	681a      	ldr	r2, [r3, #0]
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	4a0e      	ldr	r2, [pc, #56]	@ (800fbc8 <TIM_Base_SetConfig+0x120>)
 800fb8e:	4293      	cmp	r3, r2
 800fb90:	d003      	beq.n	800fb9a <TIM_Base_SetConfig+0xf2>
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	4a10      	ldr	r2, [pc, #64]	@ (800fbd8 <TIM_Base_SetConfig+0x130>)
 800fb96:	4293      	cmp	r3, r2
 800fb98:	d103      	bne.n	800fba2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fb9a:	683b      	ldr	r3, [r7, #0]
 800fb9c:	691a      	ldr	r2, [r3, #16]
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	f043 0204 	orr.w	r2, r3, #4
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	2201      	movs	r2, #1
 800fbb2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	68fa      	ldr	r2, [r7, #12]
 800fbb8:	601a      	str	r2, [r3, #0]
}
 800fbba:	bf00      	nop
 800fbbc:	3714      	adds	r7, #20
 800fbbe:	46bd      	mov	sp, r7
 800fbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc4:	4770      	bx	lr
 800fbc6:	bf00      	nop
 800fbc8:	40010000 	.word	0x40010000
 800fbcc:	40000400 	.word	0x40000400
 800fbd0:	40000800 	.word	0x40000800
 800fbd4:	40000c00 	.word	0x40000c00
 800fbd8:	40010400 	.word	0x40010400
 800fbdc:	40014000 	.word	0x40014000
 800fbe0:	40014400 	.word	0x40014400
 800fbe4:	40014800 	.word	0x40014800
 800fbe8:	40001800 	.word	0x40001800
 800fbec:	40001c00 	.word	0x40001c00
 800fbf0:	40002000 	.word	0x40002000

0800fbf4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fbf4:	b480      	push	{r7}
 800fbf6:	b087      	sub	sp, #28
 800fbf8:	af00      	add	r7, sp, #0
 800fbfa:	6078      	str	r0, [r7, #4]
 800fbfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	6a1b      	ldr	r3, [r3, #32]
 800fc02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	6a1b      	ldr	r3, [r3, #32]
 800fc08:	f023 0201 	bic.w	r2, r3, #1
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	685b      	ldr	r3, [r3, #4]
 800fc14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	699b      	ldr	r3, [r3, #24]
 800fc1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fc1c:	68fa      	ldr	r2, [r7, #12]
 800fc1e:	4b2b      	ldr	r3, [pc, #172]	@ (800fccc <TIM_OC1_SetConfig+0xd8>)
 800fc20:	4013      	ands	r3, r2
 800fc22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	f023 0303 	bic.w	r3, r3, #3
 800fc2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fc2c:	683b      	ldr	r3, [r7, #0]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	68fa      	ldr	r2, [r7, #12]
 800fc32:	4313      	orrs	r3, r2
 800fc34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fc36:	697b      	ldr	r3, [r7, #20]
 800fc38:	f023 0302 	bic.w	r3, r3, #2
 800fc3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fc3e:	683b      	ldr	r3, [r7, #0]
 800fc40:	689b      	ldr	r3, [r3, #8]
 800fc42:	697a      	ldr	r2, [r7, #20]
 800fc44:	4313      	orrs	r3, r2
 800fc46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	4a21      	ldr	r2, [pc, #132]	@ (800fcd0 <TIM_OC1_SetConfig+0xdc>)
 800fc4c:	4293      	cmp	r3, r2
 800fc4e:	d003      	beq.n	800fc58 <TIM_OC1_SetConfig+0x64>
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	4a20      	ldr	r2, [pc, #128]	@ (800fcd4 <TIM_OC1_SetConfig+0xe0>)
 800fc54:	4293      	cmp	r3, r2
 800fc56:	d10c      	bne.n	800fc72 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fc58:	697b      	ldr	r3, [r7, #20]
 800fc5a:	f023 0308 	bic.w	r3, r3, #8
 800fc5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	68db      	ldr	r3, [r3, #12]
 800fc64:	697a      	ldr	r2, [r7, #20]
 800fc66:	4313      	orrs	r3, r2
 800fc68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800fc6a:	697b      	ldr	r3, [r7, #20]
 800fc6c:	f023 0304 	bic.w	r3, r3, #4
 800fc70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	4a16      	ldr	r2, [pc, #88]	@ (800fcd0 <TIM_OC1_SetConfig+0xdc>)
 800fc76:	4293      	cmp	r3, r2
 800fc78:	d003      	beq.n	800fc82 <TIM_OC1_SetConfig+0x8e>
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	4a15      	ldr	r2, [pc, #84]	@ (800fcd4 <TIM_OC1_SetConfig+0xe0>)
 800fc7e:	4293      	cmp	r3, r2
 800fc80:	d111      	bne.n	800fca6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fc82:	693b      	ldr	r3, [r7, #16]
 800fc84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fc88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fc8a:	693b      	ldr	r3, [r7, #16]
 800fc8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fc90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	695b      	ldr	r3, [r3, #20]
 800fc96:	693a      	ldr	r2, [r7, #16]
 800fc98:	4313      	orrs	r3, r2
 800fc9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800fc9c:	683b      	ldr	r3, [r7, #0]
 800fc9e:	699b      	ldr	r3, [r3, #24]
 800fca0:	693a      	ldr	r2, [r7, #16]
 800fca2:	4313      	orrs	r3, r2
 800fca4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	693a      	ldr	r2, [r7, #16]
 800fcaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	68fa      	ldr	r2, [r7, #12]
 800fcb0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fcb2:	683b      	ldr	r3, [r7, #0]
 800fcb4:	685a      	ldr	r2, [r3, #4]
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	697a      	ldr	r2, [r7, #20]
 800fcbe:	621a      	str	r2, [r3, #32]
}
 800fcc0:	bf00      	nop
 800fcc2:	371c      	adds	r7, #28
 800fcc4:	46bd      	mov	sp, r7
 800fcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcca:	4770      	bx	lr
 800fccc:	fffeff8f 	.word	0xfffeff8f
 800fcd0:	40010000 	.word	0x40010000
 800fcd4:	40010400 	.word	0x40010400

0800fcd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fcd8:	b480      	push	{r7}
 800fcda:	b087      	sub	sp, #28
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	6078      	str	r0, [r7, #4]
 800fce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	6a1b      	ldr	r3, [r3, #32]
 800fce6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	6a1b      	ldr	r3, [r3, #32]
 800fcec:	f023 0210 	bic.w	r2, r3, #16
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	685b      	ldr	r3, [r3, #4]
 800fcf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	699b      	ldr	r3, [r3, #24]
 800fcfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fd00:	68fa      	ldr	r2, [r7, #12]
 800fd02:	4b2e      	ldr	r3, [pc, #184]	@ (800fdbc <TIM_OC2_SetConfig+0xe4>)
 800fd04:	4013      	ands	r3, r2
 800fd06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fd0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fd10:	683b      	ldr	r3, [r7, #0]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	021b      	lsls	r3, r3, #8
 800fd16:	68fa      	ldr	r2, [r7, #12]
 800fd18:	4313      	orrs	r3, r2
 800fd1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fd1c:	697b      	ldr	r3, [r7, #20]
 800fd1e:	f023 0320 	bic.w	r3, r3, #32
 800fd22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fd24:	683b      	ldr	r3, [r7, #0]
 800fd26:	689b      	ldr	r3, [r3, #8]
 800fd28:	011b      	lsls	r3, r3, #4
 800fd2a:	697a      	ldr	r2, [r7, #20]
 800fd2c:	4313      	orrs	r3, r2
 800fd2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	4a23      	ldr	r2, [pc, #140]	@ (800fdc0 <TIM_OC2_SetConfig+0xe8>)
 800fd34:	4293      	cmp	r3, r2
 800fd36:	d003      	beq.n	800fd40 <TIM_OC2_SetConfig+0x68>
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	4a22      	ldr	r2, [pc, #136]	@ (800fdc4 <TIM_OC2_SetConfig+0xec>)
 800fd3c:	4293      	cmp	r3, r2
 800fd3e:	d10d      	bne.n	800fd5c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fd40:	697b      	ldr	r3, [r7, #20]
 800fd42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fd46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fd48:	683b      	ldr	r3, [r7, #0]
 800fd4a:	68db      	ldr	r3, [r3, #12]
 800fd4c:	011b      	lsls	r3, r3, #4
 800fd4e:	697a      	ldr	r2, [r7, #20]
 800fd50:	4313      	orrs	r3, r2
 800fd52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fd54:	697b      	ldr	r3, [r7, #20]
 800fd56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fd5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	4a18      	ldr	r2, [pc, #96]	@ (800fdc0 <TIM_OC2_SetConfig+0xe8>)
 800fd60:	4293      	cmp	r3, r2
 800fd62:	d003      	beq.n	800fd6c <TIM_OC2_SetConfig+0x94>
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	4a17      	ldr	r2, [pc, #92]	@ (800fdc4 <TIM_OC2_SetConfig+0xec>)
 800fd68:	4293      	cmp	r3, r2
 800fd6a:	d113      	bne.n	800fd94 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fd6c:	693b      	ldr	r3, [r7, #16]
 800fd6e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fd72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fd74:	693b      	ldr	r3, [r7, #16]
 800fd76:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fd7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fd7c:	683b      	ldr	r3, [r7, #0]
 800fd7e:	695b      	ldr	r3, [r3, #20]
 800fd80:	009b      	lsls	r3, r3, #2
 800fd82:	693a      	ldr	r2, [r7, #16]
 800fd84:	4313      	orrs	r3, r2
 800fd86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fd88:	683b      	ldr	r3, [r7, #0]
 800fd8a:	699b      	ldr	r3, [r3, #24]
 800fd8c:	009b      	lsls	r3, r3, #2
 800fd8e:	693a      	ldr	r2, [r7, #16]
 800fd90:	4313      	orrs	r3, r2
 800fd92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	693a      	ldr	r2, [r7, #16]
 800fd98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	68fa      	ldr	r2, [r7, #12]
 800fd9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fda0:	683b      	ldr	r3, [r7, #0]
 800fda2:	685a      	ldr	r2, [r3, #4]
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	697a      	ldr	r2, [r7, #20]
 800fdac:	621a      	str	r2, [r3, #32]
}
 800fdae:	bf00      	nop
 800fdb0:	371c      	adds	r7, #28
 800fdb2:	46bd      	mov	sp, r7
 800fdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb8:	4770      	bx	lr
 800fdba:	bf00      	nop
 800fdbc:	feff8fff 	.word	0xfeff8fff
 800fdc0:	40010000 	.word	0x40010000
 800fdc4:	40010400 	.word	0x40010400

0800fdc8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fdc8:	b480      	push	{r7}
 800fdca:	b087      	sub	sp, #28
 800fdcc:	af00      	add	r7, sp, #0
 800fdce:	6078      	str	r0, [r7, #4]
 800fdd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	6a1b      	ldr	r3, [r3, #32]
 800fdd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	6a1b      	ldr	r3, [r3, #32]
 800fddc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	685b      	ldr	r3, [r3, #4]
 800fde8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	69db      	ldr	r3, [r3, #28]
 800fdee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800fdf0:	68fa      	ldr	r2, [r7, #12]
 800fdf2:	4b2d      	ldr	r3, [pc, #180]	@ (800fea8 <TIM_OC3_SetConfig+0xe0>)
 800fdf4:	4013      	ands	r3, r2
 800fdf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	f023 0303 	bic.w	r3, r3, #3
 800fdfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fe00:	683b      	ldr	r3, [r7, #0]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	68fa      	ldr	r2, [r7, #12]
 800fe06:	4313      	orrs	r3, r2
 800fe08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800fe0a:	697b      	ldr	r3, [r7, #20]
 800fe0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fe10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fe12:	683b      	ldr	r3, [r7, #0]
 800fe14:	689b      	ldr	r3, [r3, #8]
 800fe16:	021b      	lsls	r3, r3, #8
 800fe18:	697a      	ldr	r2, [r7, #20]
 800fe1a:	4313      	orrs	r3, r2
 800fe1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	4a22      	ldr	r2, [pc, #136]	@ (800feac <TIM_OC3_SetConfig+0xe4>)
 800fe22:	4293      	cmp	r3, r2
 800fe24:	d003      	beq.n	800fe2e <TIM_OC3_SetConfig+0x66>
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	4a21      	ldr	r2, [pc, #132]	@ (800feb0 <TIM_OC3_SetConfig+0xe8>)
 800fe2a:	4293      	cmp	r3, r2
 800fe2c:	d10d      	bne.n	800fe4a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800fe2e:	697b      	ldr	r3, [r7, #20]
 800fe30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fe34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fe36:	683b      	ldr	r3, [r7, #0]
 800fe38:	68db      	ldr	r3, [r3, #12]
 800fe3a:	021b      	lsls	r3, r3, #8
 800fe3c:	697a      	ldr	r2, [r7, #20]
 800fe3e:	4313      	orrs	r3, r2
 800fe40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800fe42:	697b      	ldr	r3, [r7, #20]
 800fe44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fe48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	4a17      	ldr	r2, [pc, #92]	@ (800feac <TIM_OC3_SetConfig+0xe4>)
 800fe4e:	4293      	cmp	r3, r2
 800fe50:	d003      	beq.n	800fe5a <TIM_OC3_SetConfig+0x92>
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	4a16      	ldr	r2, [pc, #88]	@ (800feb0 <TIM_OC3_SetConfig+0xe8>)
 800fe56:	4293      	cmp	r3, r2
 800fe58:	d113      	bne.n	800fe82 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800fe5a:	693b      	ldr	r3, [r7, #16]
 800fe5c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fe60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fe62:	693b      	ldr	r3, [r7, #16]
 800fe64:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fe68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fe6a:	683b      	ldr	r3, [r7, #0]
 800fe6c:	695b      	ldr	r3, [r3, #20]
 800fe6e:	011b      	lsls	r3, r3, #4
 800fe70:	693a      	ldr	r2, [r7, #16]
 800fe72:	4313      	orrs	r3, r2
 800fe74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fe76:	683b      	ldr	r3, [r7, #0]
 800fe78:	699b      	ldr	r3, [r3, #24]
 800fe7a:	011b      	lsls	r3, r3, #4
 800fe7c:	693a      	ldr	r2, [r7, #16]
 800fe7e:	4313      	orrs	r3, r2
 800fe80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	693a      	ldr	r2, [r7, #16]
 800fe86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	68fa      	ldr	r2, [r7, #12]
 800fe8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fe8e:	683b      	ldr	r3, [r7, #0]
 800fe90:	685a      	ldr	r2, [r3, #4]
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	697a      	ldr	r2, [r7, #20]
 800fe9a:	621a      	str	r2, [r3, #32]
}
 800fe9c:	bf00      	nop
 800fe9e:	371c      	adds	r7, #28
 800fea0:	46bd      	mov	sp, r7
 800fea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea6:	4770      	bx	lr
 800fea8:	fffeff8f 	.word	0xfffeff8f
 800feac:	40010000 	.word	0x40010000
 800feb0:	40010400 	.word	0x40010400

0800feb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800feb4:	b480      	push	{r7}
 800feb6:	b087      	sub	sp, #28
 800feb8:	af00      	add	r7, sp, #0
 800feba:	6078      	str	r0, [r7, #4]
 800febc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	6a1b      	ldr	r3, [r3, #32]
 800fec2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	6a1b      	ldr	r3, [r3, #32]
 800fec8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	685b      	ldr	r3, [r3, #4]
 800fed4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	69db      	ldr	r3, [r3, #28]
 800feda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fedc:	68fa      	ldr	r2, [r7, #12]
 800fede:	4b1e      	ldr	r3, [pc, #120]	@ (800ff58 <TIM_OC4_SetConfig+0xa4>)
 800fee0:	4013      	ands	r3, r2
 800fee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800feea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	021b      	lsls	r3, r3, #8
 800fef2:	68fa      	ldr	r2, [r7, #12]
 800fef4:	4313      	orrs	r3, r2
 800fef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fef8:	693b      	ldr	r3, [r7, #16]
 800fefa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fefe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ff00:	683b      	ldr	r3, [r7, #0]
 800ff02:	689b      	ldr	r3, [r3, #8]
 800ff04:	031b      	lsls	r3, r3, #12
 800ff06:	693a      	ldr	r2, [r7, #16]
 800ff08:	4313      	orrs	r3, r2
 800ff0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	4a13      	ldr	r2, [pc, #76]	@ (800ff5c <TIM_OC4_SetConfig+0xa8>)
 800ff10:	4293      	cmp	r3, r2
 800ff12:	d003      	beq.n	800ff1c <TIM_OC4_SetConfig+0x68>
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	4a12      	ldr	r2, [pc, #72]	@ (800ff60 <TIM_OC4_SetConfig+0xac>)
 800ff18:	4293      	cmp	r3, r2
 800ff1a:	d109      	bne.n	800ff30 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ff1c:	697b      	ldr	r3, [r7, #20]
 800ff1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ff22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ff24:	683b      	ldr	r3, [r7, #0]
 800ff26:	695b      	ldr	r3, [r3, #20]
 800ff28:	019b      	lsls	r3, r3, #6
 800ff2a:	697a      	ldr	r2, [r7, #20]
 800ff2c:	4313      	orrs	r3, r2
 800ff2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	697a      	ldr	r2, [r7, #20]
 800ff34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	68fa      	ldr	r2, [r7, #12]
 800ff3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ff3c:	683b      	ldr	r3, [r7, #0]
 800ff3e:	685a      	ldr	r2, [r3, #4]
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	693a      	ldr	r2, [r7, #16]
 800ff48:	621a      	str	r2, [r3, #32]
}
 800ff4a:	bf00      	nop
 800ff4c:	371c      	adds	r7, #28
 800ff4e:	46bd      	mov	sp, r7
 800ff50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff54:	4770      	bx	lr
 800ff56:	bf00      	nop
 800ff58:	feff8fff 	.word	0xfeff8fff
 800ff5c:	40010000 	.word	0x40010000
 800ff60:	40010400 	.word	0x40010400

0800ff64 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ff64:	b480      	push	{r7}
 800ff66:	b087      	sub	sp, #28
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	6078      	str	r0, [r7, #4]
 800ff6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	6a1b      	ldr	r3, [r3, #32]
 800ff72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	6a1b      	ldr	r3, [r3, #32]
 800ff78:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	685b      	ldr	r3, [r3, #4]
 800ff84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ff8c:	68fa      	ldr	r2, [r7, #12]
 800ff8e:	4b1b      	ldr	r3, [pc, #108]	@ (800fffc <TIM_OC5_SetConfig+0x98>)
 800ff90:	4013      	ands	r3, r2
 800ff92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ff94:	683b      	ldr	r3, [r7, #0]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	68fa      	ldr	r2, [r7, #12]
 800ff9a:	4313      	orrs	r3, r2
 800ff9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ff9e:	693b      	ldr	r3, [r7, #16]
 800ffa0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ffa4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	689b      	ldr	r3, [r3, #8]
 800ffaa:	041b      	lsls	r3, r3, #16
 800ffac:	693a      	ldr	r2, [r7, #16]
 800ffae:	4313      	orrs	r3, r2
 800ffb0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	4a12      	ldr	r2, [pc, #72]	@ (8010000 <TIM_OC5_SetConfig+0x9c>)
 800ffb6:	4293      	cmp	r3, r2
 800ffb8:	d003      	beq.n	800ffc2 <TIM_OC5_SetConfig+0x5e>
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	4a11      	ldr	r2, [pc, #68]	@ (8010004 <TIM_OC5_SetConfig+0xa0>)
 800ffbe:	4293      	cmp	r3, r2
 800ffc0:	d109      	bne.n	800ffd6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ffc2:	697b      	ldr	r3, [r7, #20]
 800ffc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ffc8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ffca:	683b      	ldr	r3, [r7, #0]
 800ffcc:	695b      	ldr	r3, [r3, #20]
 800ffce:	021b      	lsls	r3, r3, #8
 800ffd0:	697a      	ldr	r2, [r7, #20]
 800ffd2:	4313      	orrs	r3, r2
 800ffd4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	697a      	ldr	r2, [r7, #20]
 800ffda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	68fa      	ldr	r2, [r7, #12]
 800ffe0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ffe2:	683b      	ldr	r3, [r7, #0]
 800ffe4:	685a      	ldr	r2, [r3, #4]
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	693a      	ldr	r2, [r7, #16]
 800ffee:	621a      	str	r2, [r3, #32]
}
 800fff0:	bf00      	nop
 800fff2:	371c      	adds	r7, #28
 800fff4:	46bd      	mov	sp, r7
 800fff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fffa:	4770      	bx	lr
 800fffc:	fffeff8f 	.word	0xfffeff8f
 8010000:	40010000 	.word	0x40010000
 8010004:	40010400 	.word	0x40010400

08010008 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010008:	b480      	push	{r7}
 801000a:	b087      	sub	sp, #28
 801000c:	af00      	add	r7, sp, #0
 801000e:	6078      	str	r0, [r7, #4]
 8010010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	6a1b      	ldr	r3, [r3, #32]
 8010016:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	6a1b      	ldr	r3, [r3, #32]
 801001c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	685b      	ldr	r3, [r3, #4]
 8010028:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801002e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010030:	68fa      	ldr	r2, [r7, #12]
 8010032:	4b1c      	ldr	r3, [pc, #112]	@ (80100a4 <TIM_OC6_SetConfig+0x9c>)
 8010034:	4013      	ands	r3, r2
 8010036:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010038:	683b      	ldr	r3, [r7, #0]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	021b      	lsls	r3, r3, #8
 801003e:	68fa      	ldr	r2, [r7, #12]
 8010040:	4313      	orrs	r3, r2
 8010042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010044:	693b      	ldr	r3, [r7, #16]
 8010046:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801004a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	689b      	ldr	r3, [r3, #8]
 8010050:	051b      	lsls	r3, r3, #20
 8010052:	693a      	ldr	r2, [r7, #16]
 8010054:	4313      	orrs	r3, r2
 8010056:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	4a13      	ldr	r2, [pc, #76]	@ (80100a8 <TIM_OC6_SetConfig+0xa0>)
 801005c:	4293      	cmp	r3, r2
 801005e:	d003      	beq.n	8010068 <TIM_OC6_SetConfig+0x60>
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	4a12      	ldr	r2, [pc, #72]	@ (80100ac <TIM_OC6_SetConfig+0xa4>)
 8010064:	4293      	cmp	r3, r2
 8010066:	d109      	bne.n	801007c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010068:	697b      	ldr	r3, [r7, #20]
 801006a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801006e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010070:	683b      	ldr	r3, [r7, #0]
 8010072:	695b      	ldr	r3, [r3, #20]
 8010074:	029b      	lsls	r3, r3, #10
 8010076:	697a      	ldr	r2, [r7, #20]
 8010078:	4313      	orrs	r3, r2
 801007a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	697a      	ldr	r2, [r7, #20]
 8010080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	68fa      	ldr	r2, [r7, #12]
 8010086:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	685a      	ldr	r2, [r3, #4]
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	693a      	ldr	r2, [r7, #16]
 8010094:	621a      	str	r2, [r3, #32]
}
 8010096:	bf00      	nop
 8010098:	371c      	adds	r7, #28
 801009a:	46bd      	mov	sp, r7
 801009c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a0:	4770      	bx	lr
 80100a2:	bf00      	nop
 80100a4:	feff8fff 	.word	0xfeff8fff
 80100a8:	40010000 	.word	0x40010000
 80100ac:	40010400 	.word	0x40010400

080100b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80100b0:	b480      	push	{r7}
 80100b2:	b087      	sub	sp, #28
 80100b4:	af00      	add	r7, sp, #0
 80100b6:	60f8      	str	r0, [r7, #12]
 80100b8:	60b9      	str	r1, [r7, #8]
 80100ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	6a1b      	ldr	r3, [r3, #32]
 80100c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	6a1b      	ldr	r3, [r3, #32]
 80100c6:	f023 0201 	bic.w	r2, r3, #1
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	699b      	ldr	r3, [r3, #24]
 80100d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80100d4:	693b      	ldr	r3, [r7, #16]
 80100d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80100da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	011b      	lsls	r3, r3, #4
 80100e0:	693a      	ldr	r2, [r7, #16]
 80100e2:	4313      	orrs	r3, r2
 80100e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80100e6:	697b      	ldr	r3, [r7, #20]
 80100e8:	f023 030a 	bic.w	r3, r3, #10
 80100ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80100ee:	697a      	ldr	r2, [r7, #20]
 80100f0:	68bb      	ldr	r3, [r7, #8]
 80100f2:	4313      	orrs	r3, r2
 80100f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	693a      	ldr	r2, [r7, #16]
 80100fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	697a      	ldr	r2, [r7, #20]
 8010100:	621a      	str	r2, [r3, #32]
}
 8010102:	bf00      	nop
 8010104:	371c      	adds	r7, #28
 8010106:	46bd      	mov	sp, r7
 8010108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801010c:	4770      	bx	lr

0801010e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801010e:	b480      	push	{r7}
 8010110:	b087      	sub	sp, #28
 8010112:	af00      	add	r7, sp, #0
 8010114:	60f8      	str	r0, [r7, #12]
 8010116:	60b9      	str	r1, [r7, #8]
 8010118:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	6a1b      	ldr	r3, [r3, #32]
 801011e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	6a1b      	ldr	r3, [r3, #32]
 8010124:	f023 0210 	bic.w	r2, r3, #16
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	699b      	ldr	r3, [r3, #24]
 8010130:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010132:	693b      	ldr	r3, [r7, #16]
 8010134:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010138:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	031b      	lsls	r3, r3, #12
 801013e:	693a      	ldr	r2, [r7, #16]
 8010140:	4313      	orrs	r3, r2
 8010142:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010144:	697b      	ldr	r3, [r7, #20]
 8010146:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801014a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 801014c:	68bb      	ldr	r3, [r7, #8]
 801014e:	011b      	lsls	r3, r3, #4
 8010150:	697a      	ldr	r2, [r7, #20]
 8010152:	4313      	orrs	r3, r2
 8010154:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	693a      	ldr	r2, [r7, #16]
 801015a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	697a      	ldr	r2, [r7, #20]
 8010160:	621a      	str	r2, [r3, #32]
}
 8010162:	bf00      	nop
 8010164:	371c      	adds	r7, #28
 8010166:	46bd      	mov	sp, r7
 8010168:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016c:	4770      	bx	lr

0801016e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801016e:	b480      	push	{r7}
 8010170:	b085      	sub	sp, #20
 8010172:	af00      	add	r7, sp, #0
 8010174:	6078      	str	r0, [r7, #4]
 8010176:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	689b      	ldr	r3, [r3, #8]
 801017c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010184:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010186:	683a      	ldr	r2, [r7, #0]
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	4313      	orrs	r3, r2
 801018c:	f043 0307 	orr.w	r3, r3, #7
 8010190:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	68fa      	ldr	r2, [r7, #12]
 8010196:	609a      	str	r2, [r3, #8]
}
 8010198:	bf00      	nop
 801019a:	3714      	adds	r7, #20
 801019c:	46bd      	mov	sp, r7
 801019e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a2:	4770      	bx	lr

080101a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80101a4:	b480      	push	{r7}
 80101a6:	b087      	sub	sp, #28
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	60f8      	str	r0, [r7, #12]
 80101ac:	60b9      	str	r1, [r7, #8]
 80101ae:	607a      	str	r2, [r7, #4]
 80101b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	689b      	ldr	r3, [r3, #8]
 80101b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80101b8:	697b      	ldr	r3, [r7, #20]
 80101ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80101be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80101c0:	683b      	ldr	r3, [r7, #0]
 80101c2:	021a      	lsls	r2, r3, #8
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	431a      	orrs	r2, r3
 80101c8:	68bb      	ldr	r3, [r7, #8]
 80101ca:	4313      	orrs	r3, r2
 80101cc:	697a      	ldr	r2, [r7, #20]
 80101ce:	4313      	orrs	r3, r2
 80101d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	697a      	ldr	r2, [r7, #20]
 80101d6:	609a      	str	r2, [r3, #8]
}
 80101d8:	bf00      	nop
 80101da:	371c      	adds	r7, #28
 80101dc:	46bd      	mov	sp, r7
 80101de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e2:	4770      	bx	lr

080101e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80101e4:	b480      	push	{r7}
 80101e6:	b085      	sub	sp, #20
 80101e8:	af00      	add	r7, sp, #0
 80101ea:	6078      	str	r0, [r7, #4]
 80101ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80101f4:	2b01      	cmp	r3, #1
 80101f6:	d101      	bne.n	80101fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80101f8:	2302      	movs	r3, #2
 80101fa:	e06d      	b.n	80102d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	2201      	movs	r2, #1
 8010200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	2202      	movs	r2, #2
 8010208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	681b      	ldr	r3, [r3, #0]
 8010210:	685b      	ldr	r3, [r3, #4]
 8010212:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	689b      	ldr	r3, [r3, #8]
 801021a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	4a30      	ldr	r2, [pc, #192]	@ (80102e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8010222:	4293      	cmp	r3, r2
 8010224:	d004      	beq.n	8010230 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	4a2f      	ldr	r2, [pc, #188]	@ (80102e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 801022c:	4293      	cmp	r3, r2
 801022e:	d108      	bne.n	8010242 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8010236:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	685b      	ldr	r3, [r3, #4]
 801023c:	68fa      	ldr	r2, [r7, #12]
 801023e:	4313      	orrs	r3, r2
 8010240:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010242:	68fb      	ldr	r3, [r7, #12]
 8010244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010248:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801024a:	683b      	ldr	r3, [r7, #0]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	68fa      	ldr	r2, [r7, #12]
 8010250:	4313      	orrs	r3, r2
 8010252:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	68fa      	ldr	r2, [r7, #12]
 801025a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	4a20      	ldr	r2, [pc, #128]	@ (80102e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8010262:	4293      	cmp	r3, r2
 8010264:	d022      	beq.n	80102ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801026e:	d01d      	beq.n	80102ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	4a1d      	ldr	r2, [pc, #116]	@ (80102ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8010276:	4293      	cmp	r3, r2
 8010278:	d018      	beq.n	80102ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	4a1c      	ldr	r2, [pc, #112]	@ (80102f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8010280:	4293      	cmp	r3, r2
 8010282:	d013      	beq.n	80102ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	4a1a      	ldr	r2, [pc, #104]	@ (80102f4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801028a:	4293      	cmp	r3, r2
 801028c:	d00e      	beq.n	80102ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	4a15      	ldr	r2, [pc, #84]	@ (80102e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8010294:	4293      	cmp	r3, r2
 8010296:	d009      	beq.n	80102ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	4a16      	ldr	r2, [pc, #88]	@ (80102f8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801029e:	4293      	cmp	r3, r2
 80102a0:	d004      	beq.n	80102ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	4a15      	ldr	r2, [pc, #84]	@ (80102fc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80102a8:	4293      	cmp	r3, r2
 80102aa:	d10c      	bne.n	80102c6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80102ac:	68bb      	ldr	r3, [r7, #8]
 80102ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80102b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80102b4:	683b      	ldr	r3, [r7, #0]
 80102b6:	689b      	ldr	r3, [r3, #8]
 80102b8:	68ba      	ldr	r2, [r7, #8]
 80102ba:	4313      	orrs	r3, r2
 80102bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	68ba      	ldr	r2, [r7, #8]
 80102c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	2201      	movs	r2, #1
 80102ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	2200      	movs	r2, #0
 80102d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80102d6:	2300      	movs	r3, #0
}
 80102d8:	4618      	mov	r0, r3
 80102da:	3714      	adds	r7, #20
 80102dc:	46bd      	mov	sp, r7
 80102de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102e2:	4770      	bx	lr
 80102e4:	40010000 	.word	0x40010000
 80102e8:	40010400 	.word	0x40010400
 80102ec:	40000400 	.word	0x40000400
 80102f0:	40000800 	.word	0x40000800
 80102f4:	40000c00 	.word	0x40000c00
 80102f8:	40014000 	.word	0x40014000
 80102fc:	40001800 	.word	0x40001800

08010300 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010300:	b480      	push	{r7}
 8010302:	b085      	sub	sp, #20
 8010304:	af00      	add	r7, sp, #0
 8010306:	6078      	str	r0, [r7, #4]
 8010308:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801030a:	2300      	movs	r3, #0
 801030c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010314:	2b01      	cmp	r3, #1
 8010316:	d101      	bne.n	801031c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010318:	2302      	movs	r3, #2
 801031a:	e065      	b.n	80103e8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	2201      	movs	r2, #1
 8010320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801032a:	683b      	ldr	r3, [r7, #0]
 801032c:	68db      	ldr	r3, [r3, #12]
 801032e:	4313      	orrs	r3, r2
 8010330:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010338:	683b      	ldr	r3, [r7, #0]
 801033a:	689b      	ldr	r3, [r3, #8]
 801033c:	4313      	orrs	r3, r2
 801033e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010340:	68fb      	ldr	r3, [r7, #12]
 8010342:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8010346:	683b      	ldr	r3, [r7, #0]
 8010348:	685b      	ldr	r3, [r3, #4]
 801034a:	4313      	orrs	r3, r2
 801034c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8010354:	683b      	ldr	r3, [r7, #0]
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	4313      	orrs	r3, r2
 801035a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010362:	683b      	ldr	r3, [r7, #0]
 8010364:	691b      	ldr	r3, [r3, #16]
 8010366:	4313      	orrs	r3, r2
 8010368:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8010370:	683b      	ldr	r3, [r7, #0]
 8010372:	695b      	ldr	r3, [r3, #20]
 8010374:	4313      	orrs	r3, r2
 8010376:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801037e:	683b      	ldr	r3, [r7, #0]
 8010380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010382:	4313      	orrs	r3, r2
 8010384:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 801038c:	683b      	ldr	r3, [r7, #0]
 801038e:	699b      	ldr	r3, [r3, #24]
 8010390:	041b      	lsls	r3, r3, #16
 8010392:	4313      	orrs	r3, r2
 8010394:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	4a16      	ldr	r2, [pc, #88]	@ (80103f4 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 801039c:	4293      	cmp	r3, r2
 801039e:	d004      	beq.n	80103aa <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	4a14      	ldr	r2, [pc, #80]	@ (80103f8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80103a6:	4293      	cmp	r3, r2
 80103a8:	d115      	bne.n	80103d6 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80103b0:	683b      	ldr	r3, [r7, #0]
 80103b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103b4:	051b      	lsls	r3, r3, #20
 80103b6:	4313      	orrs	r3, r2
 80103b8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80103c0:	683b      	ldr	r3, [r7, #0]
 80103c2:	69db      	ldr	r3, [r3, #28]
 80103c4:	4313      	orrs	r3, r2
 80103c6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	6a1b      	ldr	r3, [r3, #32]
 80103d2:	4313      	orrs	r3, r2
 80103d4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	68fa      	ldr	r2, [r7, #12]
 80103dc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	2200      	movs	r2, #0
 80103e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80103e6:	2300      	movs	r3, #0
}
 80103e8:	4618      	mov	r0, r3
 80103ea:	3714      	adds	r7, #20
 80103ec:	46bd      	mov	sp, r7
 80103ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f2:	4770      	bx	lr
 80103f4:	40010000 	.word	0x40010000
 80103f8:	40010400 	.word	0x40010400

080103fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80103fc:	b480      	push	{r7}
 80103fe:	b083      	sub	sp, #12
 8010400:	af00      	add	r7, sp, #0
 8010402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010404:	bf00      	nop
 8010406:	370c      	adds	r7, #12
 8010408:	46bd      	mov	sp, r7
 801040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801040e:	4770      	bx	lr

08010410 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010410:	b480      	push	{r7}
 8010412:	b083      	sub	sp, #12
 8010414:	af00      	add	r7, sp, #0
 8010416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010418:	bf00      	nop
 801041a:	370c      	adds	r7, #12
 801041c:	46bd      	mov	sp, r7
 801041e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010422:	4770      	bx	lr

08010424 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010424:	b480      	push	{r7}
 8010426:	b083      	sub	sp, #12
 8010428:	af00      	add	r7, sp, #0
 801042a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801042c:	bf00      	nop
 801042e:	370c      	adds	r7, #12
 8010430:	46bd      	mov	sp, r7
 8010432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010436:	4770      	bx	lr

08010438 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010438:	b580      	push	{r7, lr}
 801043a:	b082      	sub	sp, #8
 801043c:	af00      	add	r7, sp, #0
 801043e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	2b00      	cmp	r3, #0
 8010444:	d101      	bne.n	801044a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010446:	2301      	movs	r3, #1
 8010448:	e040      	b.n	80104cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801044e:	2b00      	cmp	r3, #0
 8010450:	d106      	bne.n	8010460 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	2200      	movs	r2, #0
 8010456:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801045a:	6878      	ldr	r0, [r7, #4]
 801045c:	f7f2 fc9c 	bl	8002d98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	2224      	movs	r2, #36	@ 0x24
 8010464:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	681a      	ldr	r2, [r3, #0]
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	f022 0201 	bic.w	r2, r2, #1
 8010474:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801047a:	2b00      	cmp	r3, #0
 801047c:	d002      	beq.n	8010484 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 801047e:	6878      	ldr	r0, [r7, #4]
 8010480:	f000 fa8c 	bl	801099c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010484:	6878      	ldr	r0, [r7, #4]
 8010486:	f000 f825 	bl	80104d4 <UART_SetConfig>
 801048a:	4603      	mov	r3, r0
 801048c:	2b01      	cmp	r3, #1
 801048e:	d101      	bne.n	8010494 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8010490:	2301      	movs	r3, #1
 8010492:	e01b      	b.n	80104cc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	685a      	ldr	r2, [r3, #4]
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80104a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	689a      	ldr	r2, [r3, #8]
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80104b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	681a      	ldr	r2, [r3, #0]
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	f042 0201 	orr.w	r2, r2, #1
 80104c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80104c4:	6878      	ldr	r0, [r7, #4]
 80104c6:	f000 fb0b 	bl	8010ae0 <UART_CheckIdleState>
 80104ca:	4603      	mov	r3, r0
}
 80104cc:	4618      	mov	r0, r3
 80104ce:	3708      	adds	r7, #8
 80104d0:	46bd      	mov	sp, r7
 80104d2:	bd80      	pop	{r7, pc}

080104d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b088      	sub	sp, #32
 80104d8:	af00      	add	r7, sp, #0
 80104da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80104dc:	2300      	movs	r3, #0
 80104de:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	689a      	ldr	r2, [r3, #8]
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	691b      	ldr	r3, [r3, #16]
 80104e8:	431a      	orrs	r2, r3
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	695b      	ldr	r3, [r3, #20]
 80104ee:	431a      	orrs	r2, r3
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	69db      	ldr	r3, [r3, #28]
 80104f4:	4313      	orrs	r3, r2
 80104f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	681a      	ldr	r2, [r3, #0]
 80104fe:	4ba6      	ldr	r3, [pc, #664]	@ (8010798 <UART_SetConfig+0x2c4>)
 8010500:	4013      	ands	r3, r2
 8010502:	687a      	ldr	r2, [r7, #4]
 8010504:	6812      	ldr	r2, [r2, #0]
 8010506:	6979      	ldr	r1, [r7, #20]
 8010508:	430b      	orrs	r3, r1
 801050a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	685b      	ldr	r3, [r3, #4]
 8010512:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	68da      	ldr	r2, [r3, #12]
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	430a      	orrs	r2, r1
 8010520:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	699b      	ldr	r3, [r3, #24]
 8010526:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	6a1b      	ldr	r3, [r3, #32]
 801052c:	697a      	ldr	r2, [r7, #20]
 801052e:	4313      	orrs	r3, r2
 8010530:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	689b      	ldr	r3, [r3, #8]
 8010538:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	697a      	ldr	r2, [r7, #20]
 8010542:	430a      	orrs	r2, r1
 8010544:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	4a94      	ldr	r2, [pc, #592]	@ (801079c <UART_SetConfig+0x2c8>)
 801054c:	4293      	cmp	r3, r2
 801054e:	d120      	bne.n	8010592 <UART_SetConfig+0xbe>
 8010550:	4b93      	ldr	r3, [pc, #588]	@ (80107a0 <UART_SetConfig+0x2cc>)
 8010552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010556:	f003 0303 	and.w	r3, r3, #3
 801055a:	2b03      	cmp	r3, #3
 801055c:	d816      	bhi.n	801058c <UART_SetConfig+0xb8>
 801055e:	a201      	add	r2, pc, #4	@ (adr r2, 8010564 <UART_SetConfig+0x90>)
 8010560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010564:	08010575 	.word	0x08010575
 8010568:	08010581 	.word	0x08010581
 801056c:	0801057b 	.word	0x0801057b
 8010570:	08010587 	.word	0x08010587
 8010574:	2301      	movs	r3, #1
 8010576:	77fb      	strb	r3, [r7, #31]
 8010578:	e150      	b.n	801081c <UART_SetConfig+0x348>
 801057a:	2302      	movs	r3, #2
 801057c:	77fb      	strb	r3, [r7, #31]
 801057e:	e14d      	b.n	801081c <UART_SetConfig+0x348>
 8010580:	2304      	movs	r3, #4
 8010582:	77fb      	strb	r3, [r7, #31]
 8010584:	e14a      	b.n	801081c <UART_SetConfig+0x348>
 8010586:	2308      	movs	r3, #8
 8010588:	77fb      	strb	r3, [r7, #31]
 801058a:	e147      	b.n	801081c <UART_SetConfig+0x348>
 801058c:	2310      	movs	r3, #16
 801058e:	77fb      	strb	r3, [r7, #31]
 8010590:	e144      	b.n	801081c <UART_SetConfig+0x348>
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	4a83      	ldr	r2, [pc, #524]	@ (80107a4 <UART_SetConfig+0x2d0>)
 8010598:	4293      	cmp	r3, r2
 801059a:	d132      	bne.n	8010602 <UART_SetConfig+0x12e>
 801059c:	4b80      	ldr	r3, [pc, #512]	@ (80107a0 <UART_SetConfig+0x2cc>)
 801059e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80105a2:	f003 030c 	and.w	r3, r3, #12
 80105a6:	2b0c      	cmp	r3, #12
 80105a8:	d828      	bhi.n	80105fc <UART_SetConfig+0x128>
 80105aa:	a201      	add	r2, pc, #4	@ (adr r2, 80105b0 <UART_SetConfig+0xdc>)
 80105ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105b0:	080105e5 	.word	0x080105e5
 80105b4:	080105fd 	.word	0x080105fd
 80105b8:	080105fd 	.word	0x080105fd
 80105bc:	080105fd 	.word	0x080105fd
 80105c0:	080105f1 	.word	0x080105f1
 80105c4:	080105fd 	.word	0x080105fd
 80105c8:	080105fd 	.word	0x080105fd
 80105cc:	080105fd 	.word	0x080105fd
 80105d0:	080105eb 	.word	0x080105eb
 80105d4:	080105fd 	.word	0x080105fd
 80105d8:	080105fd 	.word	0x080105fd
 80105dc:	080105fd 	.word	0x080105fd
 80105e0:	080105f7 	.word	0x080105f7
 80105e4:	2300      	movs	r3, #0
 80105e6:	77fb      	strb	r3, [r7, #31]
 80105e8:	e118      	b.n	801081c <UART_SetConfig+0x348>
 80105ea:	2302      	movs	r3, #2
 80105ec:	77fb      	strb	r3, [r7, #31]
 80105ee:	e115      	b.n	801081c <UART_SetConfig+0x348>
 80105f0:	2304      	movs	r3, #4
 80105f2:	77fb      	strb	r3, [r7, #31]
 80105f4:	e112      	b.n	801081c <UART_SetConfig+0x348>
 80105f6:	2308      	movs	r3, #8
 80105f8:	77fb      	strb	r3, [r7, #31]
 80105fa:	e10f      	b.n	801081c <UART_SetConfig+0x348>
 80105fc:	2310      	movs	r3, #16
 80105fe:	77fb      	strb	r3, [r7, #31]
 8010600:	e10c      	b.n	801081c <UART_SetConfig+0x348>
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	4a68      	ldr	r2, [pc, #416]	@ (80107a8 <UART_SetConfig+0x2d4>)
 8010608:	4293      	cmp	r3, r2
 801060a:	d120      	bne.n	801064e <UART_SetConfig+0x17a>
 801060c:	4b64      	ldr	r3, [pc, #400]	@ (80107a0 <UART_SetConfig+0x2cc>)
 801060e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010612:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8010616:	2b30      	cmp	r3, #48	@ 0x30
 8010618:	d013      	beq.n	8010642 <UART_SetConfig+0x16e>
 801061a:	2b30      	cmp	r3, #48	@ 0x30
 801061c:	d814      	bhi.n	8010648 <UART_SetConfig+0x174>
 801061e:	2b20      	cmp	r3, #32
 8010620:	d009      	beq.n	8010636 <UART_SetConfig+0x162>
 8010622:	2b20      	cmp	r3, #32
 8010624:	d810      	bhi.n	8010648 <UART_SetConfig+0x174>
 8010626:	2b00      	cmp	r3, #0
 8010628:	d002      	beq.n	8010630 <UART_SetConfig+0x15c>
 801062a:	2b10      	cmp	r3, #16
 801062c:	d006      	beq.n	801063c <UART_SetConfig+0x168>
 801062e:	e00b      	b.n	8010648 <UART_SetConfig+0x174>
 8010630:	2300      	movs	r3, #0
 8010632:	77fb      	strb	r3, [r7, #31]
 8010634:	e0f2      	b.n	801081c <UART_SetConfig+0x348>
 8010636:	2302      	movs	r3, #2
 8010638:	77fb      	strb	r3, [r7, #31]
 801063a:	e0ef      	b.n	801081c <UART_SetConfig+0x348>
 801063c:	2304      	movs	r3, #4
 801063e:	77fb      	strb	r3, [r7, #31]
 8010640:	e0ec      	b.n	801081c <UART_SetConfig+0x348>
 8010642:	2308      	movs	r3, #8
 8010644:	77fb      	strb	r3, [r7, #31]
 8010646:	e0e9      	b.n	801081c <UART_SetConfig+0x348>
 8010648:	2310      	movs	r3, #16
 801064a:	77fb      	strb	r3, [r7, #31]
 801064c:	e0e6      	b.n	801081c <UART_SetConfig+0x348>
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	4a56      	ldr	r2, [pc, #344]	@ (80107ac <UART_SetConfig+0x2d8>)
 8010654:	4293      	cmp	r3, r2
 8010656:	d120      	bne.n	801069a <UART_SetConfig+0x1c6>
 8010658:	4b51      	ldr	r3, [pc, #324]	@ (80107a0 <UART_SetConfig+0x2cc>)
 801065a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801065e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8010662:	2bc0      	cmp	r3, #192	@ 0xc0
 8010664:	d013      	beq.n	801068e <UART_SetConfig+0x1ba>
 8010666:	2bc0      	cmp	r3, #192	@ 0xc0
 8010668:	d814      	bhi.n	8010694 <UART_SetConfig+0x1c0>
 801066a:	2b80      	cmp	r3, #128	@ 0x80
 801066c:	d009      	beq.n	8010682 <UART_SetConfig+0x1ae>
 801066e:	2b80      	cmp	r3, #128	@ 0x80
 8010670:	d810      	bhi.n	8010694 <UART_SetConfig+0x1c0>
 8010672:	2b00      	cmp	r3, #0
 8010674:	d002      	beq.n	801067c <UART_SetConfig+0x1a8>
 8010676:	2b40      	cmp	r3, #64	@ 0x40
 8010678:	d006      	beq.n	8010688 <UART_SetConfig+0x1b4>
 801067a:	e00b      	b.n	8010694 <UART_SetConfig+0x1c0>
 801067c:	2300      	movs	r3, #0
 801067e:	77fb      	strb	r3, [r7, #31]
 8010680:	e0cc      	b.n	801081c <UART_SetConfig+0x348>
 8010682:	2302      	movs	r3, #2
 8010684:	77fb      	strb	r3, [r7, #31]
 8010686:	e0c9      	b.n	801081c <UART_SetConfig+0x348>
 8010688:	2304      	movs	r3, #4
 801068a:	77fb      	strb	r3, [r7, #31]
 801068c:	e0c6      	b.n	801081c <UART_SetConfig+0x348>
 801068e:	2308      	movs	r3, #8
 8010690:	77fb      	strb	r3, [r7, #31]
 8010692:	e0c3      	b.n	801081c <UART_SetConfig+0x348>
 8010694:	2310      	movs	r3, #16
 8010696:	77fb      	strb	r3, [r7, #31]
 8010698:	e0c0      	b.n	801081c <UART_SetConfig+0x348>
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	4a44      	ldr	r2, [pc, #272]	@ (80107b0 <UART_SetConfig+0x2dc>)
 80106a0:	4293      	cmp	r3, r2
 80106a2:	d125      	bne.n	80106f0 <UART_SetConfig+0x21c>
 80106a4:	4b3e      	ldr	r3, [pc, #248]	@ (80107a0 <UART_SetConfig+0x2cc>)
 80106a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80106aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80106ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80106b2:	d017      	beq.n	80106e4 <UART_SetConfig+0x210>
 80106b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80106b8:	d817      	bhi.n	80106ea <UART_SetConfig+0x216>
 80106ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80106be:	d00b      	beq.n	80106d8 <UART_SetConfig+0x204>
 80106c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80106c4:	d811      	bhi.n	80106ea <UART_SetConfig+0x216>
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d003      	beq.n	80106d2 <UART_SetConfig+0x1fe>
 80106ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80106ce:	d006      	beq.n	80106de <UART_SetConfig+0x20a>
 80106d0:	e00b      	b.n	80106ea <UART_SetConfig+0x216>
 80106d2:	2300      	movs	r3, #0
 80106d4:	77fb      	strb	r3, [r7, #31]
 80106d6:	e0a1      	b.n	801081c <UART_SetConfig+0x348>
 80106d8:	2302      	movs	r3, #2
 80106da:	77fb      	strb	r3, [r7, #31]
 80106dc:	e09e      	b.n	801081c <UART_SetConfig+0x348>
 80106de:	2304      	movs	r3, #4
 80106e0:	77fb      	strb	r3, [r7, #31]
 80106e2:	e09b      	b.n	801081c <UART_SetConfig+0x348>
 80106e4:	2308      	movs	r3, #8
 80106e6:	77fb      	strb	r3, [r7, #31]
 80106e8:	e098      	b.n	801081c <UART_SetConfig+0x348>
 80106ea:	2310      	movs	r3, #16
 80106ec:	77fb      	strb	r3, [r7, #31]
 80106ee:	e095      	b.n	801081c <UART_SetConfig+0x348>
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	681b      	ldr	r3, [r3, #0]
 80106f4:	4a2f      	ldr	r2, [pc, #188]	@ (80107b4 <UART_SetConfig+0x2e0>)
 80106f6:	4293      	cmp	r3, r2
 80106f8:	d125      	bne.n	8010746 <UART_SetConfig+0x272>
 80106fa:	4b29      	ldr	r3, [pc, #164]	@ (80107a0 <UART_SetConfig+0x2cc>)
 80106fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010700:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010704:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010708:	d017      	beq.n	801073a <UART_SetConfig+0x266>
 801070a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801070e:	d817      	bhi.n	8010740 <UART_SetConfig+0x26c>
 8010710:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010714:	d00b      	beq.n	801072e <UART_SetConfig+0x25a>
 8010716:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801071a:	d811      	bhi.n	8010740 <UART_SetConfig+0x26c>
 801071c:	2b00      	cmp	r3, #0
 801071e:	d003      	beq.n	8010728 <UART_SetConfig+0x254>
 8010720:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010724:	d006      	beq.n	8010734 <UART_SetConfig+0x260>
 8010726:	e00b      	b.n	8010740 <UART_SetConfig+0x26c>
 8010728:	2301      	movs	r3, #1
 801072a:	77fb      	strb	r3, [r7, #31]
 801072c:	e076      	b.n	801081c <UART_SetConfig+0x348>
 801072e:	2302      	movs	r3, #2
 8010730:	77fb      	strb	r3, [r7, #31]
 8010732:	e073      	b.n	801081c <UART_SetConfig+0x348>
 8010734:	2304      	movs	r3, #4
 8010736:	77fb      	strb	r3, [r7, #31]
 8010738:	e070      	b.n	801081c <UART_SetConfig+0x348>
 801073a:	2308      	movs	r3, #8
 801073c:	77fb      	strb	r3, [r7, #31]
 801073e:	e06d      	b.n	801081c <UART_SetConfig+0x348>
 8010740:	2310      	movs	r3, #16
 8010742:	77fb      	strb	r3, [r7, #31]
 8010744:	e06a      	b.n	801081c <UART_SetConfig+0x348>
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	4a1b      	ldr	r2, [pc, #108]	@ (80107b8 <UART_SetConfig+0x2e4>)
 801074c:	4293      	cmp	r3, r2
 801074e:	d138      	bne.n	80107c2 <UART_SetConfig+0x2ee>
 8010750:	4b13      	ldr	r3, [pc, #76]	@ (80107a0 <UART_SetConfig+0x2cc>)
 8010752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010756:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 801075a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801075e:	d017      	beq.n	8010790 <UART_SetConfig+0x2bc>
 8010760:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010764:	d82a      	bhi.n	80107bc <UART_SetConfig+0x2e8>
 8010766:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801076a:	d00b      	beq.n	8010784 <UART_SetConfig+0x2b0>
 801076c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010770:	d824      	bhi.n	80107bc <UART_SetConfig+0x2e8>
 8010772:	2b00      	cmp	r3, #0
 8010774:	d003      	beq.n	801077e <UART_SetConfig+0x2aa>
 8010776:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801077a:	d006      	beq.n	801078a <UART_SetConfig+0x2b6>
 801077c:	e01e      	b.n	80107bc <UART_SetConfig+0x2e8>
 801077e:	2300      	movs	r3, #0
 8010780:	77fb      	strb	r3, [r7, #31]
 8010782:	e04b      	b.n	801081c <UART_SetConfig+0x348>
 8010784:	2302      	movs	r3, #2
 8010786:	77fb      	strb	r3, [r7, #31]
 8010788:	e048      	b.n	801081c <UART_SetConfig+0x348>
 801078a:	2304      	movs	r3, #4
 801078c:	77fb      	strb	r3, [r7, #31]
 801078e:	e045      	b.n	801081c <UART_SetConfig+0x348>
 8010790:	2308      	movs	r3, #8
 8010792:	77fb      	strb	r3, [r7, #31]
 8010794:	e042      	b.n	801081c <UART_SetConfig+0x348>
 8010796:	bf00      	nop
 8010798:	efff69f3 	.word	0xefff69f3
 801079c:	40011000 	.word	0x40011000
 80107a0:	40023800 	.word	0x40023800
 80107a4:	40004400 	.word	0x40004400
 80107a8:	40004800 	.word	0x40004800
 80107ac:	40004c00 	.word	0x40004c00
 80107b0:	40005000 	.word	0x40005000
 80107b4:	40011400 	.word	0x40011400
 80107b8:	40007800 	.word	0x40007800
 80107bc:	2310      	movs	r3, #16
 80107be:	77fb      	strb	r3, [r7, #31]
 80107c0:	e02c      	b.n	801081c <UART_SetConfig+0x348>
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	4a72      	ldr	r2, [pc, #456]	@ (8010990 <UART_SetConfig+0x4bc>)
 80107c8:	4293      	cmp	r3, r2
 80107ca:	d125      	bne.n	8010818 <UART_SetConfig+0x344>
 80107cc:	4b71      	ldr	r3, [pc, #452]	@ (8010994 <UART_SetConfig+0x4c0>)
 80107ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80107d2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80107d6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80107da:	d017      	beq.n	801080c <UART_SetConfig+0x338>
 80107dc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80107e0:	d817      	bhi.n	8010812 <UART_SetConfig+0x33e>
 80107e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80107e6:	d00b      	beq.n	8010800 <UART_SetConfig+0x32c>
 80107e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80107ec:	d811      	bhi.n	8010812 <UART_SetConfig+0x33e>
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d003      	beq.n	80107fa <UART_SetConfig+0x326>
 80107f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80107f6:	d006      	beq.n	8010806 <UART_SetConfig+0x332>
 80107f8:	e00b      	b.n	8010812 <UART_SetConfig+0x33e>
 80107fa:	2300      	movs	r3, #0
 80107fc:	77fb      	strb	r3, [r7, #31]
 80107fe:	e00d      	b.n	801081c <UART_SetConfig+0x348>
 8010800:	2302      	movs	r3, #2
 8010802:	77fb      	strb	r3, [r7, #31]
 8010804:	e00a      	b.n	801081c <UART_SetConfig+0x348>
 8010806:	2304      	movs	r3, #4
 8010808:	77fb      	strb	r3, [r7, #31]
 801080a:	e007      	b.n	801081c <UART_SetConfig+0x348>
 801080c:	2308      	movs	r3, #8
 801080e:	77fb      	strb	r3, [r7, #31]
 8010810:	e004      	b.n	801081c <UART_SetConfig+0x348>
 8010812:	2310      	movs	r3, #16
 8010814:	77fb      	strb	r3, [r7, #31]
 8010816:	e001      	b.n	801081c <UART_SetConfig+0x348>
 8010818:	2310      	movs	r3, #16
 801081a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	69db      	ldr	r3, [r3, #28]
 8010820:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010824:	d15b      	bne.n	80108de <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8010826:	7ffb      	ldrb	r3, [r7, #31]
 8010828:	2b08      	cmp	r3, #8
 801082a:	d828      	bhi.n	801087e <UART_SetConfig+0x3aa>
 801082c:	a201      	add	r2, pc, #4	@ (adr r2, 8010834 <UART_SetConfig+0x360>)
 801082e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010832:	bf00      	nop
 8010834:	08010859 	.word	0x08010859
 8010838:	08010861 	.word	0x08010861
 801083c:	08010869 	.word	0x08010869
 8010840:	0801087f 	.word	0x0801087f
 8010844:	0801086f 	.word	0x0801086f
 8010848:	0801087f 	.word	0x0801087f
 801084c:	0801087f 	.word	0x0801087f
 8010850:	0801087f 	.word	0x0801087f
 8010854:	08010877 	.word	0x08010877
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010858:	f7fb fada 	bl	800be10 <HAL_RCC_GetPCLK1Freq>
 801085c:	61b8      	str	r0, [r7, #24]
        break;
 801085e:	e013      	b.n	8010888 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010860:	f7fb faea 	bl	800be38 <HAL_RCC_GetPCLK2Freq>
 8010864:	61b8      	str	r0, [r7, #24]
        break;
 8010866:	e00f      	b.n	8010888 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010868:	4b4b      	ldr	r3, [pc, #300]	@ (8010998 <UART_SetConfig+0x4c4>)
 801086a:	61bb      	str	r3, [r7, #24]
        break;
 801086c:	e00c      	b.n	8010888 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801086e:	f7fb f9fd 	bl	800bc6c <HAL_RCC_GetSysClockFreq>
 8010872:	61b8      	str	r0, [r7, #24]
        break;
 8010874:	e008      	b.n	8010888 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010876:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801087a:	61bb      	str	r3, [r7, #24]
        break;
 801087c:	e004      	b.n	8010888 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 801087e:	2300      	movs	r3, #0
 8010880:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8010882:	2301      	movs	r3, #1
 8010884:	77bb      	strb	r3, [r7, #30]
        break;
 8010886:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010888:	69bb      	ldr	r3, [r7, #24]
 801088a:	2b00      	cmp	r3, #0
 801088c:	d074      	beq.n	8010978 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 801088e:	69bb      	ldr	r3, [r7, #24]
 8010890:	005a      	lsls	r2, r3, #1
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	685b      	ldr	r3, [r3, #4]
 8010896:	085b      	lsrs	r3, r3, #1
 8010898:	441a      	add	r2, r3
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	685b      	ldr	r3, [r3, #4]
 801089e:	fbb2 f3f3 	udiv	r3, r2, r3
 80108a2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80108a4:	693b      	ldr	r3, [r7, #16]
 80108a6:	2b0f      	cmp	r3, #15
 80108a8:	d916      	bls.n	80108d8 <UART_SetConfig+0x404>
 80108aa:	693b      	ldr	r3, [r7, #16]
 80108ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80108b0:	d212      	bcs.n	80108d8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80108b2:	693b      	ldr	r3, [r7, #16]
 80108b4:	b29b      	uxth	r3, r3
 80108b6:	f023 030f 	bic.w	r3, r3, #15
 80108ba:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80108bc:	693b      	ldr	r3, [r7, #16]
 80108be:	085b      	lsrs	r3, r3, #1
 80108c0:	b29b      	uxth	r3, r3
 80108c2:	f003 0307 	and.w	r3, r3, #7
 80108c6:	b29a      	uxth	r2, r3
 80108c8:	89fb      	ldrh	r3, [r7, #14]
 80108ca:	4313      	orrs	r3, r2
 80108cc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	89fa      	ldrh	r2, [r7, #14]
 80108d4:	60da      	str	r2, [r3, #12]
 80108d6:	e04f      	b.n	8010978 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80108d8:	2301      	movs	r3, #1
 80108da:	77bb      	strb	r3, [r7, #30]
 80108dc:	e04c      	b.n	8010978 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80108de:	7ffb      	ldrb	r3, [r7, #31]
 80108e0:	2b08      	cmp	r3, #8
 80108e2:	d828      	bhi.n	8010936 <UART_SetConfig+0x462>
 80108e4:	a201      	add	r2, pc, #4	@ (adr r2, 80108ec <UART_SetConfig+0x418>)
 80108e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108ea:	bf00      	nop
 80108ec:	08010911 	.word	0x08010911
 80108f0:	08010919 	.word	0x08010919
 80108f4:	08010921 	.word	0x08010921
 80108f8:	08010937 	.word	0x08010937
 80108fc:	08010927 	.word	0x08010927
 8010900:	08010937 	.word	0x08010937
 8010904:	08010937 	.word	0x08010937
 8010908:	08010937 	.word	0x08010937
 801090c:	0801092f 	.word	0x0801092f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010910:	f7fb fa7e 	bl	800be10 <HAL_RCC_GetPCLK1Freq>
 8010914:	61b8      	str	r0, [r7, #24]
        break;
 8010916:	e013      	b.n	8010940 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010918:	f7fb fa8e 	bl	800be38 <HAL_RCC_GetPCLK2Freq>
 801091c:	61b8      	str	r0, [r7, #24]
        break;
 801091e:	e00f      	b.n	8010940 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010920:	4b1d      	ldr	r3, [pc, #116]	@ (8010998 <UART_SetConfig+0x4c4>)
 8010922:	61bb      	str	r3, [r7, #24]
        break;
 8010924:	e00c      	b.n	8010940 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010926:	f7fb f9a1 	bl	800bc6c <HAL_RCC_GetSysClockFreq>
 801092a:	61b8      	str	r0, [r7, #24]
        break;
 801092c:	e008      	b.n	8010940 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801092e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010932:	61bb      	str	r3, [r7, #24]
        break;
 8010934:	e004      	b.n	8010940 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8010936:	2300      	movs	r3, #0
 8010938:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 801093a:	2301      	movs	r3, #1
 801093c:	77bb      	strb	r3, [r7, #30]
        break;
 801093e:	bf00      	nop
    }

    if (pclk != 0U)
 8010940:	69bb      	ldr	r3, [r7, #24]
 8010942:	2b00      	cmp	r3, #0
 8010944:	d018      	beq.n	8010978 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	685b      	ldr	r3, [r3, #4]
 801094a:	085a      	lsrs	r2, r3, #1
 801094c:	69bb      	ldr	r3, [r7, #24]
 801094e:	441a      	add	r2, r3
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	685b      	ldr	r3, [r3, #4]
 8010954:	fbb2 f3f3 	udiv	r3, r2, r3
 8010958:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801095a:	693b      	ldr	r3, [r7, #16]
 801095c:	2b0f      	cmp	r3, #15
 801095e:	d909      	bls.n	8010974 <UART_SetConfig+0x4a0>
 8010960:	693b      	ldr	r3, [r7, #16]
 8010962:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010966:	d205      	bcs.n	8010974 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010968:	693b      	ldr	r3, [r7, #16]
 801096a:	b29a      	uxth	r2, r3
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	60da      	str	r2, [r3, #12]
 8010972:	e001      	b.n	8010978 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8010974:	2301      	movs	r3, #1
 8010976:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	2200      	movs	r2, #0
 801097c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	2200      	movs	r2, #0
 8010982:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8010984:	7fbb      	ldrb	r3, [r7, #30]
}
 8010986:	4618      	mov	r0, r3
 8010988:	3720      	adds	r7, #32
 801098a:	46bd      	mov	sp, r7
 801098c:	bd80      	pop	{r7, pc}
 801098e:	bf00      	nop
 8010990:	40007c00 	.word	0x40007c00
 8010994:	40023800 	.word	0x40023800
 8010998:	00f42400 	.word	0x00f42400

0801099c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801099c:	b480      	push	{r7}
 801099e:	b083      	sub	sp, #12
 80109a0:	af00      	add	r7, sp, #0
 80109a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109a8:	f003 0308 	and.w	r3, r3, #8
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d00a      	beq.n	80109c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	685b      	ldr	r3, [r3, #4]
 80109b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	430a      	orrs	r2, r1
 80109c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109ca:	f003 0301 	and.w	r3, r3, #1
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d00a      	beq.n	80109e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	681b      	ldr	r3, [r3, #0]
 80109d6:	685b      	ldr	r3, [r3, #4]
 80109d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	430a      	orrs	r2, r1
 80109e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109ec:	f003 0302 	and.w	r3, r3, #2
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d00a      	beq.n	8010a0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	685b      	ldr	r3, [r3, #4]
 80109fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	430a      	orrs	r2, r1
 8010a08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a0e:	f003 0304 	and.w	r3, r3, #4
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d00a      	beq.n	8010a2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	685b      	ldr	r3, [r3, #4]
 8010a1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	430a      	orrs	r2, r1
 8010a2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a30:	f003 0310 	and.w	r3, r3, #16
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d00a      	beq.n	8010a4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	689b      	ldr	r3, [r3, #8]
 8010a3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	430a      	orrs	r2, r1
 8010a4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a52:	f003 0320 	and.w	r3, r3, #32
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d00a      	beq.n	8010a70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	681b      	ldr	r3, [r3, #0]
 8010a5e:	689b      	ldr	r3, [r3, #8]
 8010a60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	430a      	orrs	r2, r1
 8010a6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d01a      	beq.n	8010ab2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	685b      	ldr	r3, [r3, #4]
 8010a82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	430a      	orrs	r2, r1
 8010a90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010a96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010a9a:	d10a      	bne.n	8010ab2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	685b      	ldr	r3, [r3, #4]
 8010aa2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	430a      	orrs	r2, r1
 8010ab0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d00a      	beq.n	8010ad4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	685b      	ldr	r3, [r3, #4]
 8010ac4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	430a      	orrs	r2, r1
 8010ad2:	605a      	str	r2, [r3, #4]
  }
}
 8010ad4:	bf00      	nop
 8010ad6:	370c      	adds	r7, #12
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ade:	4770      	bx	lr

08010ae0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b08c      	sub	sp, #48	@ 0x30
 8010ae4:	af02      	add	r7, sp, #8
 8010ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	2200      	movs	r2, #0
 8010aec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010af0:	f7f4 fff2 	bl	8005ad8 <HAL_GetTick>
 8010af4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	681b      	ldr	r3, [r3, #0]
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	f003 0308 	and.w	r3, r3, #8
 8010b00:	2b08      	cmp	r3, #8
 8010b02:	d12e      	bne.n	8010b62 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010b04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010b08:	9300      	str	r3, [sp, #0]
 8010b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b0c:	2200      	movs	r2, #0
 8010b0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010b12:	6878      	ldr	r0, [r7, #4]
 8010b14:	f000 f83b 	bl	8010b8e <UART_WaitOnFlagUntilTimeout>
 8010b18:	4603      	mov	r3, r0
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d021      	beq.n	8010b62 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b24:	693b      	ldr	r3, [r7, #16]
 8010b26:	e853 3f00 	ldrex	r3, [r3]
 8010b2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010b32:	623b      	str	r3, [r7, #32]
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	461a      	mov	r2, r3
 8010b3a:	6a3b      	ldr	r3, [r7, #32]
 8010b3c:	61fb      	str	r3, [r7, #28]
 8010b3e:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b40:	69b9      	ldr	r1, [r7, #24]
 8010b42:	69fa      	ldr	r2, [r7, #28]
 8010b44:	e841 2300 	strex	r3, r2, [r1]
 8010b48:	617b      	str	r3, [r7, #20]
   return(result);
 8010b4a:	697b      	ldr	r3, [r7, #20]
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d1e6      	bne.n	8010b1e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	2220      	movs	r2, #32
 8010b54:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	2200      	movs	r2, #0
 8010b5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010b5e:	2303      	movs	r3, #3
 8010b60:	e011      	b.n	8010b86 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	2220      	movs	r2, #32
 8010b66:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	2220      	movs	r2, #32
 8010b6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	2200      	movs	r2, #0
 8010b74:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	2200      	movs	r2, #0
 8010b7a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	2200      	movs	r2, #0
 8010b80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8010b84:	2300      	movs	r3, #0
}
 8010b86:	4618      	mov	r0, r3
 8010b88:	3728      	adds	r7, #40	@ 0x28
 8010b8a:	46bd      	mov	sp, r7
 8010b8c:	bd80      	pop	{r7, pc}

08010b8e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010b8e:	b580      	push	{r7, lr}
 8010b90:	b084      	sub	sp, #16
 8010b92:	af00      	add	r7, sp, #0
 8010b94:	60f8      	str	r0, [r7, #12]
 8010b96:	60b9      	str	r1, [r7, #8]
 8010b98:	603b      	str	r3, [r7, #0]
 8010b9a:	4613      	mov	r3, r2
 8010b9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010b9e:	e04f      	b.n	8010c40 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010ba0:	69bb      	ldr	r3, [r7, #24]
 8010ba2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010ba6:	d04b      	beq.n	8010c40 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010ba8:	f7f4 ff96 	bl	8005ad8 <HAL_GetTick>
 8010bac:	4602      	mov	r2, r0
 8010bae:	683b      	ldr	r3, [r7, #0]
 8010bb0:	1ad3      	subs	r3, r2, r3
 8010bb2:	69ba      	ldr	r2, [r7, #24]
 8010bb4:	429a      	cmp	r2, r3
 8010bb6:	d302      	bcc.n	8010bbe <UART_WaitOnFlagUntilTimeout+0x30>
 8010bb8:	69bb      	ldr	r3, [r7, #24]
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d101      	bne.n	8010bc2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010bbe:	2303      	movs	r3, #3
 8010bc0:	e04e      	b.n	8010c60 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	f003 0304 	and.w	r3, r3, #4
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d037      	beq.n	8010c40 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010bd0:	68bb      	ldr	r3, [r7, #8]
 8010bd2:	2b80      	cmp	r3, #128	@ 0x80
 8010bd4:	d034      	beq.n	8010c40 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010bd6:	68bb      	ldr	r3, [r7, #8]
 8010bd8:	2b40      	cmp	r3, #64	@ 0x40
 8010bda:	d031      	beq.n	8010c40 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	69db      	ldr	r3, [r3, #28]
 8010be2:	f003 0308 	and.w	r3, r3, #8
 8010be6:	2b08      	cmp	r3, #8
 8010be8:	d110      	bne.n	8010c0c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	2208      	movs	r2, #8
 8010bf0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010bf2:	68f8      	ldr	r0, [r7, #12]
 8010bf4:	f000 f838 	bl	8010c68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010bf8:	68fb      	ldr	r3, [r7, #12]
 8010bfa:	2208      	movs	r2, #8
 8010bfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	2200      	movs	r2, #0
 8010c04:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8010c08:	2301      	movs	r3, #1
 8010c0a:	e029      	b.n	8010c60 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	69db      	ldr	r3, [r3, #28]
 8010c12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010c16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010c1a:	d111      	bne.n	8010c40 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010c24:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010c26:	68f8      	ldr	r0, [r7, #12]
 8010c28:	f000 f81e 	bl	8010c68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	2220      	movs	r2, #32
 8010c30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	2200      	movs	r2, #0
 8010c38:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010c3c:	2303      	movs	r3, #3
 8010c3e:	e00f      	b.n	8010c60 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	69da      	ldr	r2, [r3, #28]
 8010c46:	68bb      	ldr	r3, [r7, #8]
 8010c48:	4013      	ands	r3, r2
 8010c4a:	68ba      	ldr	r2, [r7, #8]
 8010c4c:	429a      	cmp	r2, r3
 8010c4e:	bf0c      	ite	eq
 8010c50:	2301      	moveq	r3, #1
 8010c52:	2300      	movne	r3, #0
 8010c54:	b2db      	uxtb	r3, r3
 8010c56:	461a      	mov	r2, r3
 8010c58:	79fb      	ldrb	r3, [r7, #7]
 8010c5a:	429a      	cmp	r2, r3
 8010c5c:	d0a0      	beq.n	8010ba0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010c5e:	2300      	movs	r3, #0
}
 8010c60:	4618      	mov	r0, r3
 8010c62:	3710      	adds	r7, #16
 8010c64:	46bd      	mov	sp, r7
 8010c66:	bd80      	pop	{r7, pc}

08010c68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010c68:	b480      	push	{r7}
 8010c6a:	b095      	sub	sp, #84	@ 0x54
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c78:	e853 3f00 	ldrex	r3, [r3]
 8010c7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010c84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	461a      	mov	r2, r3
 8010c8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8010c90:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010c94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010c96:	e841 2300 	strex	r3, r2, [r1]
 8010c9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d1e6      	bne.n	8010c70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	3308      	adds	r3, #8
 8010ca8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010caa:	6a3b      	ldr	r3, [r7, #32]
 8010cac:	e853 3f00 	ldrex	r3, [r3]
 8010cb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8010cb2:	69fb      	ldr	r3, [r7, #28]
 8010cb4:	f023 0301 	bic.w	r3, r3, #1
 8010cb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	3308      	adds	r3, #8
 8010cc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010cc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010cc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010cca:	e841 2300 	strex	r3, r2, [r1]
 8010cce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d1e5      	bne.n	8010ca2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010cda:	2b01      	cmp	r3, #1
 8010cdc:	d118      	bne.n	8010d10 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	e853 3f00 	ldrex	r3, [r3]
 8010cea:	60bb      	str	r3, [r7, #8]
   return(result);
 8010cec:	68bb      	ldr	r3, [r7, #8]
 8010cee:	f023 0310 	bic.w	r3, r3, #16
 8010cf2:	647b      	str	r3, [r7, #68]	@ 0x44
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	461a      	mov	r2, r3
 8010cfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010cfc:	61bb      	str	r3, [r7, #24]
 8010cfe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d00:	6979      	ldr	r1, [r7, #20]
 8010d02:	69ba      	ldr	r2, [r7, #24]
 8010d04:	e841 2300 	strex	r3, r2, [r1]
 8010d08:	613b      	str	r3, [r7, #16]
   return(result);
 8010d0a:	693b      	ldr	r3, [r7, #16]
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d1e6      	bne.n	8010cde <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	2220      	movs	r2, #32
 8010d14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	2200      	movs	r2, #0
 8010d22:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8010d24:	bf00      	nop
 8010d26:	3754      	adds	r7, #84	@ 0x54
 8010d28:	46bd      	mov	sp, r7
 8010d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d2e:	4770      	bx	lr

08010d30 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8010d30:	b480      	push	{r7}
 8010d32:	b083      	sub	sp, #12
 8010d34:	af00      	add	r7, sp, #0
 8010d36:	6078      	str	r0, [r7, #4]
 8010d38:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8010d3a:	683b      	ldr	r3, [r7, #0]
 8010d3c:	681b      	ldr	r3, [r3, #0]
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d121      	bne.n	8010d86 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	681a      	ldr	r2, [r3, #0]
 8010d46:	4b27      	ldr	r3, [pc, #156]	@ (8010de4 <FMC_SDRAM_Init+0xb4>)
 8010d48:	4013      	ands	r3, r2
 8010d4a:	683a      	ldr	r2, [r7, #0]
 8010d4c:	6851      	ldr	r1, [r2, #4]
 8010d4e:	683a      	ldr	r2, [r7, #0]
 8010d50:	6892      	ldr	r2, [r2, #8]
 8010d52:	4311      	orrs	r1, r2
 8010d54:	683a      	ldr	r2, [r7, #0]
 8010d56:	68d2      	ldr	r2, [r2, #12]
 8010d58:	4311      	orrs	r1, r2
 8010d5a:	683a      	ldr	r2, [r7, #0]
 8010d5c:	6912      	ldr	r2, [r2, #16]
 8010d5e:	4311      	orrs	r1, r2
 8010d60:	683a      	ldr	r2, [r7, #0]
 8010d62:	6952      	ldr	r2, [r2, #20]
 8010d64:	4311      	orrs	r1, r2
 8010d66:	683a      	ldr	r2, [r7, #0]
 8010d68:	6992      	ldr	r2, [r2, #24]
 8010d6a:	4311      	orrs	r1, r2
 8010d6c:	683a      	ldr	r2, [r7, #0]
 8010d6e:	69d2      	ldr	r2, [r2, #28]
 8010d70:	4311      	orrs	r1, r2
 8010d72:	683a      	ldr	r2, [r7, #0]
 8010d74:	6a12      	ldr	r2, [r2, #32]
 8010d76:	4311      	orrs	r1, r2
 8010d78:	683a      	ldr	r2, [r7, #0]
 8010d7a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8010d7c:	430a      	orrs	r2, r1
 8010d7e:	431a      	orrs	r2, r3
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	601a      	str	r2, [r3, #0]
 8010d84:	e026      	b.n	8010dd4 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8010d8e:	683b      	ldr	r3, [r7, #0]
 8010d90:	69d9      	ldr	r1, [r3, #28]
 8010d92:	683b      	ldr	r3, [r7, #0]
 8010d94:	6a1b      	ldr	r3, [r3, #32]
 8010d96:	4319      	orrs	r1, r3
 8010d98:	683b      	ldr	r3, [r7, #0]
 8010d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d9c:	430b      	orrs	r3, r1
 8010d9e:	431a      	orrs	r2, r3
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	685a      	ldr	r2, [r3, #4]
 8010da8:	4b0e      	ldr	r3, [pc, #56]	@ (8010de4 <FMC_SDRAM_Init+0xb4>)
 8010daa:	4013      	ands	r3, r2
 8010dac:	683a      	ldr	r2, [r7, #0]
 8010dae:	6851      	ldr	r1, [r2, #4]
 8010db0:	683a      	ldr	r2, [r7, #0]
 8010db2:	6892      	ldr	r2, [r2, #8]
 8010db4:	4311      	orrs	r1, r2
 8010db6:	683a      	ldr	r2, [r7, #0]
 8010db8:	68d2      	ldr	r2, [r2, #12]
 8010dba:	4311      	orrs	r1, r2
 8010dbc:	683a      	ldr	r2, [r7, #0]
 8010dbe:	6912      	ldr	r2, [r2, #16]
 8010dc0:	4311      	orrs	r1, r2
 8010dc2:	683a      	ldr	r2, [r7, #0]
 8010dc4:	6952      	ldr	r2, [r2, #20]
 8010dc6:	4311      	orrs	r1, r2
 8010dc8:	683a      	ldr	r2, [r7, #0]
 8010dca:	6992      	ldr	r2, [r2, #24]
 8010dcc:	430a      	orrs	r2, r1
 8010dce:	431a      	orrs	r2, r3
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8010dd4:	2300      	movs	r3, #0
}
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	370c      	adds	r7, #12
 8010dda:	46bd      	mov	sp, r7
 8010ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de0:	4770      	bx	lr
 8010de2:	bf00      	nop
 8010de4:	ffff8000 	.word	0xffff8000

08010de8 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8010de8:	b480      	push	{r7}
 8010dea:	b085      	sub	sp, #20
 8010dec:	af00      	add	r7, sp, #0
 8010dee:	60f8      	str	r0, [r7, #12]
 8010df0:	60b9      	str	r1, [r7, #8]
 8010df2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d128      	bne.n	8010e4c <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	689b      	ldr	r3, [r3, #8]
 8010dfe:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8010e02:	68bb      	ldr	r3, [r7, #8]
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	1e59      	subs	r1, r3, #1
 8010e08:	68bb      	ldr	r3, [r7, #8]
 8010e0a:	685b      	ldr	r3, [r3, #4]
 8010e0c:	3b01      	subs	r3, #1
 8010e0e:	011b      	lsls	r3, r3, #4
 8010e10:	4319      	orrs	r1, r3
 8010e12:	68bb      	ldr	r3, [r7, #8]
 8010e14:	689b      	ldr	r3, [r3, #8]
 8010e16:	3b01      	subs	r3, #1
 8010e18:	021b      	lsls	r3, r3, #8
 8010e1a:	4319      	orrs	r1, r3
 8010e1c:	68bb      	ldr	r3, [r7, #8]
 8010e1e:	68db      	ldr	r3, [r3, #12]
 8010e20:	3b01      	subs	r3, #1
 8010e22:	031b      	lsls	r3, r3, #12
 8010e24:	4319      	orrs	r1, r3
 8010e26:	68bb      	ldr	r3, [r7, #8]
 8010e28:	691b      	ldr	r3, [r3, #16]
 8010e2a:	3b01      	subs	r3, #1
 8010e2c:	041b      	lsls	r3, r3, #16
 8010e2e:	4319      	orrs	r1, r3
 8010e30:	68bb      	ldr	r3, [r7, #8]
 8010e32:	695b      	ldr	r3, [r3, #20]
 8010e34:	3b01      	subs	r3, #1
 8010e36:	051b      	lsls	r3, r3, #20
 8010e38:	4319      	orrs	r1, r3
 8010e3a:	68bb      	ldr	r3, [r7, #8]
 8010e3c:	699b      	ldr	r3, [r3, #24]
 8010e3e:	3b01      	subs	r3, #1
 8010e40:	061b      	lsls	r3, r3, #24
 8010e42:	430b      	orrs	r3, r1
 8010e44:	431a      	orrs	r2, r3
 8010e46:	68fb      	ldr	r3, [r7, #12]
 8010e48:	609a      	str	r2, [r3, #8]
 8010e4a:	e02d      	b.n	8010ea8 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	689a      	ldr	r2, [r3, #8]
 8010e50:	4b19      	ldr	r3, [pc, #100]	@ (8010eb8 <FMC_SDRAM_Timing_Init+0xd0>)
 8010e52:	4013      	ands	r3, r2
 8010e54:	68ba      	ldr	r2, [r7, #8]
 8010e56:	68d2      	ldr	r2, [r2, #12]
 8010e58:	3a01      	subs	r2, #1
 8010e5a:	0311      	lsls	r1, r2, #12
 8010e5c:	68ba      	ldr	r2, [r7, #8]
 8010e5e:	6952      	ldr	r2, [r2, #20]
 8010e60:	3a01      	subs	r2, #1
 8010e62:	0512      	lsls	r2, r2, #20
 8010e64:	430a      	orrs	r2, r1
 8010e66:	431a      	orrs	r2, r3
 8010e68:	68fb      	ldr	r3, [r7, #12]
 8010e6a:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	68db      	ldr	r3, [r3, #12]
 8010e70:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8010e74:	68bb      	ldr	r3, [r7, #8]
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	1e59      	subs	r1, r3, #1
 8010e7a:	68bb      	ldr	r3, [r7, #8]
 8010e7c:	685b      	ldr	r3, [r3, #4]
 8010e7e:	3b01      	subs	r3, #1
 8010e80:	011b      	lsls	r3, r3, #4
 8010e82:	4319      	orrs	r1, r3
 8010e84:	68bb      	ldr	r3, [r7, #8]
 8010e86:	689b      	ldr	r3, [r3, #8]
 8010e88:	3b01      	subs	r3, #1
 8010e8a:	021b      	lsls	r3, r3, #8
 8010e8c:	4319      	orrs	r1, r3
 8010e8e:	68bb      	ldr	r3, [r7, #8]
 8010e90:	691b      	ldr	r3, [r3, #16]
 8010e92:	3b01      	subs	r3, #1
 8010e94:	041b      	lsls	r3, r3, #16
 8010e96:	4319      	orrs	r1, r3
 8010e98:	68bb      	ldr	r3, [r7, #8]
 8010e9a:	699b      	ldr	r3, [r3, #24]
 8010e9c:	3b01      	subs	r3, #1
 8010e9e:	061b      	lsls	r3, r3, #24
 8010ea0:	430b      	orrs	r3, r1
 8010ea2:	431a      	orrs	r2, r3
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8010ea8:	2300      	movs	r3, #0
}
 8010eaa:	4618      	mov	r0, r3
 8010eac:	3714      	adds	r7, #20
 8010eae:	46bd      	mov	sp, r7
 8010eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb4:	4770      	bx	lr
 8010eb6:	bf00      	nop
 8010eb8:	ff0f0fff 	.word	0xff0f0fff

08010ebc <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8010ebc:	b480      	push	{r7}
 8010ebe:	b085      	sub	sp, #20
 8010ec0:	af00      	add	r7, sp, #0
 8010ec2:	60f8      	str	r0, [r7, #12]
 8010ec4:	60b9      	str	r1, [r7, #8]
 8010ec6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	691a      	ldr	r2, [r3, #16]
 8010ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8010f00 <FMC_SDRAM_SendCommand+0x44>)
 8010ece:	4013      	ands	r3, r2
 8010ed0:	68ba      	ldr	r2, [r7, #8]
 8010ed2:	6811      	ldr	r1, [r2, #0]
 8010ed4:	68ba      	ldr	r2, [r7, #8]
 8010ed6:	6852      	ldr	r2, [r2, #4]
 8010ed8:	4311      	orrs	r1, r2
 8010eda:	68ba      	ldr	r2, [r7, #8]
 8010edc:	6892      	ldr	r2, [r2, #8]
 8010ede:	3a01      	subs	r2, #1
 8010ee0:	0152      	lsls	r2, r2, #5
 8010ee2:	4311      	orrs	r1, r2
 8010ee4:	68ba      	ldr	r2, [r7, #8]
 8010ee6:	68d2      	ldr	r2, [r2, #12]
 8010ee8:	0252      	lsls	r2, r2, #9
 8010eea:	430a      	orrs	r2, r1
 8010eec:	431a      	orrs	r2, r3
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8010ef2:	2300      	movs	r3, #0
}
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	3714      	adds	r7, #20
 8010ef8:	46bd      	mov	sp, r7
 8010efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efe:	4770      	bx	lr
 8010f00:	ffc00000 	.word	0xffc00000

08010f04 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8010f04:	b480      	push	{r7}
 8010f06:	b083      	sub	sp, #12
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	6078      	str	r0, [r7, #4]
 8010f0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	695a      	ldr	r2, [r3, #20]
 8010f12:	4b07      	ldr	r3, [pc, #28]	@ (8010f30 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8010f14:	4013      	ands	r3, r2
 8010f16:	683a      	ldr	r2, [r7, #0]
 8010f18:	0052      	lsls	r2, r2, #1
 8010f1a:	431a      	orrs	r2, r3
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8010f20:	2300      	movs	r3, #0
}
 8010f22:	4618      	mov	r0, r3
 8010f24:	370c      	adds	r7, #12
 8010f26:	46bd      	mov	sp, r7
 8010f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f2c:	4770      	bx	lr
 8010f2e:	bf00      	nop
 8010f30:	ffffc001 	.word	0xffffc001

08010f34 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8010f34:	b084      	sub	sp, #16
 8010f36:	b480      	push	{r7}
 8010f38:	b085      	sub	sp, #20
 8010f3a:	af00      	add	r7, sp, #0
 8010f3c:	6078      	str	r0, [r7, #4]
 8010f3e:	f107 001c 	add.w	r0, r7, #28
 8010f42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8010f46:	2300      	movs	r3, #0
 8010f48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8010f4a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010f4c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8010f4e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8010f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8010f52:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8010f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8010f56:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8010f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8010f5a:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8010f5e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8010f60:	68fa      	ldr	r2, [r7, #12]
 8010f62:	4313      	orrs	r3, r2
 8010f64:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	685a      	ldr	r2, [r3, #4]
 8010f6a:	4b07      	ldr	r3, [pc, #28]	@ (8010f88 <SDMMC_Init+0x54>)
 8010f6c:	4013      	ands	r3, r2
 8010f6e:	68fa      	ldr	r2, [r7, #12]
 8010f70:	431a      	orrs	r2, r3
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010f76:	2300      	movs	r3, #0
}
 8010f78:	4618      	mov	r0, r3
 8010f7a:	3714      	adds	r7, #20
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f82:	b004      	add	sp, #16
 8010f84:	4770      	bx	lr
 8010f86:	bf00      	nop
 8010f88:	ffff8100 	.word	0xffff8100

08010f8c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8010f8c:	b480      	push	{r7}
 8010f8e:	b083      	sub	sp, #12
 8010f90:	af00      	add	r7, sp, #0
 8010f92:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	370c      	adds	r7, #12
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa4:	4770      	bx	lr

08010fa6 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8010fa6:	b480      	push	{r7}
 8010fa8:	b083      	sub	sp, #12
 8010faa:	af00      	add	r7, sp, #0
 8010fac:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	2203      	movs	r2, #3
 8010fb2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8010fb4:	2300      	movs	r3, #0
}
 8010fb6:	4618      	mov	r0, r3
 8010fb8:	370c      	adds	r7, #12
 8010fba:	46bd      	mov	sp, r7
 8010fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fc0:	4770      	bx	lr

08010fc2 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8010fc2:	b480      	push	{r7}
 8010fc4:	b083      	sub	sp, #12
 8010fc6:	af00      	add	r7, sp, #0
 8010fc8:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	f003 0303 	and.w	r3, r3, #3
}
 8010fd2:	4618      	mov	r0, r3
 8010fd4:	370c      	adds	r7, #12
 8010fd6:	46bd      	mov	sp, r7
 8010fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fdc:	4770      	bx	lr
	...

08010fe0 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8010fe0:	b480      	push	{r7}
 8010fe2:	b085      	sub	sp, #20
 8010fe4:	af00      	add	r7, sp, #0
 8010fe6:	6078      	str	r0, [r7, #4]
 8010fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010fea:	2300      	movs	r3, #0
 8010fec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8010fee:	683b      	ldr	r3, [r7, #0]
 8010ff0:	681a      	ldr	r2, [r3, #0]
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010ff6:	683b      	ldr	r3, [r7, #0]
 8010ff8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8010ffa:	683b      	ldr	r3, [r7, #0]
 8010ffc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010ffe:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8011000:	683b      	ldr	r3, [r7, #0]
 8011002:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8011004:	431a      	orrs	r2, r3
                       Command->CPSM);
 8011006:	683b      	ldr	r3, [r7, #0]
 8011008:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 801100a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801100c:	68fa      	ldr	r2, [r7, #12]
 801100e:	4313      	orrs	r3, r2
 8011010:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	68da      	ldr	r2, [r3, #12]
 8011016:	4b06      	ldr	r3, [pc, #24]	@ (8011030 <SDMMC_SendCommand+0x50>)
 8011018:	4013      	ands	r3, r2
 801101a:	68fa      	ldr	r2, [r7, #12]
 801101c:	431a      	orrs	r2, r3
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8011022:	2300      	movs	r3, #0
}
 8011024:	4618      	mov	r0, r3
 8011026:	3714      	adds	r7, #20
 8011028:	46bd      	mov	sp, r7
 801102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801102e:	4770      	bx	lr
 8011030:	fffff000 	.word	0xfffff000

08011034 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8011034:	b480      	push	{r7}
 8011036:	b083      	sub	sp, #12
 8011038:	af00      	add	r7, sp, #0
 801103a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	691b      	ldr	r3, [r3, #16]
 8011040:	b2db      	uxtb	r3, r3
}
 8011042:	4618      	mov	r0, r3
 8011044:	370c      	adds	r7, #12
 8011046:	46bd      	mov	sp, r7
 8011048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801104c:	4770      	bx	lr

0801104e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 801104e:	b480      	push	{r7}
 8011050:	b085      	sub	sp, #20
 8011052:	af00      	add	r7, sp, #0
 8011054:	6078      	str	r0, [r7, #4]
 8011056:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	3314      	adds	r3, #20
 801105c:	461a      	mov	r2, r3
 801105e:	683b      	ldr	r3, [r7, #0]
 8011060:	4413      	add	r3, r2
 8011062:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	681b      	ldr	r3, [r3, #0]
}  
 8011068:	4618      	mov	r0, r3
 801106a:	3714      	adds	r7, #20
 801106c:	46bd      	mov	sp, r7
 801106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011072:	4770      	bx	lr

08011074 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8011074:	b480      	push	{r7}
 8011076:	b085      	sub	sp, #20
 8011078:	af00      	add	r7, sp, #0
 801107a:	6078      	str	r0, [r7, #4]
 801107c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801107e:	2300      	movs	r3, #0
 8011080:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8011082:	683b      	ldr	r3, [r7, #0]
 8011084:	681a      	ldr	r2, [r3, #0]
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 801108a:	683b      	ldr	r3, [r7, #0]
 801108c:	685a      	ldr	r2, [r3, #4]
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8011092:	683b      	ldr	r3, [r7, #0]
 8011094:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8011096:	683b      	ldr	r3, [r7, #0]
 8011098:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801109a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 801109c:	683b      	ldr	r3, [r7, #0]
 801109e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80110a0:	431a      	orrs	r2, r3
                       Data->DPSM);
 80110a2:	683b      	ldr	r3, [r7, #0]
 80110a4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80110a6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80110a8:	68fa      	ldr	r2, [r7, #12]
 80110aa:	4313      	orrs	r3, r2
 80110ac:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110b2:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	431a      	orrs	r2, r3
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80110be:	2300      	movs	r3, #0

}
 80110c0:	4618      	mov	r0, r3
 80110c2:	3714      	adds	r7, #20
 80110c4:	46bd      	mov	sp, r7
 80110c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ca:	4770      	bx	lr

080110cc <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80110cc:	b580      	push	{r7, lr}
 80110ce:	b088      	sub	sp, #32
 80110d0:	af00      	add	r7, sp, #0
 80110d2:	6078      	str	r0, [r7, #4]
 80110d4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80110da:	2310      	movs	r3, #16
 80110dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80110de:	2340      	movs	r3, #64	@ 0x40
 80110e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80110e2:	2300      	movs	r3, #0
 80110e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80110e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80110ea:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80110ec:	f107 0308 	add.w	r3, r7, #8
 80110f0:	4619      	mov	r1, r3
 80110f2:	6878      	ldr	r0, [r7, #4]
 80110f4:	f7ff ff74 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80110f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80110fc:	2110      	movs	r1, #16
 80110fe:	6878      	ldr	r0, [r7, #4]
 8011100:	f000 fa1a 	bl	8011538 <SDMMC_GetCmdResp1>
 8011104:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011106:	69fb      	ldr	r3, [r7, #28]
}
 8011108:	4618      	mov	r0, r3
 801110a:	3720      	adds	r7, #32
 801110c:	46bd      	mov	sp, r7
 801110e:	bd80      	pop	{r7, pc}

08011110 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8011110:	b580      	push	{r7, lr}
 8011112:	b088      	sub	sp, #32
 8011114:	af00      	add	r7, sp, #0
 8011116:	6078      	str	r0, [r7, #4]
 8011118:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801111a:	683b      	ldr	r3, [r7, #0]
 801111c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 801111e:	2311      	movs	r3, #17
 8011120:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011122:	2340      	movs	r3, #64	@ 0x40
 8011124:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011126:	2300      	movs	r3, #0
 8011128:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801112a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801112e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011130:	f107 0308 	add.w	r3, r7, #8
 8011134:	4619      	mov	r1, r3
 8011136:	6878      	ldr	r0, [r7, #4]
 8011138:	f7ff ff52 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 801113c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011140:	2111      	movs	r1, #17
 8011142:	6878      	ldr	r0, [r7, #4]
 8011144:	f000 f9f8 	bl	8011538 <SDMMC_GetCmdResp1>
 8011148:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801114a:	69fb      	ldr	r3, [r7, #28]
}
 801114c:	4618      	mov	r0, r3
 801114e:	3720      	adds	r7, #32
 8011150:	46bd      	mov	sp, r7
 8011152:	bd80      	pop	{r7, pc}

08011154 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8011154:	b580      	push	{r7, lr}
 8011156:	b088      	sub	sp, #32
 8011158:	af00      	add	r7, sp, #0
 801115a:	6078      	str	r0, [r7, #4]
 801115c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801115e:	683b      	ldr	r3, [r7, #0]
 8011160:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8011162:	2312      	movs	r3, #18
 8011164:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011166:	2340      	movs	r3, #64	@ 0x40
 8011168:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801116a:	2300      	movs	r3, #0
 801116c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801116e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011172:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011174:	f107 0308 	add.w	r3, r7, #8
 8011178:	4619      	mov	r1, r3
 801117a:	6878      	ldr	r0, [r7, #4]
 801117c:	f7ff ff30 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8011180:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011184:	2112      	movs	r1, #18
 8011186:	6878      	ldr	r0, [r7, #4]
 8011188:	f000 f9d6 	bl	8011538 <SDMMC_GetCmdResp1>
 801118c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801118e:	69fb      	ldr	r3, [r7, #28]
}
 8011190:	4618      	mov	r0, r3
 8011192:	3720      	adds	r7, #32
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}

08011198 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8011198:	b580      	push	{r7, lr}
 801119a:	b088      	sub	sp, #32
 801119c:	af00      	add	r7, sp, #0
 801119e:	6078      	str	r0, [r7, #4]
 80111a0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80111a2:	683b      	ldr	r3, [r7, #0]
 80111a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80111a6:	2318      	movs	r3, #24
 80111a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80111aa:	2340      	movs	r3, #64	@ 0x40
 80111ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80111ae:	2300      	movs	r3, #0
 80111b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80111b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80111b6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80111b8:	f107 0308 	add.w	r3, r7, #8
 80111bc:	4619      	mov	r1, r3
 80111be:	6878      	ldr	r0, [r7, #4]
 80111c0:	f7ff ff0e 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80111c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80111c8:	2118      	movs	r1, #24
 80111ca:	6878      	ldr	r0, [r7, #4]
 80111cc:	f000 f9b4 	bl	8011538 <SDMMC_GetCmdResp1>
 80111d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80111d2:	69fb      	ldr	r3, [r7, #28]
}
 80111d4:	4618      	mov	r0, r3
 80111d6:	3720      	adds	r7, #32
 80111d8:	46bd      	mov	sp, r7
 80111da:	bd80      	pop	{r7, pc}

080111dc <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80111dc:	b580      	push	{r7, lr}
 80111de:	b088      	sub	sp, #32
 80111e0:	af00      	add	r7, sp, #0
 80111e2:	6078      	str	r0, [r7, #4]
 80111e4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80111e6:	683b      	ldr	r3, [r7, #0]
 80111e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80111ea:	2319      	movs	r3, #25
 80111ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80111ee:	2340      	movs	r3, #64	@ 0x40
 80111f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80111f2:	2300      	movs	r3, #0
 80111f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80111f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80111fa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80111fc:	f107 0308 	add.w	r3, r7, #8
 8011200:	4619      	mov	r1, r3
 8011202:	6878      	ldr	r0, [r7, #4]
 8011204:	f7ff feec 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8011208:	f241 3288 	movw	r2, #5000	@ 0x1388
 801120c:	2119      	movs	r1, #25
 801120e:	6878      	ldr	r0, [r7, #4]
 8011210:	f000 f992 	bl	8011538 <SDMMC_GetCmdResp1>
 8011214:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011216:	69fb      	ldr	r3, [r7, #28]
}
 8011218:	4618      	mov	r0, r3
 801121a:	3720      	adds	r7, #32
 801121c:	46bd      	mov	sp, r7
 801121e:	bd80      	pop	{r7, pc}

08011220 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8011220:	b580      	push	{r7, lr}
 8011222:	b088      	sub	sp, #32
 8011224:	af00      	add	r7, sp, #0
 8011226:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8011228:	2300      	movs	r3, #0
 801122a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 801122c:	230c      	movs	r3, #12
 801122e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011230:	2340      	movs	r3, #64	@ 0x40
 8011232:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011234:	2300      	movs	r3, #0
 8011236:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011238:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801123c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801123e:	f107 0308 	add.w	r3, r7, #8
 8011242:	4619      	mov	r1, r3
 8011244:	6878      	ldr	r0, [r7, #4]
 8011246:	f7ff fecb 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 801124a:	4a05      	ldr	r2, [pc, #20]	@ (8011260 <SDMMC_CmdStopTransfer+0x40>)
 801124c:	210c      	movs	r1, #12
 801124e:	6878      	ldr	r0, [r7, #4]
 8011250:	f000 f972 	bl	8011538 <SDMMC_GetCmdResp1>
 8011254:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011256:	69fb      	ldr	r3, [r7, #28]
}
 8011258:	4618      	mov	r0, r3
 801125a:	3720      	adds	r7, #32
 801125c:	46bd      	mov	sp, r7
 801125e:	bd80      	pop	{r7, pc}
 8011260:	05f5e100 	.word	0x05f5e100

08011264 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8011264:	b580      	push	{r7, lr}
 8011266:	b08a      	sub	sp, #40	@ 0x28
 8011268:	af00      	add	r7, sp, #0
 801126a:	60f8      	str	r0, [r7, #12]
 801126c:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8011270:	683b      	ldr	r3, [r7, #0]
 8011272:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8011274:	2307      	movs	r3, #7
 8011276:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011278:	2340      	movs	r3, #64	@ 0x40
 801127a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801127c:	2300      	movs	r3, #0
 801127e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011280:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011284:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011286:	f107 0310 	add.w	r3, r7, #16
 801128a:	4619      	mov	r1, r3
 801128c:	68f8      	ldr	r0, [r7, #12]
 801128e:	f7ff fea7 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8011292:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011296:	2107      	movs	r1, #7
 8011298:	68f8      	ldr	r0, [r7, #12]
 801129a:	f000 f94d 	bl	8011538 <SDMMC_GetCmdResp1>
 801129e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 80112a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80112a2:	4618      	mov	r0, r3
 80112a4:	3728      	adds	r7, #40	@ 0x28
 80112a6:	46bd      	mov	sp, r7
 80112a8:	bd80      	pop	{r7, pc}

080112aa <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80112aa:	b580      	push	{r7, lr}
 80112ac:	b088      	sub	sp, #32
 80112ae:	af00      	add	r7, sp, #0
 80112b0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80112b2:	2300      	movs	r3, #0
 80112b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80112b6:	2300      	movs	r3, #0
 80112b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80112ba:	2300      	movs	r3, #0
 80112bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80112be:	2300      	movs	r3, #0
 80112c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80112c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80112c6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80112c8:	f107 0308 	add.w	r3, r7, #8
 80112cc:	4619      	mov	r1, r3
 80112ce:	6878      	ldr	r0, [r7, #4]
 80112d0:	f7ff fe86 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80112d4:	6878      	ldr	r0, [r7, #4]
 80112d6:	f000 fb67 	bl	80119a8 <SDMMC_GetCmdError>
 80112da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80112dc:	69fb      	ldr	r3, [r7, #28]
}
 80112de:	4618      	mov	r0, r3
 80112e0:	3720      	adds	r7, #32
 80112e2:	46bd      	mov	sp, r7
 80112e4:	bd80      	pop	{r7, pc}

080112e6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80112e6:	b580      	push	{r7, lr}
 80112e8:	b088      	sub	sp, #32
 80112ea:	af00      	add	r7, sp, #0
 80112ec:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80112ee:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80112f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80112f4:	2308      	movs	r3, #8
 80112f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80112f8:	2340      	movs	r3, #64	@ 0x40
 80112fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80112fc:	2300      	movs	r3, #0
 80112fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011300:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011304:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011306:	f107 0308 	add.w	r3, r7, #8
 801130a:	4619      	mov	r1, r3
 801130c:	6878      	ldr	r0, [r7, #4]
 801130e:	f7ff fe67 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8011312:	6878      	ldr	r0, [r7, #4]
 8011314:	f000 fafa 	bl	801190c <SDMMC_GetCmdResp7>
 8011318:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801131a:	69fb      	ldr	r3, [r7, #28]
}
 801131c:	4618      	mov	r0, r3
 801131e:	3720      	adds	r7, #32
 8011320:	46bd      	mov	sp, r7
 8011322:	bd80      	pop	{r7, pc}

08011324 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011324:	b580      	push	{r7, lr}
 8011326:	b088      	sub	sp, #32
 8011328:	af00      	add	r7, sp, #0
 801132a:	6078      	str	r0, [r7, #4]
 801132c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 801132e:	683b      	ldr	r3, [r7, #0]
 8011330:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8011332:	2337      	movs	r3, #55	@ 0x37
 8011334:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011336:	2340      	movs	r3, #64	@ 0x40
 8011338:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801133a:	2300      	movs	r3, #0
 801133c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801133e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011342:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011344:	f107 0308 	add.w	r3, r7, #8
 8011348:	4619      	mov	r1, r3
 801134a:	6878      	ldr	r0, [r7, #4]
 801134c:	f7ff fe48 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8011350:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011354:	2137      	movs	r1, #55	@ 0x37
 8011356:	6878      	ldr	r0, [r7, #4]
 8011358:	f000 f8ee 	bl	8011538 <SDMMC_GetCmdResp1>
 801135c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801135e:	69fb      	ldr	r3, [r7, #28]
}
 8011360:	4618      	mov	r0, r3
 8011362:	3720      	adds	r7, #32
 8011364:	46bd      	mov	sp, r7
 8011366:	bd80      	pop	{r7, pc}

08011368 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011368:	b580      	push	{r7, lr}
 801136a:	b088      	sub	sp, #32
 801136c:	af00      	add	r7, sp, #0
 801136e:	6078      	str	r0, [r7, #4]
 8011370:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8011372:	683a      	ldr	r2, [r7, #0]
 8011374:	4b0d      	ldr	r3, [pc, #52]	@ (80113ac <SDMMC_CmdAppOperCommand+0x44>)
 8011376:	4313      	orrs	r3, r2
 8011378:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 801137a:	2329      	movs	r3, #41	@ 0x29
 801137c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801137e:	2340      	movs	r3, #64	@ 0x40
 8011380:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011382:	2300      	movs	r3, #0
 8011384:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011386:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801138a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801138c:	f107 0308 	add.w	r3, r7, #8
 8011390:	4619      	mov	r1, r3
 8011392:	6878      	ldr	r0, [r7, #4]
 8011394:	f7ff fe24 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8011398:	6878      	ldr	r0, [r7, #4]
 801139a:	f000 fa03 	bl	80117a4 <SDMMC_GetCmdResp3>
 801139e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80113a0:	69fb      	ldr	r3, [r7, #28]
}
 80113a2:	4618      	mov	r0, r3
 80113a4:	3720      	adds	r7, #32
 80113a6:	46bd      	mov	sp, r7
 80113a8:	bd80      	pop	{r7, pc}
 80113aa:	bf00      	nop
 80113ac:	80100000 	.word	0x80100000

080113b0 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80113b0:	b580      	push	{r7, lr}
 80113b2:	b088      	sub	sp, #32
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
 80113b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80113ba:	683b      	ldr	r3, [r7, #0]
 80113bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80113be:	2306      	movs	r3, #6
 80113c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80113c2:	2340      	movs	r3, #64	@ 0x40
 80113c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80113c6:	2300      	movs	r3, #0
 80113c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80113ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80113ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80113d0:	f107 0308 	add.w	r3, r7, #8
 80113d4:	4619      	mov	r1, r3
 80113d6:	6878      	ldr	r0, [r7, #4]
 80113d8:	f7ff fe02 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 80113dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80113e0:	2106      	movs	r1, #6
 80113e2:	6878      	ldr	r0, [r7, #4]
 80113e4:	f000 f8a8 	bl	8011538 <SDMMC_GetCmdResp1>
 80113e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80113ea:	69fb      	ldr	r3, [r7, #28]
}
 80113ec:	4618      	mov	r0, r3
 80113ee:	3720      	adds	r7, #32
 80113f0:	46bd      	mov	sp, r7
 80113f2:	bd80      	pop	{r7, pc}

080113f4 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80113f4:	b580      	push	{r7, lr}
 80113f6:	b088      	sub	sp, #32
 80113f8:	af00      	add	r7, sp, #0
 80113fa:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80113fc:	2300      	movs	r3, #0
 80113fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8011400:	2333      	movs	r3, #51	@ 0x33
 8011402:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011404:	2340      	movs	r3, #64	@ 0x40
 8011406:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011408:	2300      	movs	r3, #0
 801140a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801140c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011410:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011412:	f107 0308 	add.w	r3, r7, #8
 8011416:	4619      	mov	r1, r3
 8011418:	6878      	ldr	r0, [r7, #4]
 801141a:	f7ff fde1 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 801141e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011422:	2133      	movs	r1, #51	@ 0x33
 8011424:	6878      	ldr	r0, [r7, #4]
 8011426:	f000 f887 	bl	8011538 <SDMMC_GetCmdResp1>
 801142a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801142c:	69fb      	ldr	r3, [r7, #28]
}
 801142e:	4618      	mov	r0, r3
 8011430:	3720      	adds	r7, #32
 8011432:	46bd      	mov	sp, r7
 8011434:	bd80      	pop	{r7, pc}

08011436 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8011436:	b580      	push	{r7, lr}
 8011438:	b088      	sub	sp, #32
 801143a:	af00      	add	r7, sp, #0
 801143c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 801143e:	2300      	movs	r3, #0
 8011440:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8011442:	2302      	movs	r3, #2
 8011444:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011446:	23c0      	movs	r3, #192	@ 0xc0
 8011448:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801144a:	2300      	movs	r3, #0
 801144c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801144e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011452:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011454:	f107 0308 	add.w	r3, r7, #8
 8011458:	4619      	mov	r1, r3
 801145a:	6878      	ldr	r0, [r7, #4]
 801145c:	f7ff fdc0 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011460:	6878      	ldr	r0, [r7, #4]
 8011462:	f000 f957 	bl	8011714 <SDMMC_GetCmdResp2>
 8011466:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011468:	69fb      	ldr	r3, [r7, #28]
}
 801146a:	4618      	mov	r0, r3
 801146c:	3720      	adds	r7, #32
 801146e:	46bd      	mov	sp, r7
 8011470:	bd80      	pop	{r7, pc}

08011472 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011472:	b580      	push	{r7, lr}
 8011474:	b088      	sub	sp, #32
 8011476:	af00      	add	r7, sp, #0
 8011478:	6078      	str	r0, [r7, #4]
 801147a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 801147c:	683b      	ldr	r3, [r7, #0]
 801147e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8011480:	2309      	movs	r3, #9
 8011482:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011484:	23c0      	movs	r3, #192	@ 0xc0
 8011486:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011488:	2300      	movs	r3, #0
 801148a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801148c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011490:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011492:	f107 0308 	add.w	r3, r7, #8
 8011496:	4619      	mov	r1, r3
 8011498:	6878      	ldr	r0, [r7, #4]
 801149a:	f7ff fda1 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801149e:	6878      	ldr	r0, [r7, #4]
 80114a0:	f000 f938 	bl	8011714 <SDMMC_GetCmdResp2>
 80114a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80114a6:	69fb      	ldr	r3, [r7, #28]
}
 80114a8:	4618      	mov	r0, r3
 80114aa:	3720      	adds	r7, #32
 80114ac:	46bd      	mov	sp, r7
 80114ae:	bd80      	pop	{r7, pc}

080114b0 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80114b0:	b580      	push	{r7, lr}
 80114b2:	b088      	sub	sp, #32
 80114b4:	af00      	add	r7, sp, #0
 80114b6:	6078      	str	r0, [r7, #4]
 80114b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80114ba:	2300      	movs	r3, #0
 80114bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80114be:	2303      	movs	r3, #3
 80114c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80114c2:	2340      	movs	r3, #64	@ 0x40
 80114c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80114c6:	2300      	movs	r3, #0
 80114c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80114ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80114ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80114d0:	f107 0308 	add.w	r3, r7, #8
 80114d4:	4619      	mov	r1, r3
 80114d6:	6878      	ldr	r0, [r7, #4]
 80114d8:	f7ff fd82 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80114dc:	683a      	ldr	r2, [r7, #0]
 80114de:	2103      	movs	r1, #3
 80114e0:	6878      	ldr	r0, [r7, #4]
 80114e2:	f000 f99d 	bl	8011820 <SDMMC_GetCmdResp6>
 80114e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80114e8:	69fb      	ldr	r3, [r7, #28]
}
 80114ea:	4618      	mov	r0, r3
 80114ec:	3720      	adds	r7, #32
 80114ee:	46bd      	mov	sp, r7
 80114f0:	bd80      	pop	{r7, pc}

080114f2 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80114f2:	b580      	push	{r7, lr}
 80114f4:	b088      	sub	sp, #32
 80114f6:	af00      	add	r7, sp, #0
 80114f8:	6078      	str	r0, [r7, #4]
 80114fa:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80114fc:	683b      	ldr	r3, [r7, #0]
 80114fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8011500:	230d      	movs	r3, #13
 8011502:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011504:	2340      	movs	r3, #64	@ 0x40
 8011506:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011508:	2300      	movs	r3, #0
 801150a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801150c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011510:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011512:	f107 0308 	add.w	r3, r7, #8
 8011516:	4619      	mov	r1, r3
 8011518:	6878      	ldr	r0, [r7, #4]
 801151a:	f7ff fd61 	bl	8010fe0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801151e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011522:	210d      	movs	r1, #13
 8011524:	6878      	ldr	r0, [r7, #4]
 8011526:	f000 f807 	bl	8011538 <SDMMC_GetCmdResp1>
 801152a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801152c:	69fb      	ldr	r3, [r7, #28]
}
 801152e:	4618      	mov	r0, r3
 8011530:	3720      	adds	r7, #32
 8011532:	46bd      	mov	sp, r7
 8011534:	bd80      	pop	{r7, pc}
	...

08011538 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8011538:	b580      	push	{r7, lr}
 801153a:	b088      	sub	sp, #32
 801153c:	af00      	add	r7, sp, #0
 801153e:	60f8      	str	r0, [r7, #12]
 8011540:	460b      	mov	r3, r1
 8011542:	607a      	str	r2, [r7, #4]
 8011544:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8011546:	4b70      	ldr	r3, [pc, #448]	@ (8011708 <SDMMC_GetCmdResp1+0x1d0>)
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	4a70      	ldr	r2, [pc, #448]	@ (801170c <SDMMC_GetCmdResp1+0x1d4>)
 801154c:	fba2 2303 	umull	r2, r3, r2, r3
 8011550:	0a5a      	lsrs	r2, r3, #9
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	fb02 f303 	mul.w	r3, r2, r3
 8011558:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 801155a:	69fb      	ldr	r3, [r7, #28]
 801155c:	1e5a      	subs	r2, r3, #1
 801155e:	61fa      	str	r2, [r7, #28]
 8011560:	2b00      	cmp	r3, #0
 8011562:	d102      	bne.n	801156a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011564:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011568:	e0c9      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801156e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011570:	69bb      	ldr	r3, [r7, #24]
 8011572:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011576:	2b00      	cmp	r3, #0
 8011578:	d0ef      	beq.n	801155a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801157a:	69bb      	ldr	r3, [r7, #24]
 801157c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011580:	2b00      	cmp	r3, #0
 8011582:	d1ea      	bne.n	801155a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011588:	f003 0304 	and.w	r3, r3, #4
 801158c:	2b00      	cmp	r3, #0
 801158e:	d004      	beq.n	801159a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	2204      	movs	r2, #4
 8011594:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011596:	2304      	movs	r3, #4
 8011598:	e0b1      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801159e:	f003 0301 	and.w	r3, r3, #1
 80115a2:	2b00      	cmp	r3, #0
 80115a4:	d004      	beq.n	80115b0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80115a6:	68fb      	ldr	r3, [r7, #12]
 80115a8:	2201      	movs	r2, #1
 80115aa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80115ac:	2301      	movs	r3, #1
 80115ae:	e0a6      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	22c5      	movs	r2, #197	@ 0xc5
 80115b4:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80115b6:	68f8      	ldr	r0, [r7, #12]
 80115b8:	f7ff fd3c 	bl	8011034 <SDMMC_GetCommandResponse>
 80115bc:	4603      	mov	r3, r0
 80115be:	461a      	mov	r2, r3
 80115c0:	7afb      	ldrb	r3, [r7, #11]
 80115c2:	4293      	cmp	r3, r2
 80115c4:	d001      	beq.n	80115ca <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80115c6:	2301      	movs	r3, #1
 80115c8:	e099      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80115ca:	2100      	movs	r1, #0
 80115cc:	68f8      	ldr	r0, [r7, #12]
 80115ce:	f7ff fd3e 	bl	801104e <SDMMC_GetResponse>
 80115d2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80115d4:	697a      	ldr	r2, [r7, #20]
 80115d6:	4b4e      	ldr	r3, [pc, #312]	@ (8011710 <SDMMC_GetCmdResp1+0x1d8>)
 80115d8:	4013      	ands	r3, r2
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d101      	bne.n	80115e2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80115de:	2300      	movs	r3, #0
 80115e0:	e08d      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80115e2:	697b      	ldr	r3, [r7, #20]
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	da02      	bge.n	80115ee <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80115e8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80115ec:	e087      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80115ee:	697b      	ldr	r3, [r7, #20]
 80115f0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d001      	beq.n	80115fc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80115f8:	2340      	movs	r3, #64	@ 0x40
 80115fa:	e080      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80115fc:	697b      	ldr	r3, [r7, #20]
 80115fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011602:	2b00      	cmp	r3, #0
 8011604:	d001      	beq.n	801160a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8011606:	2380      	movs	r3, #128	@ 0x80
 8011608:	e079      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801160a:	697b      	ldr	r3, [r7, #20]
 801160c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011610:	2b00      	cmp	r3, #0
 8011612:	d002      	beq.n	801161a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8011614:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011618:	e071      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801161a:	697b      	ldr	r3, [r7, #20]
 801161c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011620:	2b00      	cmp	r3, #0
 8011622:	d002      	beq.n	801162a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8011624:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011628:	e069      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801162a:	697b      	ldr	r3, [r7, #20]
 801162c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011630:	2b00      	cmp	r3, #0
 8011632:	d002      	beq.n	801163a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011634:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011638:	e061      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801163a:	697b      	ldr	r3, [r7, #20]
 801163c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011640:	2b00      	cmp	r3, #0
 8011642:	d002      	beq.n	801164a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011644:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011648:	e059      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801164a:	697b      	ldr	r3, [r7, #20]
 801164c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011650:	2b00      	cmp	r3, #0
 8011652:	d002      	beq.n	801165a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011654:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011658:	e051      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 801165a:	697b      	ldr	r3, [r7, #20]
 801165c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011660:	2b00      	cmp	r3, #0
 8011662:	d002      	beq.n	801166a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011664:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011668:	e049      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 801166a:	697b      	ldr	r3, [r7, #20]
 801166c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011670:	2b00      	cmp	r3, #0
 8011672:	d002      	beq.n	801167a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011674:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8011678:	e041      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 801167a:	697b      	ldr	r3, [r7, #20]
 801167c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011680:	2b00      	cmp	r3, #0
 8011682:	d002      	beq.n	801168a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8011684:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011688:	e039      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 801168a:	697b      	ldr	r3, [r7, #20]
 801168c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011690:	2b00      	cmp	r3, #0
 8011692:	d002      	beq.n	801169a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8011694:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8011698:	e031      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 801169a:	697b      	ldr	r3, [r7, #20]
 801169c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d002      	beq.n	80116aa <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80116a4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80116a8:	e029      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80116aa:	697b      	ldr	r3, [r7, #20]
 80116ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	d002      	beq.n	80116ba <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80116b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80116b8:	e021      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80116ba:	697b      	ldr	r3, [r7, #20]
 80116bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d002      	beq.n	80116ca <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80116c4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80116c8:	e019      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80116ca:	697b      	ldr	r3, [r7, #20]
 80116cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d002      	beq.n	80116da <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80116d4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80116d8:	e011      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80116da:	697b      	ldr	r3, [r7, #20]
 80116dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d002      	beq.n	80116ea <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80116e4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80116e8:	e009      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80116ea:	697b      	ldr	r3, [r7, #20]
 80116ec:	f003 0308 	and.w	r3, r3, #8
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d002      	beq.n	80116fa <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80116f4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80116f8:	e001      	b.n	80116fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80116fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80116fe:	4618      	mov	r0, r3
 8011700:	3720      	adds	r7, #32
 8011702:	46bd      	mov	sp, r7
 8011704:	bd80      	pop	{r7, pc}
 8011706:	bf00      	nop
 8011708:	20012000 	.word	0x20012000
 801170c:	10624dd3 	.word	0x10624dd3
 8011710:	fdffe008 	.word	0xfdffe008

08011714 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8011714:	b480      	push	{r7}
 8011716:	b085      	sub	sp, #20
 8011718:	af00      	add	r7, sp, #0
 801171a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801171c:	4b1f      	ldr	r3, [pc, #124]	@ (801179c <SDMMC_GetCmdResp2+0x88>)
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	4a1f      	ldr	r2, [pc, #124]	@ (80117a0 <SDMMC_GetCmdResp2+0x8c>)
 8011722:	fba2 2303 	umull	r2, r3, r2, r3
 8011726:	0a5b      	lsrs	r3, r3, #9
 8011728:	f241 3288 	movw	r2, #5000	@ 0x1388
 801172c:	fb02 f303 	mul.w	r3, r2, r3
 8011730:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011732:	68fb      	ldr	r3, [r7, #12]
 8011734:	1e5a      	subs	r2, r3, #1
 8011736:	60fa      	str	r2, [r7, #12]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d102      	bne.n	8011742 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801173c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011740:	e026      	b.n	8011790 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011746:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011748:	68bb      	ldr	r3, [r7, #8]
 801174a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801174e:	2b00      	cmp	r3, #0
 8011750:	d0ef      	beq.n	8011732 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011752:	68bb      	ldr	r3, [r7, #8]
 8011754:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011758:	2b00      	cmp	r3, #0
 801175a:	d1ea      	bne.n	8011732 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011760:	f003 0304 	and.w	r3, r3, #4
 8011764:	2b00      	cmp	r3, #0
 8011766:	d004      	beq.n	8011772 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	2204      	movs	r2, #4
 801176c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801176e:	2304      	movs	r3, #4
 8011770:	e00e      	b.n	8011790 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011776:	f003 0301 	and.w	r3, r3, #1
 801177a:	2b00      	cmp	r3, #0
 801177c:	d004      	beq.n	8011788 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	2201      	movs	r2, #1
 8011782:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011784:	2301      	movs	r3, #1
 8011786:	e003      	b.n	8011790 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	22c5      	movs	r2, #197	@ 0xc5
 801178c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 801178e:	2300      	movs	r3, #0
}
 8011790:	4618      	mov	r0, r3
 8011792:	3714      	adds	r7, #20
 8011794:	46bd      	mov	sp, r7
 8011796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801179a:	4770      	bx	lr
 801179c:	20012000 	.word	0x20012000
 80117a0:	10624dd3 	.word	0x10624dd3

080117a4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80117a4:	b480      	push	{r7}
 80117a6:	b085      	sub	sp, #20
 80117a8:	af00      	add	r7, sp, #0
 80117aa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80117ac:	4b1a      	ldr	r3, [pc, #104]	@ (8011818 <SDMMC_GetCmdResp3+0x74>)
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	4a1a      	ldr	r2, [pc, #104]	@ (801181c <SDMMC_GetCmdResp3+0x78>)
 80117b2:	fba2 2303 	umull	r2, r3, r2, r3
 80117b6:	0a5b      	lsrs	r3, r3, #9
 80117b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80117bc:	fb02 f303 	mul.w	r3, r2, r3
 80117c0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80117c2:	68fb      	ldr	r3, [r7, #12]
 80117c4:	1e5a      	subs	r2, r3, #1
 80117c6:	60fa      	str	r2, [r7, #12]
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d102      	bne.n	80117d2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80117cc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80117d0:	e01b      	b.n	801180a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117d6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80117d8:	68bb      	ldr	r3, [r7, #8]
 80117da:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d0ef      	beq.n	80117c2 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80117e2:	68bb      	ldr	r3, [r7, #8]
 80117e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d1ea      	bne.n	80117c2 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117f0:	f003 0304 	and.w	r3, r3, #4
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d004      	beq.n	8011802 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	2204      	movs	r2, #4
 80117fc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80117fe:	2304      	movs	r3, #4
 8011800:	e003      	b.n	801180a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	22c5      	movs	r2, #197	@ 0xc5
 8011806:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8011808:	2300      	movs	r3, #0
}
 801180a:	4618      	mov	r0, r3
 801180c:	3714      	adds	r7, #20
 801180e:	46bd      	mov	sp, r7
 8011810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011814:	4770      	bx	lr
 8011816:	bf00      	nop
 8011818:	20012000 	.word	0x20012000
 801181c:	10624dd3 	.word	0x10624dd3

08011820 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8011820:	b580      	push	{r7, lr}
 8011822:	b088      	sub	sp, #32
 8011824:	af00      	add	r7, sp, #0
 8011826:	60f8      	str	r0, [r7, #12]
 8011828:	460b      	mov	r3, r1
 801182a:	607a      	str	r2, [r7, #4]
 801182c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801182e:	4b35      	ldr	r3, [pc, #212]	@ (8011904 <SDMMC_GetCmdResp6+0xe4>)
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	4a35      	ldr	r2, [pc, #212]	@ (8011908 <SDMMC_GetCmdResp6+0xe8>)
 8011834:	fba2 2303 	umull	r2, r3, r2, r3
 8011838:	0a5b      	lsrs	r3, r3, #9
 801183a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801183e:	fb02 f303 	mul.w	r3, r2, r3
 8011842:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8011844:	69fb      	ldr	r3, [r7, #28]
 8011846:	1e5a      	subs	r2, r3, #1
 8011848:	61fa      	str	r2, [r7, #28]
 801184a:	2b00      	cmp	r3, #0
 801184c:	d102      	bne.n	8011854 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 801184e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011852:	e052      	b.n	80118fa <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011858:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801185a:	69bb      	ldr	r3, [r7, #24]
 801185c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011860:	2b00      	cmp	r3, #0
 8011862:	d0ef      	beq.n	8011844 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011864:	69bb      	ldr	r3, [r7, #24]
 8011866:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801186a:	2b00      	cmp	r3, #0
 801186c:	d1ea      	bne.n	8011844 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801186e:	68fb      	ldr	r3, [r7, #12]
 8011870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011872:	f003 0304 	and.w	r3, r3, #4
 8011876:	2b00      	cmp	r3, #0
 8011878:	d004      	beq.n	8011884 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	2204      	movs	r2, #4
 801187e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011880:	2304      	movs	r3, #4
 8011882:	e03a      	b.n	80118fa <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011888:	f003 0301 	and.w	r3, r3, #1
 801188c:	2b00      	cmp	r3, #0
 801188e:	d004      	beq.n	801189a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	2201      	movs	r2, #1
 8011894:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011896:	2301      	movs	r3, #1
 8011898:	e02f      	b.n	80118fa <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801189a:	68f8      	ldr	r0, [r7, #12]
 801189c:	f7ff fbca 	bl	8011034 <SDMMC_GetCommandResponse>
 80118a0:	4603      	mov	r3, r0
 80118a2:	461a      	mov	r2, r3
 80118a4:	7afb      	ldrb	r3, [r7, #11]
 80118a6:	4293      	cmp	r3, r2
 80118a8:	d001      	beq.n	80118ae <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80118aa:	2301      	movs	r3, #1
 80118ac:	e025      	b.n	80118fa <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	22c5      	movs	r2, #197	@ 0xc5
 80118b2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80118b4:	2100      	movs	r1, #0
 80118b6:	68f8      	ldr	r0, [r7, #12]
 80118b8:	f7ff fbc9 	bl	801104e <SDMMC_GetResponse>
 80118bc:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80118be:	697b      	ldr	r3, [r7, #20]
 80118c0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d106      	bne.n	80118d6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80118c8:	697b      	ldr	r3, [r7, #20]
 80118ca:	0c1b      	lsrs	r3, r3, #16
 80118cc:	b29a      	uxth	r2, r3
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80118d2:	2300      	movs	r3, #0
 80118d4:	e011      	b.n	80118fa <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80118d6:	697b      	ldr	r3, [r7, #20]
 80118d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d002      	beq.n	80118e6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80118e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80118e4:	e009      	b.n	80118fa <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80118e6:	697b      	ldr	r3, [r7, #20]
 80118e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d002      	beq.n	80118f6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80118f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80118f4:	e001      	b.n	80118fa <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80118f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80118fa:	4618      	mov	r0, r3
 80118fc:	3720      	adds	r7, #32
 80118fe:	46bd      	mov	sp, r7
 8011900:	bd80      	pop	{r7, pc}
 8011902:	bf00      	nop
 8011904:	20012000 	.word	0x20012000
 8011908:	10624dd3 	.word	0x10624dd3

0801190c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 801190c:	b480      	push	{r7}
 801190e:	b085      	sub	sp, #20
 8011910:	af00      	add	r7, sp, #0
 8011912:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011914:	4b22      	ldr	r3, [pc, #136]	@ (80119a0 <SDMMC_GetCmdResp7+0x94>)
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	4a22      	ldr	r2, [pc, #136]	@ (80119a4 <SDMMC_GetCmdResp7+0x98>)
 801191a:	fba2 2303 	umull	r2, r3, r2, r3
 801191e:	0a5b      	lsrs	r3, r3, #9
 8011920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011924:	fb02 f303 	mul.w	r3, r2, r3
 8011928:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801192a:	68fb      	ldr	r3, [r7, #12]
 801192c:	1e5a      	subs	r2, r3, #1
 801192e:	60fa      	str	r2, [r7, #12]
 8011930:	2b00      	cmp	r3, #0
 8011932:	d102      	bne.n	801193a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011934:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011938:	e02c      	b.n	8011994 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801193e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011940:	68bb      	ldr	r3, [r7, #8]
 8011942:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011946:	2b00      	cmp	r3, #0
 8011948:	d0ef      	beq.n	801192a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801194a:	68bb      	ldr	r3, [r7, #8]
 801194c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011950:	2b00      	cmp	r3, #0
 8011952:	d1ea      	bne.n	801192a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011958:	f003 0304 	and.w	r3, r3, #4
 801195c:	2b00      	cmp	r3, #0
 801195e:	d004      	beq.n	801196a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	2204      	movs	r2, #4
 8011964:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011966:	2304      	movs	r3, #4
 8011968:	e014      	b.n	8011994 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801196e:	f003 0301 	and.w	r3, r3, #1
 8011972:	2b00      	cmp	r3, #0
 8011974:	d004      	beq.n	8011980 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	2201      	movs	r2, #1
 801197a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801197c:	2301      	movs	r3, #1
 801197e:	e009      	b.n	8011994 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011988:	2b00      	cmp	r3, #0
 801198a:	d002      	beq.n	8011992 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	2240      	movs	r2, #64	@ 0x40
 8011990:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8011992:	2300      	movs	r3, #0
  
}
 8011994:	4618      	mov	r0, r3
 8011996:	3714      	adds	r7, #20
 8011998:	46bd      	mov	sp, r7
 801199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801199e:	4770      	bx	lr
 80119a0:	20012000 	.word	0x20012000
 80119a4:	10624dd3 	.word	0x10624dd3

080119a8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80119a8:	b480      	push	{r7}
 80119aa:	b085      	sub	sp, #20
 80119ac:	af00      	add	r7, sp, #0
 80119ae:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80119b0:	4b11      	ldr	r3, [pc, #68]	@ (80119f8 <SDMMC_GetCmdError+0x50>)
 80119b2:	681b      	ldr	r3, [r3, #0]
 80119b4:	4a11      	ldr	r2, [pc, #68]	@ (80119fc <SDMMC_GetCmdError+0x54>)
 80119b6:	fba2 2303 	umull	r2, r3, r2, r3
 80119ba:	0a5b      	lsrs	r3, r3, #9
 80119bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80119c0:	fb02 f303 	mul.w	r3, r2, r3
 80119c4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80119c6:	68fb      	ldr	r3, [r7, #12]
 80119c8:	1e5a      	subs	r2, r3, #1
 80119ca:	60fa      	str	r2, [r7, #12]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d102      	bne.n	80119d6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80119d0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80119d4:	e009      	b.n	80119ea <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80119da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d0f1      	beq.n	80119c6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	22c5      	movs	r2, #197	@ 0xc5
 80119e6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80119e8:	2300      	movs	r3, #0
}
 80119ea:	4618      	mov	r0, r3
 80119ec:	3714      	adds	r7, #20
 80119ee:	46bd      	mov	sp, r7
 80119f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119f4:	4770      	bx	lr
 80119f6:	bf00      	nop
 80119f8:	20012000 	.word	0x20012000
 80119fc:	10624dd3 	.word	0x10624dd3

08011a00 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8011a00:	b084      	sub	sp, #16
 8011a02:	b580      	push	{r7, lr}
 8011a04:	b084      	sub	sp, #16
 8011a06:	af00      	add	r7, sp, #0
 8011a08:	6078      	str	r0, [r7, #4]
 8011a0a:	f107 001c 	add.w	r0, r7, #28
 8011a0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8011a12:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8011a16:	2b01      	cmp	r3, #1
 8011a18:	d121      	bne.n	8011a5e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011a1e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	68da      	ldr	r2, [r3, #12]
 8011a2a:	4b21      	ldr	r3, [pc, #132]	@ (8011ab0 <USB_CoreInit+0xb0>)
 8011a2c:	4013      	ands	r3, r2
 8011a2e:	687a      	ldr	r2, [r7, #4]
 8011a30:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	68db      	ldr	r3, [r3, #12]
 8011a36:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8011a3e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011a42:	2b01      	cmp	r3, #1
 8011a44:	d105      	bne.n	8011a52 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	68db      	ldr	r3, [r3, #12]
 8011a4a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8011a52:	6878      	ldr	r0, [r7, #4]
 8011a54:	f000 f9d4 	bl	8011e00 <USB_CoreReset>
 8011a58:	4603      	mov	r3, r0
 8011a5a:	73fb      	strb	r3, [r7, #15]
 8011a5c:	e010      	b.n	8011a80 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	68db      	ldr	r3, [r3, #12]
 8011a62:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8011a6a:	6878      	ldr	r0, [r7, #4]
 8011a6c:	f000 f9c8 	bl	8011e00 <USB_CoreReset>
 8011a70:	4603      	mov	r3, r0
 8011a72:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011a78:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8011a80:	7fbb      	ldrb	r3, [r7, #30]
 8011a82:	2b01      	cmp	r3, #1
 8011a84:	d10b      	bne.n	8011a9e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	689b      	ldr	r3, [r3, #8]
 8011a8a:	f043 0206 	orr.w	r2, r3, #6
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	689b      	ldr	r3, [r3, #8]
 8011a96:	f043 0220 	orr.w	r2, r3, #32
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8011a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011aa0:	4618      	mov	r0, r3
 8011aa2:	3710      	adds	r7, #16
 8011aa4:	46bd      	mov	sp, r7
 8011aa6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011aaa:	b004      	add	sp, #16
 8011aac:	4770      	bx	lr
 8011aae:	bf00      	nop
 8011ab0:	ffbdffbf 	.word	0xffbdffbf

08011ab4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011ab4:	b480      	push	{r7}
 8011ab6:	b083      	sub	sp, #12
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	689b      	ldr	r3, [r3, #8]
 8011ac0:	f043 0201 	orr.w	r2, r3, #1
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8011ac8:	2300      	movs	r3, #0
}
 8011aca:	4618      	mov	r0, r3
 8011acc:	370c      	adds	r7, #12
 8011ace:	46bd      	mov	sp, r7
 8011ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ad4:	4770      	bx	lr

08011ad6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011ad6:	b480      	push	{r7}
 8011ad8:	b083      	sub	sp, #12
 8011ada:	af00      	add	r7, sp, #0
 8011adc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	689b      	ldr	r3, [r3, #8]
 8011ae2:	f023 0201 	bic.w	r2, r3, #1
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8011aea:	2300      	movs	r3, #0
}
 8011aec:	4618      	mov	r0, r3
 8011aee:	370c      	adds	r7, #12
 8011af0:	46bd      	mov	sp, r7
 8011af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011af6:	4770      	bx	lr

08011af8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8011af8:	b580      	push	{r7, lr}
 8011afa:	b084      	sub	sp, #16
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	6078      	str	r0, [r7, #4]
 8011b00:	460b      	mov	r3, r1
 8011b02:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8011b04:	2300      	movs	r3, #0
 8011b06:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	68db      	ldr	r3, [r3, #12]
 8011b0c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8011b14:	78fb      	ldrb	r3, [r7, #3]
 8011b16:	2b01      	cmp	r3, #1
 8011b18:	d115      	bne.n	8011b46 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	68db      	ldr	r3, [r3, #12]
 8011b1e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011b26:	200a      	movs	r0, #10
 8011b28:	f7f3 ffe2 	bl	8005af0 <HAL_Delay>
      ms += 10U;
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	330a      	adds	r3, #10
 8011b30:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8011b32:	6878      	ldr	r0, [r7, #4]
 8011b34:	f000 f956 	bl	8011de4 <USB_GetMode>
 8011b38:	4603      	mov	r3, r0
 8011b3a:	2b01      	cmp	r3, #1
 8011b3c:	d01e      	beq.n	8011b7c <USB_SetCurrentMode+0x84>
 8011b3e:	68fb      	ldr	r3, [r7, #12]
 8011b40:	2bc7      	cmp	r3, #199	@ 0xc7
 8011b42:	d9f0      	bls.n	8011b26 <USB_SetCurrentMode+0x2e>
 8011b44:	e01a      	b.n	8011b7c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8011b46:	78fb      	ldrb	r3, [r7, #3]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d115      	bne.n	8011b78 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	68db      	ldr	r3, [r3, #12]
 8011b50:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011b58:	200a      	movs	r0, #10
 8011b5a:	f7f3 ffc9 	bl	8005af0 <HAL_Delay>
      ms += 10U;
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	330a      	adds	r3, #10
 8011b62:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8011b64:	6878      	ldr	r0, [r7, #4]
 8011b66:	f000 f93d 	bl	8011de4 <USB_GetMode>
 8011b6a:	4603      	mov	r3, r0
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d005      	beq.n	8011b7c <USB_SetCurrentMode+0x84>
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	2bc7      	cmp	r3, #199	@ 0xc7
 8011b74:	d9f0      	bls.n	8011b58 <USB_SetCurrentMode+0x60>
 8011b76:	e001      	b.n	8011b7c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8011b78:	2301      	movs	r3, #1
 8011b7a:	e005      	b.n	8011b88 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8011b7c:	68fb      	ldr	r3, [r7, #12]
 8011b7e:	2bc8      	cmp	r3, #200	@ 0xc8
 8011b80:	d101      	bne.n	8011b86 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8011b82:	2301      	movs	r3, #1
 8011b84:	e000      	b.n	8011b88 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8011b86:	2300      	movs	r3, #0
}
 8011b88:	4618      	mov	r0, r3
 8011b8a:	3710      	adds	r7, #16
 8011b8c:	46bd      	mov	sp, r7
 8011b8e:	bd80      	pop	{r7, pc}

08011b90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8011b90:	b480      	push	{r7}
 8011b92:	b085      	sub	sp, #20
 8011b94:	af00      	add	r7, sp, #0
 8011b96:	6078      	str	r0, [r7, #4]
 8011b98:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8011b9a:	2300      	movs	r3, #0
 8011b9c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	3301      	adds	r3, #1
 8011ba2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011ba4:	68fb      	ldr	r3, [r7, #12]
 8011ba6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011baa:	d901      	bls.n	8011bb0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8011bac:	2303      	movs	r3, #3
 8011bae:	e01b      	b.n	8011be8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	691b      	ldr	r3, [r3, #16]
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	daf2      	bge.n	8011b9e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011bb8:	2300      	movs	r3, #0
 8011bba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011bbc:	683b      	ldr	r3, [r7, #0]
 8011bbe:	019b      	lsls	r3, r3, #6
 8011bc0:	f043 0220 	orr.w	r2, r3, #32
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	3301      	adds	r3, #1
 8011bcc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011bd4:	d901      	bls.n	8011bda <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8011bd6:	2303      	movs	r3, #3
 8011bd8:	e006      	b.n	8011be8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	691b      	ldr	r3, [r3, #16]
 8011bde:	f003 0320 	and.w	r3, r3, #32
 8011be2:	2b20      	cmp	r3, #32
 8011be4:	d0f0      	beq.n	8011bc8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8011be6:	2300      	movs	r3, #0
}
 8011be8:	4618      	mov	r0, r3
 8011bea:	3714      	adds	r7, #20
 8011bec:	46bd      	mov	sp, r7
 8011bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bf2:	4770      	bx	lr

08011bf4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8011bf4:	b480      	push	{r7}
 8011bf6:	b085      	sub	sp, #20
 8011bf8:	af00      	add	r7, sp, #0
 8011bfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	3301      	adds	r3, #1
 8011c04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011c0c:	d901      	bls.n	8011c12 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8011c0e:	2303      	movs	r3, #3
 8011c10:	e018      	b.n	8011c44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	691b      	ldr	r3, [r3, #16]
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	daf2      	bge.n	8011c00 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	2210      	movs	r2, #16
 8011c22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	3301      	adds	r3, #1
 8011c28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011c30:	d901      	bls.n	8011c36 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8011c32:	2303      	movs	r3, #3
 8011c34:	e006      	b.n	8011c44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	691b      	ldr	r3, [r3, #16]
 8011c3a:	f003 0310 	and.w	r3, r3, #16
 8011c3e:	2b10      	cmp	r3, #16
 8011c40:	d0f0      	beq.n	8011c24 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8011c42:	2300      	movs	r3, #0
}
 8011c44:	4618      	mov	r0, r3
 8011c46:	3714      	adds	r7, #20
 8011c48:	46bd      	mov	sp, r7
 8011c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4e:	4770      	bx	lr

08011c50 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8011c50:	b480      	push	{r7}
 8011c52:	b089      	sub	sp, #36	@ 0x24
 8011c54:	af00      	add	r7, sp, #0
 8011c56:	60f8      	str	r0, [r7, #12]
 8011c58:	60b9      	str	r1, [r7, #8]
 8011c5a:	4611      	mov	r1, r2
 8011c5c:	461a      	mov	r2, r3
 8011c5e:	460b      	mov	r3, r1
 8011c60:	71fb      	strb	r3, [r7, #7]
 8011c62:	4613      	mov	r3, r2
 8011c64:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8011c6a:	68bb      	ldr	r3, [r7, #8]
 8011c6c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8011c6e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d123      	bne.n	8011cbe <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8011c76:	88bb      	ldrh	r3, [r7, #4]
 8011c78:	3303      	adds	r3, #3
 8011c7a:	089b      	lsrs	r3, r3, #2
 8011c7c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8011c7e:	2300      	movs	r3, #0
 8011c80:	61bb      	str	r3, [r7, #24]
 8011c82:	e018      	b.n	8011cb6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011c84:	79fb      	ldrb	r3, [r7, #7]
 8011c86:	031a      	lsls	r2, r3, #12
 8011c88:	697b      	ldr	r3, [r7, #20]
 8011c8a:	4413      	add	r3, r2
 8011c8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011c90:	461a      	mov	r2, r3
 8011c92:	69fb      	ldr	r3, [r7, #28]
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	6013      	str	r3, [r2, #0]
      pSrc++;
 8011c98:	69fb      	ldr	r3, [r7, #28]
 8011c9a:	3301      	adds	r3, #1
 8011c9c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011c9e:	69fb      	ldr	r3, [r7, #28]
 8011ca0:	3301      	adds	r3, #1
 8011ca2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011ca4:	69fb      	ldr	r3, [r7, #28]
 8011ca6:	3301      	adds	r3, #1
 8011ca8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011caa:	69fb      	ldr	r3, [r7, #28]
 8011cac:	3301      	adds	r3, #1
 8011cae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8011cb0:	69bb      	ldr	r3, [r7, #24]
 8011cb2:	3301      	adds	r3, #1
 8011cb4:	61bb      	str	r3, [r7, #24]
 8011cb6:	69ba      	ldr	r2, [r7, #24]
 8011cb8:	693b      	ldr	r3, [r7, #16]
 8011cba:	429a      	cmp	r2, r3
 8011cbc:	d3e2      	bcc.n	8011c84 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8011cbe:	2300      	movs	r3, #0
}
 8011cc0:	4618      	mov	r0, r3
 8011cc2:	3724      	adds	r7, #36	@ 0x24
 8011cc4:	46bd      	mov	sp, r7
 8011cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cca:	4770      	bx	lr

08011ccc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8011ccc:	b480      	push	{r7}
 8011cce:	b08b      	sub	sp, #44	@ 0x2c
 8011cd0:	af00      	add	r7, sp, #0
 8011cd2:	60f8      	str	r0, [r7, #12]
 8011cd4:	60b9      	str	r1, [r7, #8]
 8011cd6:	4613      	mov	r3, r2
 8011cd8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011cda:	68fb      	ldr	r3, [r7, #12]
 8011cdc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8011cde:	68bb      	ldr	r3, [r7, #8]
 8011ce0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8011ce2:	88fb      	ldrh	r3, [r7, #6]
 8011ce4:	089b      	lsrs	r3, r3, #2
 8011ce6:	b29b      	uxth	r3, r3
 8011ce8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8011cea:	88fb      	ldrh	r3, [r7, #6]
 8011cec:	f003 0303 	and.w	r3, r3, #3
 8011cf0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8011cf2:	2300      	movs	r3, #0
 8011cf4:	623b      	str	r3, [r7, #32]
 8011cf6:	e014      	b.n	8011d22 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8011cf8:	69bb      	ldr	r3, [r7, #24]
 8011cfa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011cfe:	681a      	ldr	r2, [r3, #0]
 8011d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d02:	601a      	str	r2, [r3, #0]
    pDest++;
 8011d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d06:	3301      	adds	r3, #1
 8011d08:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d0c:	3301      	adds	r3, #1
 8011d0e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d12:	3301      	adds	r3, #1
 8011d14:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d18:	3301      	adds	r3, #1
 8011d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8011d1c:	6a3b      	ldr	r3, [r7, #32]
 8011d1e:	3301      	adds	r3, #1
 8011d20:	623b      	str	r3, [r7, #32]
 8011d22:	6a3a      	ldr	r2, [r7, #32]
 8011d24:	697b      	ldr	r3, [r7, #20]
 8011d26:	429a      	cmp	r2, r3
 8011d28:	d3e6      	bcc.n	8011cf8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8011d2a:	8bfb      	ldrh	r3, [r7, #30]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d01e      	beq.n	8011d6e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8011d30:	2300      	movs	r3, #0
 8011d32:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011d34:	69bb      	ldr	r3, [r7, #24]
 8011d36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011d3a:	461a      	mov	r2, r3
 8011d3c:	f107 0310 	add.w	r3, r7, #16
 8011d40:	6812      	ldr	r2, [r2, #0]
 8011d42:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011d44:	693a      	ldr	r2, [r7, #16]
 8011d46:	6a3b      	ldr	r3, [r7, #32]
 8011d48:	b2db      	uxtb	r3, r3
 8011d4a:	00db      	lsls	r3, r3, #3
 8011d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8011d50:	b2da      	uxtb	r2, r3
 8011d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d54:	701a      	strb	r2, [r3, #0]
      i++;
 8011d56:	6a3b      	ldr	r3, [r7, #32]
 8011d58:	3301      	adds	r3, #1
 8011d5a:	623b      	str	r3, [r7, #32]
      pDest++;
 8011d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d5e:	3301      	adds	r3, #1
 8011d60:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8011d62:	8bfb      	ldrh	r3, [r7, #30]
 8011d64:	3b01      	subs	r3, #1
 8011d66:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8011d68:	8bfb      	ldrh	r3, [r7, #30]
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	d1ea      	bne.n	8011d44 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8011d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011d70:	4618      	mov	r0, r3
 8011d72:	372c      	adds	r7, #44	@ 0x2c
 8011d74:	46bd      	mov	sp, r7
 8011d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d7a:	4770      	bx	lr

08011d7c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8011d7c:	b480      	push	{r7}
 8011d7e:	b085      	sub	sp, #20
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	695b      	ldr	r3, [r3, #20]
 8011d88:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	699b      	ldr	r3, [r3, #24]
 8011d8e:	68fa      	ldr	r2, [r7, #12]
 8011d90:	4013      	ands	r3, r2
 8011d92:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8011d94:	68fb      	ldr	r3, [r7, #12]
}
 8011d96:	4618      	mov	r0, r3
 8011d98:	3714      	adds	r7, #20
 8011d9a:	46bd      	mov	sp, r7
 8011d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da0:	4770      	bx	lr

08011da2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8011da2:	b480      	push	{r7}
 8011da4:	b085      	sub	sp, #20
 8011da6:	af00      	add	r7, sp, #0
 8011da8:	6078      	str	r0, [r7, #4]
 8011daa:	460b      	mov	r3, r1
 8011dac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8011db2:	78fb      	ldrb	r3, [r7, #3]
 8011db4:	015a      	lsls	r2, r3, #5
 8011db6:	68fb      	ldr	r3, [r7, #12]
 8011db8:	4413      	add	r3, r2
 8011dba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011dbe:	689b      	ldr	r3, [r3, #8]
 8011dc0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8011dc2:	78fb      	ldrb	r3, [r7, #3]
 8011dc4:	015a      	lsls	r2, r3, #5
 8011dc6:	68fb      	ldr	r3, [r7, #12]
 8011dc8:	4413      	add	r3, r2
 8011dca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011dce:	68db      	ldr	r3, [r3, #12]
 8011dd0:	68ba      	ldr	r2, [r7, #8]
 8011dd2:	4013      	ands	r3, r2
 8011dd4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011dd6:	68bb      	ldr	r3, [r7, #8]
}
 8011dd8:	4618      	mov	r0, r3
 8011dda:	3714      	adds	r7, #20
 8011ddc:	46bd      	mov	sp, r7
 8011dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011de2:	4770      	bx	lr

08011de4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8011de4:	b480      	push	{r7}
 8011de6:	b083      	sub	sp, #12
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	695b      	ldr	r3, [r3, #20]
 8011df0:	f003 0301 	and.w	r3, r3, #1
}
 8011df4:	4618      	mov	r0, r3
 8011df6:	370c      	adds	r7, #12
 8011df8:	46bd      	mov	sp, r7
 8011dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dfe:	4770      	bx	lr

08011e00 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011e00:	b480      	push	{r7}
 8011e02:	b085      	sub	sp, #20
 8011e04:	af00      	add	r7, sp, #0
 8011e06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011e08:	2300      	movs	r3, #0
 8011e0a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	3301      	adds	r3, #1
 8011e10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011e12:	68fb      	ldr	r3, [r7, #12]
 8011e14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011e18:	d901      	bls.n	8011e1e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8011e1a:	2303      	movs	r3, #3
 8011e1c:	e022      	b.n	8011e64 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	691b      	ldr	r3, [r3, #16]
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	daf2      	bge.n	8011e0c <USB_CoreReset+0xc>

  count = 10U;
 8011e26:	230a      	movs	r3, #10
 8011e28:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8011e2a:	e002      	b.n	8011e32 <USB_CoreReset+0x32>
  {
    count--;
 8011e2c:	68fb      	ldr	r3, [r7, #12]
 8011e2e:	3b01      	subs	r3, #1
 8011e30:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8011e32:	68fb      	ldr	r3, [r7, #12]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d1f9      	bne.n	8011e2c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	691b      	ldr	r3, [r3, #16]
 8011e3c:	f043 0201 	orr.w	r2, r3, #1
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	3301      	adds	r3, #1
 8011e48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011e50:	d901      	bls.n	8011e56 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8011e52:	2303      	movs	r3, #3
 8011e54:	e006      	b.n	8011e64 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	691b      	ldr	r3, [r3, #16]
 8011e5a:	f003 0301 	and.w	r3, r3, #1
 8011e5e:	2b01      	cmp	r3, #1
 8011e60:	d0f0      	beq.n	8011e44 <USB_CoreReset+0x44>

  return HAL_OK;
 8011e62:	2300      	movs	r3, #0
}
 8011e64:	4618      	mov	r0, r3
 8011e66:	3714      	adds	r7, #20
 8011e68:	46bd      	mov	sp, r7
 8011e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e6e:	4770      	bx	lr

08011e70 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8011e70:	b084      	sub	sp, #16
 8011e72:	b580      	push	{r7, lr}
 8011e74:	b086      	sub	sp, #24
 8011e76:	af00      	add	r7, sp, #0
 8011e78:	6078      	str	r0, [r7, #4]
 8011e7a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8011e7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8011e82:	2300      	movs	r3, #0
 8011e84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011e90:	461a      	mov	r2, r3
 8011e92:	2300      	movs	r3, #0
 8011e94:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e9a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	68db      	ldr	r3, [r3, #12]
 8011ea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d119      	bne.n	8011ee2 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8011eae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011eb2:	2b01      	cmp	r3, #1
 8011eb4:	d10a      	bne.n	8011ecc <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8011eb6:	68fb      	ldr	r3, [r7, #12]
 8011eb8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	68fa      	ldr	r2, [r7, #12]
 8011ec0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011ec4:	f043 0304 	orr.w	r3, r3, #4
 8011ec8:	6013      	str	r3, [r2, #0]
 8011eca:	e014      	b.n	8011ef6 <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	68fa      	ldr	r2, [r7, #12]
 8011ed6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011eda:	f023 0304 	bic.w	r3, r3, #4
 8011ede:	6013      	str	r3, [r2, #0]
 8011ee0:	e009      	b.n	8011ef6 <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	68fa      	ldr	r2, [r7, #12]
 8011eec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011ef0:	f023 0304 	bic.w	r3, r3, #4
 8011ef4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8011ef6:	2110      	movs	r1, #16
 8011ef8:	6878      	ldr	r0, [r7, #4]
 8011efa:	f7ff fe49 	bl	8011b90 <USB_FlushTxFifo>
 8011efe:	4603      	mov	r3, r0
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d001      	beq.n	8011f08 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 8011f04:	2301      	movs	r3, #1
 8011f06:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011f08:	6878      	ldr	r0, [r7, #4]
 8011f0a:	f7ff fe73 	bl	8011bf4 <USB_FlushRxFifo>
 8011f0e:	4603      	mov	r3, r0
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d001      	beq.n	8011f18 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 8011f14:	2301      	movs	r3, #1
 8011f16:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8011f18:	2300      	movs	r3, #0
 8011f1a:	613b      	str	r3, [r7, #16]
 8011f1c:	e015      	b.n	8011f4a <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8011f1e:	693b      	ldr	r3, [r7, #16]
 8011f20:	015a      	lsls	r2, r3, #5
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	4413      	add	r3, r2
 8011f26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f2a:	461a      	mov	r2, r3
 8011f2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011f30:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8011f32:	693b      	ldr	r3, [r7, #16]
 8011f34:	015a      	lsls	r2, r3, #5
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	4413      	add	r3, r2
 8011f3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f3e:	461a      	mov	r2, r3
 8011f40:	2300      	movs	r3, #0
 8011f42:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8011f44:	693b      	ldr	r3, [r7, #16]
 8011f46:	3301      	adds	r3, #1
 8011f48:	613b      	str	r3, [r7, #16]
 8011f4a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8011f4e:	461a      	mov	r2, r3
 8011f50:	693b      	ldr	r3, [r7, #16]
 8011f52:	4293      	cmp	r3, r2
 8011f54:	d3e3      	bcc.n	8011f1e <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	2200      	movs	r2, #0
 8011f5a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011f62:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	4a18      	ldr	r2, [pc, #96]	@ (8011fc8 <USB_HostInit+0x158>)
 8011f68:	4293      	cmp	r3, r2
 8011f6a:	d10b      	bne.n	8011f84 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011f72:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	4a15      	ldr	r2, [pc, #84]	@ (8011fcc <USB_HostInit+0x15c>)
 8011f78:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	4a14      	ldr	r2, [pc, #80]	@ (8011fd0 <USB_HostInit+0x160>)
 8011f7e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8011f82:	e009      	b.n	8011f98 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	2280      	movs	r2, #128	@ 0x80
 8011f88:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	4a11      	ldr	r2, [pc, #68]	@ (8011fd4 <USB_HostInit+0x164>)
 8011f8e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	4a11      	ldr	r2, [pc, #68]	@ (8011fd8 <USB_HostInit+0x168>)
 8011f94:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8011f98:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d105      	bne.n	8011fac <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	699b      	ldr	r3, [r3, #24]
 8011fa4:	f043 0210 	orr.w	r2, r3, #16
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	699a      	ldr	r2, [r3, #24]
 8011fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8011fdc <USB_HostInit+0x16c>)
 8011fb2:	4313      	orrs	r3, r2
 8011fb4:	687a      	ldr	r2, [r7, #4]
 8011fb6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8011fb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8011fba:	4618      	mov	r0, r3
 8011fbc:	3718      	adds	r7, #24
 8011fbe:	46bd      	mov	sp, r7
 8011fc0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011fc4:	b004      	add	sp, #16
 8011fc6:	4770      	bx	lr
 8011fc8:	40040000 	.word	0x40040000
 8011fcc:	01000200 	.word	0x01000200
 8011fd0:	00e00300 	.word	0x00e00300
 8011fd4:	00600080 	.word	0x00600080
 8011fd8:	004000e0 	.word	0x004000e0
 8011fdc:	a3200008 	.word	0xa3200008

08011fe0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8011fe0:	b480      	push	{r7}
 8011fe2:	b085      	sub	sp, #20
 8011fe4:	af00      	add	r7, sp, #0
 8011fe6:	6078      	str	r0, [r7, #4]
 8011fe8:	460b      	mov	r3, r1
 8011fea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8011ff0:	68fb      	ldr	r3, [r7, #12]
 8011ff2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011ff6:	681b      	ldr	r3, [r3, #0]
 8011ff8:	68fa      	ldr	r2, [r7, #12]
 8011ffa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011ffe:	f023 0303 	bic.w	r3, r3, #3
 8012002:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801200a:	681a      	ldr	r2, [r3, #0]
 801200c:	78fb      	ldrb	r3, [r7, #3]
 801200e:	f003 0303 	and.w	r3, r3, #3
 8012012:	68f9      	ldr	r1, [r7, #12]
 8012014:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8012018:	4313      	orrs	r3, r2
 801201a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 801201c:	78fb      	ldrb	r3, [r7, #3]
 801201e:	2b01      	cmp	r3, #1
 8012020:	d107      	bne.n	8012032 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8012022:	68fb      	ldr	r3, [r7, #12]
 8012024:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012028:	461a      	mov	r2, r3
 801202a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 801202e:	6053      	str	r3, [r2, #4]
 8012030:	e00c      	b.n	801204c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8012032:	78fb      	ldrb	r3, [r7, #3]
 8012034:	2b02      	cmp	r3, #2
 8012036:	d107      	bne.n	8012048 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8012038:	68fb      	ldr	r3, [r7, #12]
 801203a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801203e:	461a      	mov	r2, r3
 8012040:	f241 7370 	movw	r3, #6000	@ 0x1770
 8012044:	6053      	str	r3, [r2, #4]
 8012046:	e001      	b.n	801204c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8012048:	2301      	movs	r3, #1
 801204a:	e000      	b.n	801204e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 801204c:	2300      	movs	r3, #0
}
 801204e:	4618      	mov	r0, r3
 8012050:	3714      	adds	r7, #20
 8012052:	46bd      	mov	sp, r7
 8012054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012058:	4770      	bx	lr

0801205a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 801205a:	b580      	push	{r7, lr}
 801205c:	b084      	sub	sp, #16
 801205e:	af00      	add	r7, sp, #0
 8012060:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8012066:	2300      	movs	r3, #0
 8012068:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 801206a:	68fb      	ldr	r3, [r7, #12]
 801206c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8012074:	68bb      	ldr	r3, [r7, #8]
 8012076:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 801207a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 801207c:	68bb      	ldr	r3, [r7, #8]
 801207e:	68fa      	ldr	r2, [r7, #12]
 8012080:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8012084:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012088:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 801208a:	2064      	movs	r0, #100	@ 0x64
 801208c:	f7f3 fd30 	bl	8005af0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8012090:	68bb      	ldr	r3, [r7, #8]
 8012092:	68fa      	ldr	r2, [r7, #12]
 8012094:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8012098:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801209c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 801209e:	200a      	movs	r0, #10
 80120a0:	f7f3 fd26 	bl	8005af0 <HAL_Delay>

  return HAL_OK;
 80120a4:	2300      	movs	r3, #0
}
 80120a6:	4618      	mov	r0, r3
 80120a8:	3710      	adds	r7, #16
 80120aa:	46bd      	mov	sp, r7
 80120ac:	bd80      	pop	{r7, pc}

080120ae <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80120ae:	b480      	push	{r7}
 80120b0:	b085      	sub	sp, #20
 80120b2:	af00      	add	r7, sp, #0
 80120b4:	6078      	str	r0, [r7, #4]
 80120b6:	460b      	mov	r3, r1
 80120b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80120be:	2300      	movs	r3, #0
 80120c0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80120cc:	68bb      	ldr	r3, [r7, #8]
 80120ce:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80120d2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80120d4:	68bb      	ldr	r3, [r7, #8]
 80120d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d109      	bne.n	80120f2 <USB_DriveVbus+0x44>
 80120de:	78fb      	ldrb	r3, [r7, #3]
 80120e0:	2b01      	cmp	r3, #1
 80120e2:	d106      	bne.n	80120f2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80120e4:	68bb      	ldr	r3, [r7, #8]
 80120e6:	68fa      	ldr	r2, [r7, #12]
 80120e8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80120ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80120f0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80120f2:	68bb      	ldr	r3, [r7, #8]
 80120f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80120f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80120fc:	d109      	bne.n	8012112 <USB_DriveVbus+0x64>
 80120fe:	78fb      	ldrb	r3, [r7, #3]
 8012100:	2b00      	cmp	r3, #0
 8012102:	d106      	bne.n	8012112 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8012104:	68bb      	ldr	r3, [r7, #8]
 8012106:	68fa      	ldr	r2, [r7, #12]
 8012108:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 801210c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012110:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8012112:	2300      	movs	r3, #0
}
 8012114:	4618      	mov	r0, r3
 8012116:	3714      	adds	r7, #20
 8012118:	46bd      	mov	sp, r7
 801211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801211e:	4770      	bx	lr

08012120 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8012120:	b480      	push	{r7}
 8012122:	b085      	sub	sp, #20
 8012124:	af00      	add	r7, sp, #0
 8012126:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 801212c:	2300      	movs	r3, #0
 801212e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 801213a:	68bb      	ldr	r3, [r7, #8]
 801213c:	0c5b      	lsrs	r3, r3, #17
 801213e:	f003 0303 	and.w	r3, r3, #3
}
 8012142:	4618      	mov	r0, r3
 8012144:	3714      	adds	r7, #20
 8012146:	46bd      	mov	sp, r7
 8012148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801214c:	4770      	bx	lr

0801214e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 801214e:	b480      	push	{r7}
 8012150:	b085      	sub	sp, #20
 8012152:	af00      	add	r7, sp, #0
 8012154:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 801215a:	68fb      	ldr	r3, [r7, #12]
 801215c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012160:	689b      	ldr	r3, [r3, #8]
 8012162:	b29b      	uxth	r3, r3
}
 8012164:	4618      	mov	r0, r3
 8012166:	3714      	adds	r7, #20
 8012168:	46bd      	mov	sp, r7
 801216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801216e:	4770      	bx	lr

08012170 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8012170:	b580      	push	{r7, lr}
 8012172:	b088      	sub	sp, #32
 8012174:	af00      	add	r7, sp, #0
 8012176:	6078      	str	r0, [r7, #4]
 8012178:	4608      	mov	r0, r1
 801217a:	4611      	mov	r1, r2
 801217c:	461a      	mov	r2, r3
 801217e:	4603      	mov	r3, r0
 8012180:	70fb      	strb	r3, [r7, #3]
 8012182:	460b      	mov	r3, r1
 8012184:	70bb      	strb	r3, [r7, #2]
 8012186:	4613      	mov	r3, r2
 8012188:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 801218a:	2300      	movs	r3, #0
 801218c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8012192:	78fb      	ldrb	r3, [r7, #3]
 8012194:	015a      	lsls	r2, r3, #5
 8012196:	693b      	ldr	r3, [r7, #16]
 8012198:	4413      	add	r3, r2
 801219a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801219e:	461a      	mov	r2, r3
 80121a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80121a4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80121a6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80121aa:	2b03      	cmp	r3, #3
 80121ac:	d87c      	bhi.n	80122a8 <USB_HC_Init+0x138>
 80121ae:	a201      	add	r2, pc, #4	@ (adr r2, 80121b4 <USB_HC_Init+0x44>)
 80121b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121b4:	080121c5 	.word	0x080121c5
 80121b8:	0801226b 	.word	0x0801226b
 80121bc:	080121c5 	.word	0x080121c5
 80121c0:	0801222d 	.word	0x0801222d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80121c4:	78fb      	ldrb	r3, [r7, #3]
 80121c6:	015a      	lsls	r2, r3, #5
 80121c8:	693b      	ldr	r3, [r7, #16]
 80121ca:	4413      	add	r3, r2
 80121cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80121d0:	461a      	mov	r2, r3
 80121d2:	f240 439d 	movw	r3, #1181	@ 0x49d
 80121d6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80121d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80121dc:	2b00      	cmp	r3, #0
 80121de:	da10      	bge.n	8012202 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80121e0:	78fb      	ldrb	r3, [r7, #3]
 80121e2:	015a      	lsls	r2, r3, #5
 80121e4:	693b      	ldr	r3, [r7, #16]
 80121e6:	4413      	add	r3, r2
 80121e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80121ec:	68db      	ldr	r3, [r3, #12]
 80121ee:	78fa      	ldrb	r2, [r7, #3]
 80121f0:	0151      	lsls	r1, r2, #5
 80121f2:	693a      	ldr	r2, [r7, #16]
 80121f4:	440a      	add	r2, r1
 80121f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80121fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80121fe:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8012200:	e055      	b.n	80122ae <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	4a6f      	ldr	r2, [pc, #444]	@ (80123c4 <USB_HC_Init+0x254>)
 8012206:	4293      	cmp	r3, r2
 8012208:	d151      	bne.n	80122ae <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 801220a:	78fb      	ldrb	r3, [r7, #3]
 801220c:	015a      	lsls	r2, r3, #5
 801220e:	693b      	ldr	r3, [r7, #16]
 8012210:	4413      	add	r3, r2
 8012212:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012216:	68db      	ldr	r3, [r3, #12]
 8012218:	78fa      	ldrb	r2, [r7, #3]
 801221a:	0151      	lsls	r1, r2, #5
 801221c:	693a      	ldr	r2, [r7, #16]
 801221e:	440a      	add	r2, r1
 8012220:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012224:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8012228:	60d3      	str	r3, [r2, #12]
      break;
 801222a:	e040      	b.n	80122ae <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 801222c:	78fb      	ldrb	r3, [r7, #3]
 801222e:	015a      	lsls	r2, r3, #5
 8012230:	693b      	ldr	r3, [r7, #16]
 8012232:	4413      	add	r3, r2
 8012234:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012238:	461a      	mov	r2, r3
 801223a:	f240 639d 	movw	r3, #1693	@ 0x69d
 801223e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8012240:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8012244:	2b00      	cmp	r3, #0
 8012246:	da34      	bge.n	80122b2 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8012248:	78fb      	ldrb	r3, [r7, #3]
 801224a:	015a      	lsls	r2, r3, #5
 801224c:	693b      	ldr	r3, [r7, #16]
 801224e:	4413      	add	r3, r2
 8012250:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012254:	68db      	ldr	r3, [r3, #12]
 8012256:	78fa      	ldrb	r2, [r7, #3]
 8012258:	0151      	lsls	r1, r2, #5
 801225a:	693a      	ldr	r2, [r7, #16]
 801225c:	440a      	add	r2, r1
 801225e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012262:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012266:	60d3      	str	r3, [r2, #12]
      }

      break;
 8012268:	e023      	b.n	80122b2 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 801226a:	78fb      	ldrb	r3, [r7, #3]
 801226c:	015a      	lsls	r2, r3, #5
 801226e:	693b      	ldr	r3, [r7, #16]
 8012270:	4413      	add	r3, r2
 8012272:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012276:	461a      	mov	r2, r3
 8012278:	f240 2325 	movw	r3, #549	@ 0x225
 801227c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 801227e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8012282:	2b00      	cmp	r3, #0
 8012284:	da17      	bge.n	80122b6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8012286:	78fb      	ldrb	r3, [r7, #3]
 8012288:	015a      	lsls	r2, r3, #5
 801228a:	693b      	ldr	r3, [r7, #16]
 801228c:	4413      	add	r3, r2
 801228e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012292:	68db      	ldr	r3, [r3, #12]
 8012294:	78fa      	ldrb	r2, [r7, #3]
 8012296:	0151      	lsls	r1, r2, #5
 8012298:	693a      	ldr	r2, [r7, #16]
 801229a:	440a      	add	r2, r1
 801229c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80122a0:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80122a4:	60d3      	str	r3, [r2, #12]
      }
      break;
 80122a6:	e006      	b.n	80122b6 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80122a8:	2301      	movs	r3, #1
 80122aa:	77fb      	strb	r3, [r7, #31]
      break;
 80122ac:	e004      	b.n	80122b8 <USB_HC_Init+0x148>
      break;
 80122ae:	bf00      	nop
 80122b0:	e002      	b.n	80122b8 <USB_HC_Init+0x148>
      break;
 80122b2:	bf00      	nop
 80122b4:	e000      	b.n	80122b8 <USB_HC_Init+0x148>
      break;
 80122b6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80122b8:	78fb      	ldrb	r3, [r7, #3]
 80122ba:	015a      	lsls	r2, r3, #5
 80122bc:	693b      	ldr	r3, [r7, #16]
 80122be:	4413      	add	r3, r2
 80122c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80122c4:	461a      	mov	r2, r3
 80122c6:	2300      	movs	r3, #0
 80122c8:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80122ca:	78fb      	ldrb	r3, [r7, #3]
 80122cc:	015a      	lsls	r2, r3, #5
 80122ce:	693b      	ldr	r3, [r7, #16]
 80122d0:	4413      	add	r3, r2
 80122d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80122d6:	68db      	ldr	r3, [r3, #12]
 80122d8:	78fa      	ldrb	r2, [r7, #3]
 80122da:	0151      	lsls	r1, r2, #5
 80122dc:	693a      	ldr	r2, [r7, #16]
 80122de:	440a      	add	r2, r1
 80122e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80122e4:	f043 0302 	orr.w	r3, r3, #2
 80122e8:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80122ea:	693b      	ldr	r3, [r7, #16]
 80122ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80122f0:	699a      	ldr	r2, [r3, #24]
 80122f2:	78fb      	ldrb	r3, [r7, #3]
 80122f4:	f003 030f 	and.w	r3, r3, #15
 80122f8:	2101      	movs	r1, #1
 80122fa:	fa01 f303 	lsl.w	r3, r1, r3
 80122fe:	6939      	ldr	r1, [r7, #16]
 8012300:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8012304:	4313      	orrs	r3, r2
 8012306:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	699b      	ldr	r3, [r3, #24]
 801230c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8012314:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8012318:	2b00      	cmp	r3, #0
 801231a:	da03      	bge.n	8012324 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 801231c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012320:	61bb      	str	r3, [r7, #24]
 8012322:	e001      	b.n	8012328 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8012324:	2300      	movs	r3, #0
 8012326:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8012328:	6878      	ldr	r0, [r7, #4]
 801232a:	f7ff fef9 	bl	8012120 <USB_GetHostSpeed>
 801232e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8012330:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8012334:	2b02      	cmp	r3, #2
 8012336:	d106      	bne.n	8012346 <USB_HC_Init+0x1d6>
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	2b02      	cmp	r3, #2
 801233c:	d003      	beq.n	8012346 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 801233e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8012342:	617b      	str	r3, [r7, #20]
 8012344:	e001      	b.n	801234a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8012346:	2300      	movs	r3, #0
 8012348:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801234a:	787b      	ldrb	r3, [r7, #1]
 801234c:	059b      	lsls	r3, r3, #22
 801234e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8012352:	78bb      	ldrb	r3, [r7, #2]
 8012354:	02db      	lsls	r3, r3, #11
 8012356:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801235a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 801235c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8012360:	049b      	lsls	r3, r3, #18
 8012362:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8012366:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8012368:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801236a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 801236e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8012370:	69bb      	ldr	r3, [r7, #24]
 8012372:	431a      	orrs	r2, r3
 8012374:	697b      	ldr	r3, [r7, #20]
 8012376:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8012378:	78fa      	ldrb	r2, [r7, #3]
 801237a:	0151      	lsls	r1, r2, #5
 801237c:	693a      	ldr	r2, [r7, #16]
 801237e:	440a      	add	r2, r1
 8012380:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8012384:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8012388:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 801238a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801238e:	2b03      	cmp	r3, #3
 8012390:	d003      	beq.n	801239a <USB_HC_Init+0x22a>
 8012392:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8012396:	2b01      	cmp	r3, #1
 8012398:	d10f      	bne.n	80123ba <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 801239a:	78fb      	ldrb	r3, [r7, #3]
 801239c:	015a      	lsls	r2, r3, #5
 801239e:	693b      	ldr	r3, [r7, #16]
 80123a0:	4413      	add	r3, r2
 80123a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123a6:	681b      	ldr	r3, [r3, #0]
 80123a8:	78fa      	ldrb	r2, [r7, #3]
 80123aa:	0151      	lsls	r1, r2, #5
 80123ac:	693a      	ldr	r2, [r7, #16]
 80123ae:	440a      	add	r2, r1
 80123b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80123b4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80123b8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80123ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80123bc:	4618      	mov	r0, r3
 80123be:	3720      	adds	r7, #32
 80123c0:	46bd      	mov	sp, r7
 80123c2:	bd80      	pop	{r7, pc}
 80123c4:	40040000 	.word	0x40040000

080123c8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80123c8:	b580      	push	{r7, lr}
 80123ca:	b08c      	sub	sp, #48	@ 0x30
 80123cc:	af02      	add	r7, sp, #8
 80123ce:	60f8      	str	r0, [r7, #12]
 80123d0:	60b9      	str	r1, [r7, #8]
 80123d2:	4613      	mov	r3, r2
 80123d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80123d6:	68fb      	ldr	r3, [r7, #12]
 80123d8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80123da:	68bb      	ldr	r3, [r7, #8]
 80123dc:	785b      	ldrb	r3, [r3, #1]
 80123de:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80123e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80123e4:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80123e6:	68fb      	ldr	r3, [r7, #12]
 80123e8:	4a5d      	ldr	r2, [pc, #372]	@ (8012560 <USB_HC_StartXfer+0x198>)
 80123ea:	4293      	cmp	r3, r2
 80123ec:	d12f      	bne.n	801244e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80123ee:	79fb      	ldrb	r3, [r7, #7]
 80123f0:	2b01      	cmp	r3, #1
 80123f2:	d11c      	bne.n	801242e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80123f4:	68bb      	ldr	r3, [r7, #8]
 80123f6:	7c9b      	ldrb	r3, [r3, #18]
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d003      	beq.n	8012404 <USB_HC_StartXfer+0x3c>
 80123fc:	68bb      	ldr	r3, [r7, #8]
 80123fe:	7c9b      	ldrb	r3, [r3, #18]
 8012400:	2b02      	cmp	r3, #2
 8012402:	d124      	bne.n	801244e <USB_HC_StartXfer+0x86>
 8012404:	68bb      	ldr	r3, [r7, #8]
 8012406:	799b      	ldrb	r3, [r3, #6]
 8012408:	2b00      	cmp	r3, #0
 801240a:	d120      	bne.n	801244e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 801240c:	69fb      	ldr	r3, [r7, #28]
 801240e:	015a      	lsls	r2, r3, #5
 8012410:	6a3b      	ldr	r3, [r7, #32]
 8012412:	4413      	add	r3, r2
 8012414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012418:	68db      	ldr	r3, [r3, #12]
 801241a:	69fa      	ldr	r2, [r7, #28]
 801241c:	0151      	lsls	r1, r2, #5
 801241e:	6a3a      	ldr	r2, [r7, #32]
 8012420:	440a      	add	r2, r1
 8012422:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801242a:	60d3      	str	r3, [r2, #12]
 801242c:	e00f      	b.n	801244e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 801242e:	68bb      	ldr	r3, [r7, #8]
 8012430:	791b      	ldrb	r3, [r3, #4]
 8012432:	2b00      	cmp	r3, #0
 8012434:	d10b      	bne.n	801244e <USB_HC_StartXfer+0x86>
 8012436:	68bb      	ldr	r3, [r7, #8]
 8012438:	795b      	ldrb	r3, [r3, #5]
 801243a:	2b01      	cmp	r3, #1
 801243c:	d107      	bne.n	801244e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 801243e:	68bb      	ldr	r3, [r7, #8]
 8012440:	785b      	ldrb	r3, [r3, #1]
 8012442:	4619      	mov	r1, r3
 8012444:	68f8      	ldr	r0, [r7, #12]
 8012446:	f000 fb6b 	bl	8012b20 <USB_DoPing>
        return HAL_OK;
 801244a:	2300      	movs	r3, #0
 801244c:	e232      	b.n	80128b4 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 801244e:	68bb      	ldr	r3, [r7, #8]
 8012450:	799b      	ldrb	r3, [r3, #6]
 8012452:	2b01      	cmp	r3, #1
 8012454:	d158      	bne.n	8012508 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8012456:	2301      	movs	r3, #1
 8012458:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 801245a:	68bb      	ldr	r3, [r7, #8]
 801245c:	78db      	ldrb	r3, [r3, #3]
 801245e:	2b00      	cmp	r3, #0
 8012460:	d007      	beq.n	8012472 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8012462:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012464:	68ba      	ldr	r2, [r7, #8]
 8012466:	8a92      	ldrh	r2, [r2, #20]
 8012468:	fb03 f202 	mul.w	r2, r3, r2
 801246c:	68bb      	ldr	r3, [r7, #8]
 801246e:	61da      	str	r2, [r3, #28]
 8012470:	e07c      	b.n	801256c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8012472:	68bb      	ldr	r3, [r7, #8]
 8012474:	7c9b      	ldrb	r3, [r3, #18]
 8012476:	2b01      	cmp	r3, #1
 8012478:	d130      	bne.n	80124dc <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 801247a:	68bb      	ldr	r3, [r7, #8]
 801247c:	6a1b      	ldr	r3, [r3, #32]
 801247e:	2bbc      	cmp	r3, #188	@ 0xbc
 8012480:	d918      	bls.n	80124b4 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8012482:	68bb      	ldr	r3, [r7, #8]
 8012484:	8a9b      	ldrh	r3, [r3, #20]
 8012486:	461a      	mov	r2, r3
 8012488:	68bb      	ldr	r3, [r7, #8]
 801248a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 801248c:	68bb      	ldr	r3, [r7, #8]
 801248e:	69da      	ldr	r2, [r3, #28]
 8012490:	68bb      	ldr	r3, [r7, #8]
 8012492:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8012494:	68bb      	ldr	r3, [r7, #8]
 8012496:	68db      	ldr	r3, [r3, #12]
 8012498:	2b01      	cmp	r3, #1
 801249a:	d003      	beq.n	80124a4 <USB_HC_StartXfer+0xdc>
 801249c:	68bb      	ldr	r3, [r7, #8]
 801249e:	68db      	ldr	r3, [r3, #12]
 80124a0:	2b02      	cmp	r3, #2
 80124a2:	d103      	bne.n	80124ac <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80124a4:	68bb      	ldr	r3, [r7, #8]
 80124a6:	2202      	movs	r2, #2
 80124a8:	60da      	str	r2, [r3, #12]
 80124aa:	e05f      	b.n	801256c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80124ac:	68bb      	ldr	r3, [r7, #8]
 80124ae:	2201      	movs	r2, #1
 80124b0:	60da      	str	r2, [r3, #12]
 80124b2:	e05b      	b.n	801256c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80124b4:	68bb      	ldr	r3, [r7, #8]
 80124b6:	6a1a      	ldr	r2, [r3, #32]
 80124b8:	68bb      	ldr	r3, [r7, #8]
 80124ba:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80124bc:	68bb      	ldr	r3, [r7, #8]
 80124be:	68db      	ldr	r3, [r3, #12]
 80124c0:	2b01      	cmp	r3, #1
 80124c2:	d007      	beq.n	80124d4 <USB_HC_StartXfer+0x10c>
 80124c4:	68bb      	ldr	r3, [r7, #8]
 80124c6:	68db      	ldr	r3, [r3, #12]
 80124c8:	2b02      	cmp	r3, #2
 80124ca:	d003      	beq.n	80124d4 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80124cc:	68bb      	ldr	r3, [r7, #8]
 80124ce:	2204      	movs	r2, #4
 80124d0:	60da      	str	r2, [r3, #12]
 80124d2:	e04b      	b.n	801256c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80124d4:	68bb      	ldr	r3, [r7, #8]
 80124d6:	2203      	movs	r2, #3
 80124d8:	60da      	str	r2, [r3, #12]
 80124da:	e047      	b.n	801256c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80124dc:	79fb      	ldrb	r3, [r7, #7]
 80124de:	2b01      	cmp	r3, #1
 80124e0:	d10d      	bne.n	80124fe <USB_HC_StartXfer+0x136>
 80124e2:	68bb      	ldr	r3, [r7, #8]
 80124e4:	6a1b      	ldr	r3, [r3, #32]
 80124e6:	68ba      	ldr	r2, [r7, #8]
 80124e8:	8a92      	ldrh	r2, [r2, #20]
 80124ea:	4293      	cmp	r3, r2
 80124ec:	d907      	bls.n	80124fe <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80124ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80124f0:	68ba      	ldr	r2, [r7, #8]
 80124f2:	8a92      	ldrh	r2, [r2, #20]
 80124f4:	fb03 f202 	mul.w	r2, r3, r2
 80124f8:	68bb      	ldr	r3, [r7, #8]
 80124fa:	61da      	str	r2, [r3, #28]
 80124fc:	e036      	b.n	801256c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80124fe:	68bb      	ldr	r3, [r7, #8]
 8012500:	6a1a      	ldr	r2, [r3, #32]
 8012502:	68bb      	ldr	r3, [r7, #8]
 8012504:	61da      	str	r2, [r3, #28]
 8012506:	e031      	b.n	801256c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8012508:	68bb      	ldr	r3, [r7, #8]
 801250a:	6a1b      	ldr	r3, [r3, #32]
 801250c:	2b00      	cmp	r3, #0
 801250e:	d018      	beq.n	8012542 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8012510:	68bb      	ldr	r3, [r7, #8]
 8012512:	6a1b      	ldr	r3, [r3, #32]
 8012514:	68ba      	ldr	r2, [r7, #8]
 8012516:	8a92      	ldrh	r2, [r2, #20]
 8012518:	4413      	add	r3, r2
 801251a:	3b01      	subs	r3, #1
 801251c:	68ba      	ldr	r2, [r7, #8]
 801251e:	8a92      	ldrh	r2, [r2, #20]
 8012520:	fbb3 f3f2 	udiv	r3, r3, r2
 8012524:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8012526:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8012528:	8b7b      	ldrh	r3, [r7, #26]
 801252a:	429a      	cmp	r2, r3
 801252c:	d90b      	bls.n	8012546 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 801252e:	8b7b      	ldrh	r3, [r7, #26]
 8012530:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8012532:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012534:	68ba      	ldr	r2, [r7, #8]
 8012536:	8a92      	ldrh	r2, [r2, #20]
 8012538:	fb03 f202 	mul.w	r2, r3, r2
 801253c:	68bb      	ldr	r3, [r7, #8]
 801253e:	61da      	str	r2, [r3, #28]
 8012540:	e001      	b.n	8012546 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8012542:	2301      	movs	r3, #1
 8012544:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8012546:	68bb      	ldr	r3, [r7, #8]
 8012548:	78db      	ldrb	r3, [r3, #3]
 801254a:	2b00      	cmp	r3, #0
 801254c:	d00a      	beq.n	8012564 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801254e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012550:	68ba      	ldr	r2, [r7, #8]
 8012552:	8a92      	ldrh	r2, [r2, #20]
 8012554:	fb03 f202 	mul.w	r2, r3, r2
 8012558:	68bb      	ldr	r3, [r7, #8]
 801255a:	61da      	str	r2, [r3, #28]
 801255c:	e006      	b.n	801256c <USB_HC_StartXfer+0x1a4>
 801255e:	bf00      	nop
 8012560:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8012564:	68bb      	ldr	r3, [r7, #8]
 8012566:	6a1a      	ldr	r2, [r3, #32]
 8012568:	68bb      	ldr	r3, [r7, #8]
 801256a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 801256c:	68bb      	ldr	r3, [r7, #8]
 801256e:	69db      	ldr	r3, [r3, #28]
 8012570:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8012574:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012576:	04d9      	lsls	r1, r3, #19
 8012578:	4ba3      	ldr	r3, [pc, #652]	@ (8012808 <USB_HC_StartXfer+0x440>)
 801257a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 801257c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 801257e:	68bb      	ldr	r3, [r7, #8]
 8012580:	7d9b      	ldrb	r3, [r3, #22]
 8012582:	075b      	lsls	r3, r3, #29
 8012584:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8012588:	69f9      	ldr	r1, [r7, #28]
 801258a:	0148      	lsls	r0, r1, #5
 801258c:	6a39      	ldr	r1, [r7, #32]
 801258e:	4401      	add	r1, r0
 8012590:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8012594:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8012596:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8012598:	79fb      	ldrb	r3, [r7, #7]
 801259a:	2b00      	cmp	r3, #0
 801259c:	d009      	beq.n	80125b2 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 801259e:	68bb      	ldr	r3, [r7, #8]
 80125a0:	6999      	ldr	r1, [r3, #24]
 80125a2:	69fb      	ldr	r3, [r7, #28]
 80125a4:	015a      	lsls	r2, r3, #5
 80125a6:	6a3b      	ldr	r3, [r7, #32]
 80125a8:	4413      	add	r3, r2
 80125aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125ae:	460a      	mov	r2, r1
 80125b0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80125b2:	6a3b      	ldr	r3, [r7, #32]
 80125b4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80125b8:	689b      	ldr	r3, [r3, #8]
 80125ba:	f003 0301 	and.w	r3, r3, #1
 80125be:	2b00      	cmp	r3, #0
 80125c0:	bf0c      	ite	eq
 80125c2:	2301      	moveq	r3, #1
 80125c4:	2300      	movne	r3, #0
 80125c6:	b2db      	uxtb	r3, r3
 80125c8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80125ca:	69fb      	ldr	r3, [r7, #28]
 80125cc:	015a      	lsls	r2, r3, #5
 80125ce:	6a3b      	ldr	r3, [r7, #32]
 80125d0:	4413      	add	r3, r2
 80125d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	69fa      	ldr	r2, [r7, #28]
 80125da:	0151      	lsls	r1, r2, #5
 80125dc:	6a3a      	ldr	r2, [r7, #32]
 80125de:	440a      	add	r2, r1
 80125e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80125e4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80125e8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80125ea:	69fb      	ldr	r3, [r7, #28]
 80125ec:	015a      	lsls	r2, r3, #5
 80125ee:	6a3b      	ldr	r3, [r7, #32]
 80125f0:	4413      	add	r3, r2
 80125f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125f6:	681a      	ldr	r2, [r3, #0]
 80125f8:	7e7b      	ldrb	r3, [r7, #25]
 80125fa:	075b      	lsls	r3, r3, #29
 80125fc:	69f9      	ldr	r1, [r7, #28]
 80125fe:	0148      	lsls	r0, r1, #5
 8012600:	6a39      	ldr	r1, [r7, #32]
 8012602:	4401      	add	r1, r0
 8012604:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8012608:	4313      	orrs	r3, r2
 801260a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 801260c:	68bb      	ldr	r3, [r7, #8]
 801260e:	799b      	ldrb	r3, [r3, #6]
 8012610:	2b01      	cmp	r3, #1
 8012612:	f040 80c3 	bne.w	801279c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8012616:	68bb      	ldr	r3, [r7, #8]
 8012618:	7c5b      	ldrb	r3, [r3, #17]
 801261a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 801261c:	68ba      	ldr	r2, [r7, #8]
 801261e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8012620:	4313      	orrs	r3, r2
 8012622:	69fa      	ldr	r2, [r7, #28]
 8012624:	0151      	lsls	r1, r2, #5
 8012626:	6a3a      	ldr	r2, [r7, #32]
 8012628:	440a      	add	r2, r1
 801262a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 801262e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8012632:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8012634:	69fb      	ldr	r3, [r7, #28]
 8012636:	015a      	lsls	r2, r3, #5
 8012638:	6a3b      	ldr	r3, [r7, #32]
 801263a:	4413      	add	r3, r2
 801263c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012640:	68db      	ldr	r3, [r3, #12]
 8012642:	69fa      	ldr	r2, [r7, #28]
 8012644:	0151      	lsls	r1, r2, #5
 8012646:	6a3a      	ldr	r2, [r7, #32]
 8012648:	440a      	add	r2, r1
 801264a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801264e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8012652:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8012654:	68bb      	ldr	r3, [r7, #8]
 8012656:	79db      	ldrb	r3, [r3, #7]
 8012658:	2b01      	cmp	r3, #1
 801265a:	d123      	bne.n	80126a4 <USB_HC_StartXfer+0x2dc>
 801265c:	68bb      	ldr	r3, [r7, #8]
 801265e:	78db      	ldrb	r3, [r3, #3]
 8012660:	2b00      	cmp	r3, #0
 8012662:	d11f      	bne.n	80126a4 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8012664:	69fb      	ldr	r3, [r7, #28]
 8012666:	015a      	lsls	r2, r3, #5
 8012668:	6a3b      	ldr	r3, [r7, #32]
 801266a:	4413      	add	r3, r2
 801266c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012670:	685b      	ldr	r3, [r3, #4]
 8012672:	69fa      	ldr	r2, [r7, #28]
 8012674:	0151      	lsls	r1, r2, #5
 8012676:	6a3a      	ldr	r2, [r7, #32]
 8012678:	440a      	add	r2, r1
 801267a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801267e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8012682:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8012684:	69fb      	ldr	r3, [r7, #28]
 8012686:	015a      	lsls	r2, r3, #5
 8012688:	6a3b      	ldr	r3, [r7, #32]
 801268a:	4413      	add	r3, r2
 801268c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012690:	68db      	ldr	r3, [r3, #12]
 8012692:	69fa      	ldr	r2, [r7, #28]
 8012694:	0151      	lsls	r1, r2, #5
 8012696:	6a3a      	ldr	r2, [r7, #32]
 8012698:	440a      	add	r2, r1
 801269a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801269e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80126a2:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80126a4:	68bb      	ldr	r3, [r7, #8]
 80126a6:	7c9b      	ldrb	r3, [r3, #18]
 80126a8:	2b01      	cmp	r3, #1
 80126aa:	d003      	beq.n	80126b4 <USB_HC_StartXfer+0x2ec>
 80126ac:	68bb      	ldr	r3, [r7, #8]
 80126ae:	7c9b      	ldrb	r3, [r3, #18]
 80126b0:	2b03      	cmp	r3, #3
 80126b2:	d117      	bne.n	80126e4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80126b4:	68bb      	ldr	r3, [r7, #8]
 80126b6:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80126b8:	2b01      	cmp	r3, #1
 80126ba:	d113      	bne.n	80126e4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80126bc:	68bb      	ldr	r3, [r7, #8]
 80126be:	78db      	ldrb	r3, [r3, #3]
 80126c0:	2b01      	cmp	r3, #1
 80126c2:	d10f      	bne.n	80126e4 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80126c4:	69fb      	ldr	r3, [r7, #28]
 80126c6:	015a      	lsls	r2, r3, #5
 80126c8:	6a3b      	ldr	r3, [r7, #32]
 80126ca:	4413      	add	r3, r2
 80126cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80126d0:	685b      	ldr	r3, [r3, #4]
 80126d2:	69fa      	ldr	r2, [r7, #28]
 80126d4:	0151      	lsls	r1, r2, #5
 80126d6:	6a3a      	ldr	r2, [r7, #32]
 80126d8:	440a      	add	r2, r1
 80126da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80126de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80126e2:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80126e4:	68bb      	ldr	r3, [r7, #8]
 80126e6:	7c9b      	ldrb	r3, [r3, #18]
 80126e8:	2b01      	cmp	r3, #1
 80126ea:	d162      	bne.n	80127b2 <USB_HC_StartXfer+0x3ea>
 80126ec:	68bb      	ldr	r3, [r7, #8]
 80126ee:	78db      	ldrb	r3, [r3, #3]
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d15e      	bne.n	80127b2 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80126f4:	68bb      	ldr	r3, [r7, #8]
 80126f6:	68db      	ldr	r3, [r3, #12]
 80126f8:	3b01      	subs	r3, #1
 80126fa:	2b03      	cmp	r3, #3
 80126fc:	d858      	bhi.n	80127b0 <USB_HC_StartXfer+0x3e8>
 80126fe:	a201      	add	r2, pc, #4	@ (adr r2, 8012704 <USB_HC_StartXfer+0x33c>)
 8012700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012704:	08012715 	.word	0x08012715
 8012708:	08012737 	.word	0x08012737
 801270c:	08012759 	.word	0x08012759
 8012710:	0801277b 	.word	0x0801277b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8012714:	69fb      	ldr	r3, [r7, #28]
 8012716:	015a      	lsls	r2, r3, #5
 8012718:	6a3b      	ldr	r3, [r7, #32]
 801271a:	4413      	add	r3, r2
 801271c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012720:	685b      	ldr	r3, [r3, #4]
 8012722:	69fa      	ldr	r2, [r7, #28]
 8012724:	0151      	lsls	r1, r2, #5
 8012726:	6a3a      	ldr	r2, [r7, #32]
 8012728:	440a      	add	r2, r1
 801272a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801272e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012732:	6053      	str	r3, [r2, #4]
          break;
 8012734:	e03d      	b.n	80127b2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8012736:	69fb      	ldr	r3, [r7, #28]
 8012738:	015a      	lsls	r2, r3, #5
 801273a:	6a3b      	ldr	r3, [r7, #32]
 801273c:	4413      	add	r3, r2
 801273e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012742:	685b      	ldr	r3, [r3, #4]
 8012744:	69fa      	ldr	r2, [r7, #28]
 8012746:	0151      	lsls	r1, r2, #5
 8012748:	6a3a      	ldr	r2, [r7, #32]
 801274a:	440a      	add	r2, r1
 801274c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012750:	f043 030e 	orr.w	r3, r3, #14
 8012754:	6053      	str	r3, [r2, #4]
          break;
 8012756:	e02c      	b.n	80127b2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8012758:	69fb      	ldr	r3, [r7, #28]
 801275a:	015a      	lsls	r2, r3, #5
 801275c:	6a3b      	ldr	r3, [r7, #32]
 801275e:	4413      	add	r3, r2
 8012760:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012764:	685b      	ldr	r3, [r3, #4]
 8012766:	69fa      	ldr	r2, [r7, #28]
 8012768:	0151      	lsls	r1, r2, #5
 801276a:	6a3a      	ldr	r2, [r7, #32]
 801276c:	440a      	add	r2, r1
 801276e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012772:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8012776:	6053      	str	r3, [r2, #4]
          break;
 8012778:	e01b      	b.n	80127b2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 801277a:	69fb      	ldr	r3, [r7, #28]
 801277c:	015a      	lsls	r2, r3, #5
 801277e:	6a3b      	ldr	r3, [r7, #32]
 8012780:	4413      	add	r3, r2
 8012782:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012786:	685b      	ldr	r3, [r3, #4]
 8012788:	69fa      	ldr	r2, [r7, #28]
 801278a:	0151      	lsls	r1, r2, #5
 801278c:	6a3a      	ldr	r2, [r7, #32]
 801278e:	440a      	add	r2, r1
 8012790:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012794:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012798:	6053      	str	r3, [r2, #4]
          break;
 801279a:	e00a      	b.n	80127b2 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 801279c:	69fb      	ldr	r3, [r7, #28]
 801279e:	015a      	lsls	r2, r3, #5
 80127a0:	6a3b      	ldr	r3, [r7, #32]
 80127a2:	4413      	add	r3, r2
 80127a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80127a8:	461a      	mov	r2, r3
 80127aa:	2300      	movs	r3, #0
 80127ac:	6053      	str	r3, [r2, #4]
 80127ae:	e000      	b.n	80127b2 <USB_HC_StartXfer+0x3ea>
          break;
 80127b0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80127b2:	69fb      	ldr	r3, [r7, #28]
 80127b4:	015a      	lsls	r2, r3, #5
 80127b6:	6a3b      	ldr	r3, [r7, #32]
 80127b8:	4413      	add	r3, r2
 80127ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80127c2:	693b      	ldr	r3, [r7, #16]
 80127c4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80127c8:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80127ca:	68bb      	ldr	r3, [r7, #8]
 80127cc:	78db      	ldrb	r3, [r3, #3]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d004      	beq.n	80127dc <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80127d2:	693b      	ldr	r3, [r7, #16]
 80127d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80127d8:	613b      	str	r3, [r7, #16]
 80127da:	e003      	b.n	80127e4 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80127dc:	693b      	ldr	r3, [r7, #16]
 80127de:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80127e2:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80127e4:	693b      	ldr	r3, [r7, #16]
 80127e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80127ea:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80127ec:	69fb      	ldr	r3, [r7, #28]
 80127ee:	015a      	lsls	r2, r3, #5
 80127f0:	6a3b      	ldr	r3, [r7, #32]
 80127f2:	4413      	add	r3, r2
 80127f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80127f8:	461a      	mov	r2, r3
 80127fa:	693b      	ldr	r3, [r7, #16]
 80127fc:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80127fe:	79fb      	ldrb	r3, [r7, #7]
 8012800:	2b00      	cmp	r3, #0
 8012802:	d003      	beq.n	801280c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8012804:	2300      	movs	r3, #0
 8012806:	e055      	b.n	80128b4 <USB_HC_StartXfer+0x4ec>
 8012808:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 801280c:	68bb      	ldr	r3, [r7, #8]
 801280e:	78db      	ldrb	r3, [r3, #3]
 8012810:	2b00      	cmp	r3, #0
 8012812:	d14e      	bne.n	80128b2 <USB_HC_StartXfer+0x4ea>
 8012814:	68bb      	ldr	r3, [r7, #8]
 8012816:	6a1b      	ldr	r3, [r3, #32]
 8012818:	2b00      	cmp	r3, #0
 801281a:	d04a      	beq.n	80128b2 <USB_HC_StartXfer+0x4ea>
 801281c:	68bb      	ldr	r3, [r7, #8]
 801281e:	79db      	ldrb	r3, [r3, #7]
 8012820:	2b00      	cmp	r3, #0
 8012822:	d146      	bne.n	80128b2 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8012824:	68bb      	ldr	r3, [r7, #8]
 8012826:	7c9b      	ldrb	r3, [r3, #18]
 8012828:	2b03      	cmp	r3, #3
 801282a:	d831      	bhi.n	8012890 <USB_HC_StartXfer+0x4c8>
 801282c:	a201      	add	r2, pc, #4	@ (adr r2, 8012834 <USB_HC_StartXfer+0x46c>)
 801282e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012832:	bf00      	nop
 8012834:	08012845 	.word	0x08012845
 8012838:	08012869 	.word	0x08012869
 801283c:	08012845 	.word	0x08012845
 8012840:	08012869 	.word	0x08012869
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8012844:	68bb      	ldr	r3, [r7, #8]
 8012846:	6a1b      	ldr	r3, [r3, #32]
 8012848:	3303      	adds	r3, #3
 801284a:	089b      	lsrs	r3, r3, #2
 801284c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 801284e:	8afa      	ldrh	r2, [r7, #22]
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012854:	b29b      	uxth	r3, r3
 8012856:	429a      	cmp	r2, r3
 8012858:	d91c      	bls.n	8012894 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	699b      	ldr	r3, [r3, #24]
 801285e:	f043 0220 	orr.w	r2, r3, #32
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	619a      	str	r2, [r3, #24]
        }
        break;
 8012866:	e015      	b.n	8012894 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8012868:	68bb      	ldr	r3, [r7, #8]
 801286a:	6a1b      	ldr	r3, [r3, #32]
 801286c:	3303      	adds	r3, #3
 801286e:	089b      	lsrs	r3, r3, #2
 8012870:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8012872:	8afa      	ldrh	r2, [r7, #22]
 8012874:	6a3b      	ldr	r3, [r7, #32]
 8012876:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801287a:	691b      	ldr	r3, [r3, #16]
 801287c:	b29b      	uxth	r3, r3
 801287e:	429a      	cmp	r2, r3
 8012880:	d90a      	bls.n	8012898 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	699b      	ldr	r3, [r3, #24]
 8012886:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	619a      	str	r2, [r3, #24]
        }
        break;
 801288e:	e003      	b.n	8012898 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8012890:	bf00      	nop
 8012892:	e002      	b.n	801289a <USB_HC_StartXfer+0x4d2>
        break;
 8012894:	bf00      	nop
 8012896:	e000      	b.n	801289a <USB_HC_StartXfer+0x4d2>
        break;
 8012898:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 801289a:	68bb      	ldr	r3, [r7, #8]
 801289c:	6999      	ldr	r1, [r3, #24]
 801289e:	68bb      	ldr	r3, [r7, #8]
 80128a0:	785a      	ldrb	r2, [r3, #1]
 80128a2:	68bb      	ldr	r3, [r7, #8]
 80128a4:	6a1b      	ldr	r3, [r3, #32]
 80128a6:	b29b      	uxth	r3, r3
 80128a8:	2000      	movs	r0, #0
 80128aa:	9000      	str	r0, [sp, #0]
 80128ac:	68f8      	ldr	r0, [r7, #12]
 80128ae:	f7ff f9cf 	bl	8011c50 <USB_WritePacket>
  }

  return HAL_OK;
 80128b2:	2300      	movs	r3, #0
}
 80128b4:	4618      	mov	r0, r3
 80128b6:	3728      	adds	r7, #40	@ 0x28
 80128b8:	46bd      	mov	sp, r7
 80128ba:	bd80      	pop	{r7, pc}

080128bc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80128bc:	b480      	push	{r7}
 80128be:	b085      	sub	sp, #20
 80128c0:	af00      	add	r7, sp, #0
 80128c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80128c8:	68fb      	ldr	r3, [r7, #12]
 80128ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80128ce:	695b      	ldr	r3, [r3, #20]
 80128d0:	b29b      	uxth	r3, r3
}
 80128d2:	4618      	mov	r0, r3
 80128d4:	3714      	adds	r7, #20
 80128d6:	46bd      	mov	sp, r7
 80128d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128dc:	4770      	bx	lr

080128de <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80128de:	b480      	push	{r7}
 80128e0:	b089      	sub	sp, #36	@ 0x24
 80128e2:	af00      	add	r7, sp, #0
 80128e4:	6078      	str	r0, [r7, #4]
 80128e6:	460b      	mov	r3, r1
 80128e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80128ee:	78fb      	ldrb	r3, [r7, #3]
 80128f0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80128f2:	2300      	movs	r3, #0
 80128f4:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80128f6:	69bb      	ldr	r3, [r7, #24]
 80128f8:	015a      	lsls	r2, r3, #5
 80128fa:	69fb      	ldr	r3, [r7, #28]
 80128fc:	4413      	add	r3, r2
 80128fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012902:	681b      	ldr	r3, [r3, #0]
 8012904:	0c9b      	lsrs	r3, r3, #18
 8012906:	f003 0303 	and.w	r3, r3, #3
 801290a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 801290c:	69bb      	ldr	r3, [r7, #24]
 801290e:	015a      	lsls	r2, r3, #5
 8012910:	69fb      	ldr	r3, [r7, #28]
 8012912:	4413      	add	r3, r2
 8012914:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	0fdb      	lsrs	r3, r3, #31
 801291c:	f003 0301 	and.w	r3, r3, #1
 8012920:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8012922:	69bb      	ldr	r3, [r7, #24]
 8012924:	015a      	lsls	r2, r3, #5
 8012926:	69fb      	ldr	r3, [r7, #28]
 8012928:	4413      	add	r3, r2
 801292a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801292e:	685b      	ldr	r3, [r3, #4]
 8012930:	0fdb      	lsrs	r3, r3, #31
 8012932:	f003 0301 	and.w	r3, r3, #1
 8012936:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	689b      	ldr	r3, [r3, #8]
 801293c:	f003 0320 	and.w	r3, r3, #32
 8012940:	2b20      	cmp	r3, #32
 8012942:	d10d      	bne.n	8012960 <USB_HC_Halt+0x82>
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	2b00      	cmp	r3, #0
 8012948:	d10a      	bne.n	8012960 <USB_HC_Halt+0x82>
 801294a:	693b      	ldr	r3, [r7, #16]
 801294c:	2b00      	cmp	r3, #0
 801294e:	d005      	beq.n	801295c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8012950:	697b      	ldr	r3, [r7, #20]
 8012952:	2b01      	cmp	r3, #1
 8012954:	d002      	beq.n	801295c <USB_HC_Halt+0x7e>
 8012956:	697b      	ldr	r3, [r7, #20]
 8012958:	2b03      	cmp	r3, #3
 801295a:	d101      	bne.n	8012960 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 801295c:	2300      	movs	r3, #0
 801295e:	e0d8      	b.n	8012b12 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8012960:	697b      	ldr	r3, [r7, #20]
 8012962:	2b00      	cmp	r3, #0
 8012964:	d002      	beq.n	801296c <USB_HC_Halt+0x8e>
 8012966:	697b      	ldr	r3, [r7, #20]
 8012968:	2b02      	cmp	r3, #2
 801296a:	d173      	bne.n	8012a54 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 801296c:	69bb      	ldr	r3, [r7, #24]
 801296e:	015a      	lsls	r2, r3, #5
 8012970:	69fb      	ldr	r3, [r7, #28]
 8012972:	4413      	add	r3, r2
 8012974:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012978:	681b      	ldr	r3, [r3, #0]
 801297a:	69ba      	ldr	r2, [r7, #24]
 801297c:	0151      	lsls	r1, r2, #5
 801297e:	69fa      	ldr	r2, [r7, #28]
 8012980:	440a      	add	r2, r1
 8012982:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012986:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801298a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	689b      	ldr	r3, [r3, #8]
 8012990:	f003 0320 	and.w	r3, r3, #32
 8012994:	2b00      	cmp	r3, #0
 8012996:	d14a      	bne.n	8012a2e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801299c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	d133      	bne.n	8012a0c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80129a4:	69bb      	ldr	r3, [r7, #24]
 80129a6:	015a      	lsls	r2, r3, #5
 80129a8:	69fb      	ldr	r3, [r7, #28]
 80129aa:	4413      	add	r3, r2
 80129ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80129b0:	681b      	ldr	r3, [r3, #0]
 80129b2:	69ba      	ldr	r2, [r7, #24]
 80129b4:	0151      	lsls	r1, r2, #5
 80129b6:	69fa      	ldr	r2, [r7, #28]
 80129b8:	440a      	add	r2, r1
 80129ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80129be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80129c2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80129c4:	69bb      	ldr	r3, [r7, #24]
 80129c6:	015a      	lsls	r2, r3, #5
 80129c8:	69fb      	ldr	r3, [r7, #28]
 80129ca:	4413      	add	r3, r2
 80129cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80129d0:	681b      	ldr	r3, [r3, #0]
 80129d2:	69ba      	ldr	r2, [r7, #24]
 80129d4:	0151      	lsls	r1, r2, #5
 80129d6:	69fa      	ldr	r2, [r7, #28]
 80129d8:	440a      	add	r2, r1
 80129da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80129de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80129e2:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80129e4:	68bb      	ldr	r3, [r7, #8]
 80129e6:	3301      	adds	r3, #1
 80129e8:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80129ea:	68bb      	ldr	r3, [r7, #8]
 80129ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80129f0:	d82e      	bhi.n	8012a50 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80129f2:	69bb      	ldr	r3, [r7, #24]
 80129f4:	015a      	lsls	r2, r3, #5
 80129f6:	69fb      	ldr	r3, [r7, #28]
 80129f8:	4413      	add	r3, r2
 80129fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012a04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012a08:	d0ec      	beq.n	80129e4 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012a0a:	e081      	b.n	8012b10 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012a0c:	69bb      	ldr	r3, [r7, #24]
 8012a0e:	015a      	lsls	r2, r3, #5
 8012a10:	69fb      	ldr	r3, [r7, #28]
 8012a12:	4413      	add	r3, r2
 8012a14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	69ba      	ldr	r2, [r7, #24]
 8012a1c:	0151      	lsls	r1, r2, #5
 8012a1e:	69fa      	ldr	r2, [r7, #28]
 8012a20:	440a      	add	r2, r1
 8012a22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012a2a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012a2c:	e070      	b.n	8012b10 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012a2e:	69bb      	ldr	r3, [r7, #24]
 8012a30:	015a      	lsls	r2, r3, #5
 8012a32:	69fb      	ldr	r3, [r7, #28]
 8012a34:	4413      	add	r3, r2
 8012a36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a3a:	681b      	ldr	r3, [r3, #0]
 8012a3c:	69ba      	ldr	r2, [r7, #24]
 8012a3e:	0151      	lsls	r1, r2, #5
 8012a40:	69fa      	ldr	r2, [r7, #28]
 8012a42:	440a      	add	r2, r1
 8012a44:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012a48:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012a4c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012a4e:	e05f      	b.n	8012b10 <USB_HC_Halt+0x232>
            break;
 8012a50:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8012a52:	e05d      	b.n	8012b10 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8012a54:	69bb      	ldr	r3, [r7, #24]
 8012a56:	015a      	lsls	r2, r3, #5
 8012a58:	69fb      	ldr	r3, [r7, #28]
 8012a5a:	4413      	add	r3, r2
 8012a5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	69ba      	ldr	r2, [r7, #24]
 8012a64:	0151      	lsls	r1, r2, #5
 8012a66:	69fa      	ldr	r2, [r7, #28]
 8012a68:	440a      	add	r2, r1
 8012a6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012a6e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012a72:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8012a74:	69fb      	ldr	r3, [r7, #28]
 8012a76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012a7a:	691b      	ldr	r3, [r3, #16]
 8012a7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012a80:	2b00      	cmp	r3, #0
 8012a82:	d133      	bne.n	8012aec <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8012a84:	69bb      	ldr	r3, [r7, #24]
 8012a86:	015a      	lsls	r2, r3, #5
 8012a88:	69fb      	ldr	r3, [r7, #28]
 8012a8a:	4413      	add	r3, r2
 8012a8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a90:	681b      	ldr	r3, [r3, #0]
 8012a92:	69ba      	ldr	r2, [r7, #24]
 8012a94:	0151      	lsls	r1, r2, #5
 8012a96:	69fa      	ldr	r2, [r7, #28]
 8012a98:	440a      	add	r2, r1
 8012a9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012a9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012aa2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012aa4:	69bb      	ldr	r3, [r7, #24]
 8012aa6:	015a      	lsls	r2, r3, #5
 8012aa8:	69fb      	ldr	r3, [r7, #28]
 8012aaa:	4413      	add	r3, r2
 8012aac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	69ba      	ldr	r2, [r7, #24]
 8012ab4:	0151      	lsls	r1, r2, #5
 8012ab6:	69fa      	ldr	r2, [r7, #28]
 8012ab8:	440a      	add	r2, r1
 8012aba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012abe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012ac2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8012ac4:	68bb      	ldr	r3, [r7, #8]
 8012ac6:	3301      	adds	r3, #1
 8012ac8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8012aca:	68bb      	ldr	r3, [r7, #8]
 8012acc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012ad0:	d81d      	bhi.n	8012b0e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8012ad2:	69bb      	ldr	r3, [r7, #24]
 8012ad4:	015a      	lsls	r2, r3, #5
 8012ad6:	69fb      	ldr	r3, [r7, #28]
 8012ad8:	4413      	add	r3, r2
 8012ada:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012ae4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012ae8:	d0ec      	beq.n	8012ac4 <USB_HC_Halt+0x1e6>
 8012aea:	e011      	b.n	8012b10 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012aec:	69bb      	ldr	r3, [r7, #24]
 8012aee:	015a      	lsls	r2, r3, #5
 8012af0:	69fb      	ldr	r3, [r7, #28]
 8012af2:	4413      	add	r3, r2
 8012af4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012af8:	681b      	ldr	r3, [r3, #0]
 8012afa:	69ba      	ldr	r2, [r7, #24]
 8012afc:	0151      	lsls	r1, r2, #5
 8012afe:	69fa      	ldr	r2, [r7, #28]
 8012b00:	440a      	add	r2, r1
 8012b02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012b06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012b0a:	6013      	str	r3, [r2, #0]
 8012b0c:	e000      	b.n	8012b10 <USB_HC_Halt+0x232>
          break;
 8012b0e:	bf00      	nop
    }
  }

  return HAL_OK;
 8012b10:	2300      	movs	r3, #0
}
 8012b12:	4618      	mov	r0, r3
 8012b14:	3724      	adds	r7, #36	@ 0x24
 8012b16:	46bd      	mov	sp, r7
 8012b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b1c:	4770      	bx	lr
	...

08012b20 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8012b20:	b480      	push	{r7}
 8012b22:	b087      	sub	sp, #28
 8012b24:	af00      	add	r7, sp, #0
 8012b26:	6078      	str	r0, [r7, #4]
 8012b28:	460b      	mov	r3, r1
 8012b2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8012b30:	78fb      	ldrb	r3, [r7, #3]
 8012b32:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8012b34:	2301      	movs	r3, #1
 8012b36:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	04da      	lsls	r2, r3, #19
 8012b3c:	4b15      	ldr	r3, [pc, #84]	@ (8012b94 <USB_DoPing+0x74>)
 8012b3e:	4013      	ands	r3, r2
 8012b40:	693a      	ldr	r2, [r7, #16]
 8012b42:	0151      	lsls	r1, r2, #5
 8012b44:	697a      	ldr	r2, [r7, #20]
 8012b46:	440a      	add	r2, r1
 8012b48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012b4c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012b50:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8012b52:	693b      	ldr	r3, [r7, #16]
 8012b54:	015a      	lsls	r2, r3, #5
 8012b56:	697b      	ldr	r3, [r7, #20]
 8012b58:	4413      	add	r3, r2
 8012b5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8012b62:	68bb      	ldr	r3, [r7, #8]
 8012b64:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8012b68:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8012b6a:	68bb      	ldr	r3, [r7, #8]
 8012b6c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012b70:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8012b72:	693b      	ldr	r3, [r7, #16]
 8012b74:	015a      	lsls	r2, r3, #5
 8012b76:	697b      	ldr	r3, [r7, #20]
 8012b78:	4413      	add	r3, r2
 8012b7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012b7e:	461a      	mov	r2, r3
 8012b80:	68bb      	ldr	r3, [r7, #8]
 8012b82:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8012b84:	2300      	movs	r3, #0
}
 8012b86:	4618      	mov	r0, r3
 8012b88:	371c      	adds	r7, #28
 8012b8a:	46bd      	mov	sp, r7
 8012b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b90:	4770      	bx	lr
 8012b92:	bf00      	nop
 8012b94:	1ff80000 	.word	0x1ff80000

08012b98 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8012b98:	b580      	push	{r7, lr}
 8012b9a:	b088      	sub	sp, #32
 8012b9c:	af00      	add	r7, sp, #0
 8012b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8012ba0:	2300      	movs	r3, #0
 8012ba2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8012ba8:	2300      	movs	r3, #0
 8012baa:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8012bac:	6878      	ldr	r0, [r7, #4]
 8012bae:	f7fe ff92 	bl	8011ad6 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8012bb2:	2110      	movs	r1, #16
 8012bb4:	6878      	ldr	r0, [r7, #4]
 8012bb6:	f7fe ffeb 	bl	8011b90 <USB_FlushTxFifo>
 8012bba:	4603      	mov	r3, r0
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d001      	beq.n	8012bc4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8012bc0:	2301      	movs	r3, #1
 8012bc2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012bc4:	6878      	ldr	r0, [r7, #4]
 8012bc6:	f7ff f815 	bl	8011bf4 <USB_FlushRxFifo>
 8012bca:	4603      	mov	r3, r0
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d001      	beq.n	8012bd4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8012bd0:	2301      	movs	r3, #1
 8012bd2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8012bd4:	2300      	movs	r3, #0
 8012bd6:	61bb      	str	r3, [r7, #24]
 8012bd8:	e01f      	b.n	8012c1a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8012bda:	69bb      	ldr	r3, [r7, #24]
 8012bdc:	015a      	lsls	r2, r3, #5
 8012bde:	697b      	ldr	r3, [r7, #20]
 8012be0:	4413      	add	r3, r2
 8012be2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8012bea:	693b      	ldr	r3, [r7, #16]
 8012bec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012bf0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8012bf2:	693b      	ldr	r3, [r7, #16]
 8012bf4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012bf8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8012bfa:	693b      	ldr	r3, [r7, #16]
 8012bfc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012c00:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8012c02:	69bb      	ldr	r3, [r7, #24]
 8012c04:	015a      	lsls	r2, r3, #5
 8012c06:	697b      	ldr	r3, [r7, #20]
 8012c08:	4413      	add	r3, r2
 8012c0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c0e:	461a      	mov	r2, r3
 8012c10:	693b      	ldr	r3, [r7, #16]
 8012c12:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8012c14:	69bb      	ldr	r3, [r7, #24]
 8012c16:	3301      	adds	r3, #1
 8012c18:	61bb      	str	r3, [r7, #24]
 8012c1a:	69bb      	ldr	r3, [r7, #24]
 8012c1c:	2b0f      	cmp	r3, #15
 8012c1e:	d9dc      	bls.n	8012bda <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8012c20:	2300      	movs	r3, #0
 8012c22:	61bb      	str	r3, [r7, #24]
 8012c24:	e034      	b.n	8012c90 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8012c26:	69bb      	ldr	r3, [r7, #24]
 8012c28:	015a      	lsls	r2, r3, #5
 8012c2a:	697b      	ldr	r3, [r7, #20]
 8012c2c:	4413      	add	r3, r2
 8012c2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8012c36:	693b      	ldr	r3, [r7, #16]
 8012c38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012c3c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8012c3e:	693b      	ldr	r3, [r7, #16]
 8012c40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012c44:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8012c46:	693b      	ldr	r3, [r7, #16]
 8012c48:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012c4c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8012c4e:	69bb      	ldr	r3, [r7, #24]
 8012c50:	015a      	lsls	r2, r3, #5
 8012c52:	697b      	ldr	r3, [r7, #20]
 8012c54:	4413      	add	r3, r2
 8012c56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c5a:	461a      	mov	r2, r3
 8012c5c:	693b      	ldr	r3, [r7, #16]
 8012c5e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8012c60:	68fb      	ldr	r3, [r7, #12]
 8012c62:	3301      	adds	r3, #1
 8012c64:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8012c66:	68fb      	ldr	r3, [r7, #12]
 8012c68:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012c6c:	d80c      	bhi.n	8012c88 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8012c6e:	69bb      	ldr	r3, [r7, #24]
 8012c70:	015a      	lsls	r2, r3, #5
 8012c72:	697b      	ldr	r3, [r7, #20]
 8012c74:	4413      	add	r3, r2
 8012c76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c7a:	681b      	ldr	r3, [r3, #0]
 8012c7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012c80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012c84:	d0ec      	beq.n	8012c60 <USB_StopHost+0xc8>
 8012c86:	e000      	b.n	8012c8a <USB_StopHost+0xf2>
        break;
 8012c88:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8012c8a:	69bb      	ldr	r3, [r7, #24]
 8012c8c:	3301      	adds	r3, #1
 8012c8e:	61bb      	str	r3, [r7, #24]
 8012c90:	69bb      	ldr	r3, [r7, #24]
 8012c92:	2b0f      	cmp	r3, #15
 8012c94:	d9c7      	bls.n	8012c26 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8012c96:	697b      	ldr	r3, [r7, #20]
 8012c98:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012c9c:	461a      	mov	r2, r3
 8012c9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012ca2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012caa:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8012cac:	6878      	ldr	r0, [r7, #4]
 8012cae:	f7fe ff01 	bl	8011ab4 <USB_EnableGlobalInt>

  return ret;
 8012cb2:	7ffb      	ldrb	r3, [r7, #31]
}
 8012cb4:	4618      	mov	r0, r3
 8012cb6:	3720      	adds	r7, #32
 8012cb8:	46bd      	mov	sp, r7
 8012cba:	bd80      	pop	{r7, pc}

08012cbc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8012cbc:	b580      	push	{r7, lr}
 8012cbe:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8012cc0:	4904      	ldr	r1, [pc, #16]	@ (8012cd4 <MX_FATFS_Init+0x18>)
 8012cc2:	4805      	ldr	r0, [pc, #20]	@ (8012cd8 <MX_FATFS_Init+0x1c>)
 8012cc4:	f002 fc64 	bl	8015590 <FATFS_LinkDriver>
 8012cc8:	4603      	mov	r3, r0
 8012cca:	461a      	mov	r2, r3
 8012ccc:	4b03      	ldr	r3, [pc, #12]	@ (8012cdc <MX_FATFS_Init+0x20>)
 8012cce:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8012cd0:	bf00      	nop
 8012cd2:	bd80      	pop	{r7, pc}
 8012cd4:	20014aec 	.word	0x20014aec
 8012cd8:	08018618 	.word	0x08018618
 8012cdc:	20014ae8 	.word	0x20014ae8

08012ce0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8012ce0:	b580      	push	{r7, lr}
 8012ce2:	b082      	sub	sp, #8
 8012ce4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8012ce6:	2300      	movs	r3, #0
 8012ce8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8012cea:	f000 f87b 	bl	8012de4 <BSP_SD_IsDetected>
 8012cee:	4603      	mov	r3, r0
 8012cf0:	2b01      	cmp	r3, #1
 8012cf2:	d001      	beq.n	8012cf8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8012cf4:	2302      	movs	r3, #2
 8012cf6:	e012      	b.n	8012d1e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8012cf8:	480b      	ldr	r0, [pc, #44]	@ (8012d28 <BSP_SD_Init+0x48>)
 8012cfa:	f7fb f870 	bl	800ddde <HAL_SD_Init>
 8012cfe:	4603      	mov	r3, r0
 8012d00:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8012d02:	79fb      	ldrb	r3, [r7, #7]
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d109      	bne.n	8012d1c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8012d08:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8012d0c:	4806      	ldr	r0, [pc, #24]	@ (8012d28 <BSP_SD_Init+0x48>)
 8012d0e:	f7fb fcb9 	bl	800e684 <HAL_SD_ConfigWideBusOperation>
 8012d12:	4603      	mov	r3, r0
 8012d14:	2b00      	cmp	r3, #0
 8012d16:	d001      	beq.n	8012d1c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8012d18:	2301      	movs	r3, #1
 8012d1a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8012d1c:	79fb      	ldrb	r3, [r7, #7]
}
 8012d1e:	4618      	mov	r0, r3
 8012d20:	3708      	adds	r7, #8
 8012d22:	46bd      	mov	sp, r7
 8012d24:	bd80      	pop	{r7, pc}
 8012d26:	bf00      	nop
 8012d28:	20012bd0 	.word	0x20012bd0

08012d2c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8012d2c:	b580      	push	{r7, lr}
 8012d2e:	b086      	sub	sp, #24
 8012d30:	af00      	add	r7, sp, #0
 8012d32:	60f8      	str	r0, [r7, #12]
 8012d34:	60b9      	str	r1, [r7, #8]
 8012d36:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012d38:	2300      	movs	r3, #0
 8012d3a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	68ba      	ldr	r2, [r7, #8]
 8012d40:	68f9      	ldr	r1, [r7, #12]
 8012d42:	4806      	ldr	r0, [pc, #24]	@ (8012d5c <BSP_SD_ReadBlocks_DMA+0x30>)
 8012d44:	f7fb f8fc 	bl	800df40 <HAL_SD_ReadBlocks_DMA>
 8012d48:	4603      	mov	r3, r0
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d001      	beq.n	8012d52 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012d4e:	2301      	movs	r3, #1
 8012d50:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8012d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d54:	4618      	mov	r0, r3
 8012d56:	3718      	adds	r7, #24
 8012d58:	46bd      	mov	sp, r7
 8012d5a:	bd80      	pop	{r7, pc}
 8012d5c:	20012bd0 	.word	0x20012bd0

08012d60 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8012d60:	b580      	push	{r7, lr}
 8012d62:	b086      	sub	sp, #24
 8012d64:	af00      	add	r7, sp, #0
 8012d66:	60f8      	str	r0, [r7, #12]
 8012d68:	60b9      	str	r1, [r7, #8]
 8012d6a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012d6c:	2300      	movs	r3, #0
 8012d6e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	68ba      	ldr	r2, [r7, #8]
 8012d74:	68f9      	ldr	r1, [r7, #12]
 8012d76:	4806      	ldr	r0, [pc, #24]	@ (8012d90 <BSP_SD_WriteBlocks_DMA+0x30>)
 8012d78:	f7fb f9c4 	bl	800e104 <HAL_SD_WriteBlocks_DMA>
 8012d7c:	4603      	mov	r3, r0
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d001      	beq.n	8012d86 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012d82:	2301      	movs	r3, #1
 8012d84:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8012d86:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d88:	4618      	mov	r0, r3
 8012d8a:	3718      	adds	r7, #24
 8012d8c:	46bd      	mov	sp, r7
 8012d8e:	bd80      	pop	{r7, pc}
 8012d90:	20012bd0 	.word	0x20012bd0

08012d94 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8012d94:	b580      	push	{r7, lr}
 8012d96:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8012d98:	4805      	ldr	r0, [pc, #20]	@ (8012db0 <BSP_SD_GetCardState+0x1c>)
 8012d9a:	f7fb fd0d 	bl	800e7b8 <HAL_SD_GetCardState>
 8012d9e:	4603      	mov	r3, r0
 8012da0:	2b04      	cmp	r3, #4
 8012da2:	bf14      	ite	ne
 8012da4:	2301      	movne	r3, #1
 8012da6:	2300      	moveq	r3, #0
 8012da8:	b2db      	uxtb	r3, r3
}
 8012daa:	4618      	mov	r0, r3
 8012dac:	bd80      	pop	{r7, pc}
 8012dae:	bf00      	nop
 8012db0:	20012bd0 	.word	0x20012bd0

08012db4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8012db4:	b580      	push	{r7, lr}
 8012db6:	b082      	sub	sp, #8
 8012db8:	af00      	add	r7, sp, #0
 8012dba:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8012dbc:	6879      	ldr	r1, [r7, #4]
 8012dbe:	4803      	ldr	r0, [pc, #12]	@ (8012dcc <BSP_SD_GetCardInfo+0x18>)
 8012dc0:	f7fb fc34 	bl	800e62c <HAL_SD_GetCardInfo>
}
 8012dc4:	bf00      	nop
 8012dc6:	3708      	adds	r7, #8
 8012dc8:	46bd      	mov	sp, r7
 8012dca:	bd80      	pop	{r7, pc}
 8012dcc:	20012bd0 	.word	0x20012bd0

08012dd0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8012dd0:	b580      	push	{r7, lr}
 8012dd2:	b082      	sub	sp, #8
 8012dd4:	af00      	add	r7, sp, #0
 8012dd6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8012dd8:	f000 f9b2 	bl	8013140 <BSP_SD_ReadCpltCallback>
}
 8012ddc:	bf00      	nop
 8012dde:	3708      	adds	r7, #8
 8012de0:	46bd      	mov	sp, r7
 8012de2:	bd80      	pop	{r7, pc}

08012de4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b082      	sub	sp, #8
 8012de8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8012dea:	2301      	movs	r3, #1
 8012dec:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8012dee:	f000 f80b 	bl	8012e08 <BSP_PlatformIsDetected>
 8012df2:	4603      	mov	r3, r0
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d101      	bne.n	8012dfc <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8012df8:	2300      	movs	r3, #0
 8012dfa:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8012dfc:	79fb      	ldrb	r3, [r7, #7]
 8012dfe:	b2db      	uxtb	r3, r3
}
 8012e00:	4618      	mov	r0, r3
 8012e02:	3708      	adds	r7, #8
 8012e04:	46bd      	mov	sp, r7
 8012e06:	bd80      	pop	{r7, pc}

08012e08 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8012e08:	b580      	push	{r7, lr}
 8012e0a:	b082      	sub	sp, #8
 8012e0c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8012e0e:	2301      	movs	r3, #1
 8012e10:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8012e12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8012e16:	4806      	ldr	r0, [pc, #24]	@ (8012e30 <BSP_PlatformIsDetected+0x28>)
 8012e18:	f7f4 ffc0 	bl	8007d9c <HAL_GPIO_ReadPin>
 8012e1c:	4603      	mov	r3, r0
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d001      	beq.n	8012e26 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8012e22:	2300      	movs	r3, #0
 8012e24:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8012e26:	79fb      	ldrb	r3, [r7, #7]
}
 8012e28:	4618      	mov	r0, r3
 8012e2a:	3708      	adds	r7, #8
 8012e2c:	46bd      	mov	sp, r7
 8012e2e:	bd80      	pop	{r7, pc}
 8012e30:	40020800 	.word	0x40020800

08012e34 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8012e34:	b580      	push	{r7, lr}
 8012e36:	b084      	sub	sp, #16
 8012e38:	af00      	add	r7, sp, #0
 8012e3a:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8012e3c:	f002 fbf4 	bl	8015628 <osKernelSysTick>
 8012e40:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8012e42:	e006      	b.n	8012e52 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012e44:	f7ff ffa6 	bl	8012d94 <BSP_SD_GetCardState>
 8012e48:	4603      	mov	r3, r0
 8012e4a:	2b00      	cmp	r3, #0
 8012e4c:	d101      	bne.n	8012e52 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8012e4e:	2300      	movs	r3, #0
 8012e50:	e009      	b.n	8012e66 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8012e52:	f002 fbe9 	bl	8015628 <osKernelSysTick>
 8012e56:	4602      	mov	r2, r0
 8012e58:	68fb      	ldr	r3, [r7, #12]
 8012e5a:	1ad3      	subs	r3, r2, r3
 8012e5c:	687a      	ldr	r2, [r7, #4]
 8012e5e:	429a      	cmp	r2, r3
 8012e60:	d8f0      	bhi.n	8012e44 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8012e62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8012e66:	4618      	mov	r0, r3
 8012e68:	3710      	adds	r7, #16
 8012e6a:	46bd      	mov	sp, r7
 8012e6c:	bd80      	pop	{r7, pc}
	...

08012e70 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8012e70:	b580      	push	{r7, lr}
 8012e72:	b082      	sub	sp, #8
 8012e74:	af00      	add	r7, sp, #0
 8012e76:	4603      	mov	r3, r0
 8012e78:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8012e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8012ea8 <SD_CheckStatus+0x38>)
 8012e7c:	2201      	movs	r2, #1
 8012e7e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012e80:	f7ff ff88 	bl	8012d94 <BSP_SD_GetCardState>
 8012e84:	4603      	mov	r3, r0
 8012e86:	2b00      	cmp	r3, #0
 8012e88:	d107      	bne.n	8012e9a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8012e8a:	4b07      	ldr	r3, [pc, #28]	@ (8012ea8 <SD_CheckStatus+0x38>)
 8012e8c:	781b      	ldrb	r3, [r3, #0]
 8012e8e:	b2db      	uxtb	r3, r3
 8012e90:	f023 0301 	bic.w	r3, r3, #1
 8012e94:	b2da      	uxtb	r2, r3
 8012e96:	4b04      	ldr	r3, [pc, #16]	@ (8012ea8 <SD_CheckStatus+0x38>)
 8012e98:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8012e9a:	4b03      	ldr	r3, [pc, #12]	@ (8012ea8 <SD_CheckStatus+0x38>)
 8012e9c:	781b      	ldrb	r3, [r3, #0]
 8012e9e:	b2db      	uxtb	r3, r3
}
 8012ea0:	4618      	mov	r0, r3
 8012ea2:	3708      	adds	r7, #8
 8012ea4:	46bd      	mov	sp, r7
 8012ea6:	bd80      	pop	{r7, pc}
 8012ea8:	2001203d 	.word	0x2001203d

08012eac <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8012eac:	b590      	push	{r4, r7, lr}
 8012eae:	b087      	sub	sp, #28
 8012eb0:	af00      	add	r7, sp, #0
 8012eb2:	4603      	mov	r3, r0
 8012eb4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8012eb6:	4b20      	ldr	r3, [pc, #128]	@ (8012f38 <SD_initialize+0x8c>)
 8012eb8:	2201      	movs	r2, #1
 8012eba:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8012ebc:	f002 fba8 	bl	8015610 <osKernelRunning>
 8012ec0:	4603      	mov	r3, r0
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d030      	beq.n	8012f28 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8012ec6:	f7ff ff0b 	bl	8012ce0 <BSP_SD_Init>
 8012eca:	4603      	mov	r3, r0
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d107      	bne.n	8012ee0 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8012ed0:	79fb      	ldrb	r3, [r7, #7]
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	f7ff ffcc 	bl	8012e70 <SD_CheckStatus>
 8012ed8:	4603      	mov	r3, r0
 8012eda:	461a      	mov	r2, r3
 8012edc:	4b16      	ldr	r3, [pc, #88]	@ (8012f38 <SD_initialize+0x8c>)
 8012ede:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8012ee0:	4b15      	ldr	r3, [pc, #84]	@ (8012f38 <SD_initialize+0x8c>)
 8012ee2:	781b      	ldrb	r3, [r3, #0]
 8012ee4:	b2db      	uxtb	r3, r3
 8012ee6:	2b01      	cmp	r3, #1
 8012ee8:	d01e      	beq.n	8012f28 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 8012eea:	4b14      	ldr	r3, [pc, #80]	@ (8012f3c <SD_initialize+0x90>)
 8012eec:	681b      	ldr	r3, [r3, #0]
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d10e      	bne.n	8012f10 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8012ef2:	4b13      	ldr	r3, [pc, #76]	@ (8012f40 <SD_initialize+0x94>)
 8012ef4:	f107 0408 	add.w	r4, r7, #8
 8012ef8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012efa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8012efe:	f107 0308 	add.w	r3, r7, #8
 8012f02:	2100      	movs	r1, #0
 8012f04:	4618      	mov	r0, r3
 8012f06:	f002 fbff 	bl	8015708 <osMessageCreate>
 8012f0a:	4603      	mov	r3, r0
 8012f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8012f3c <SD_initialize+0x90>)
 8012f0e:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8012f10:	4b0a      	ldr	r3, [pc, #40]	@ (8012f3c <SD_initialize+0x90>)
 8012f12:	681b      	ldr	r3, [r3, #0]
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d107      	bne.n	8012f28 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 8012f18:	4b07      	ldr	r3, [pc, #28]	@ (8012f38 <SD_initialize+0x8c>)
 8012f1a:	781b      	ldrb	r3, [r3, #0]
 8012f1c:	b2db      	uxtb	r3, r3
 8012f1e:	f043 0301 	orr.w	r3, r3, #1
 8012f22:	b2da      	uxtb	r2, r3
 8012f24:	4b04      	ldr	r3, [pc, #16]	@ (8012f38 <SD_initialize+0x8c>)
 8012f26:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8012f28:	4b03      	ldr	r3, [pc, #12]	@ (8012f38 <SD_initialize+0x8c>)
 8012f2a:	781b      	ldrb	r3, [r3, #0]
 8012f2c:	b2db      	uxtb	r3, r3
}
 8012f2e:	4618      	mov	r0, r3
 8012f30:	371c      	adds	r7, #28
 8012f32:	46bd      	mov	sp, r7
 8012f34:	bd90      	pop	{r4, r7, pc}
 8012f36:	bf00      	nop
 8012f38:	2001203d 	.word	0x2001203d
 8012f3c:	20014af0 	.word	0x20014af0
 8012f40:	080185a4 	.word	0x080185a4

08012f44 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8012f44:	b580      	push	{r7, lr}
 8012f46:	b082      	sub	sp, #8
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	4603      	mov	r3, r0
 8012f4c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8012f4e:	79fb      	ldrb	r3, [r7, #7]
 8012f50:	4618      	mov	r0, r3
 8012f52:	f7ff ff8d 	bl	8012e70 <SD_CheckStatus>
 8012f56:	4603      	mov	r3, r0
}
 8012f58:	4618      	mov	r0, r3
 8012f5a:	3708      	adds	r7, #8
 8012f5c:	46bd      	mov	sp, r7
 8012f5e:	bd80      	pop	{r7, pc}

08012f60 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8012f60:	b580      	push	{r7, lr}
 8012f62:	b08a      	sub	sp, #40	@ 0x28
 8012f64:	af00      	add	r7, sp, #0
 8012f66:	60b9      	str	r1, [r7, #8]
 8012f68:	607a      	str	r2, [r7, #4]
 8012f6a:	603b      	str	r3, [r7, #0]
 8012f6c:	4603      	mov	r3, r0
 8012f6e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8012f70:	2301      	movs	r3, #1
 8012f72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8012f76:	f247 5030 	movw	r0, #30000	@ 0x7530
 8012f7a:	f7ff ff5b 	bl	8012e34 <SD_CheckStatusWithTimeout>
 8012f7e:	4603      	mov	r3, r0
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	da02      	bge.n	8012f8a <SD_read+0x2a>
  {
    return res;
 8012f84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012f88:	e032      	b.n	8012ff0 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8012f8a:	683a      	ldr	r2, [r7, #0]
 8012f8c:	6879      	ldr	r1, [r7, #4]
 8012f8e:	68b8      	ldr	r0, [r7, #8]
 8012f90:	f7ff fecc 	bl	8012d2c <BSP_SD_ReadBlocks_DMA>
 8012f94:	4603      	mov	r3, r0
 8012f96:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 8012f9a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	d124      	bne.n	8012fec <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8012fa2:	4b15      	ldr	r3, [pc, #84]	@ (8012ff8 <SD_read+0x98>)
 8012fa4:	6819      	ldr	r1, [r3, #0]
 8012fa6:	f107 0314 	add.w	r3, r7, #20
 8012faa:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012fae:	4618      	mov	r0, r3
 8012fb0:	f002 fc12 	bl	80157d8 <osMessageGet>

    if (event.status == osEventMessage)
 8012fb4:	697b      	ldr	r3, [r7, #20]
 8012fb6:	2b10      	cmp	r3, #16
 8012fb8:	d118      	bne.n	8012fec <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 8012fba:	69bb      	ldr	r3, [r7, #24]
 8012fbc:	2b01      	cmp	r3, #1
 8012fbe:	d115      	bne.n	8012fec <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 8012fc0:	f002 fb32 	bl	8015628 <osKernelSysTick>
 8012fc4:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8012fc6:	e008      	b.n	8012fda <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012fc8:	f7ff fee4 	bl	8012d94 <BSP_SD_GetCardState>
 8012fcc:	4603      	mov	r3, r0
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d103      	bne.n	8012fda <SD_read+0x7a>
              {
                res = RES_OK;
 8012fd2:	2300      	movs	r3, #0
 8012fd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8012fd8:	e008      	b.n	8012fec <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8012fda:	f002 fb25 	bl	8015628 <osKernelSysTick>
 8012fde:	4602      	mov	r2, r0
 8012fe0:	6a3b      	ldr	r3, [r7, #32]
 8012fe2:	1ad3      	subs	r3, r2, r3
 8012fe4:	f247 522f 	movw	r2, #29999	@ 0x752f
 8012fe8:	4293      	cmp	r3, r2
 8012fea:	d9ed      	bls.n	8012fc8 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8012fec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012ff0:	4618      	mov	r0, r3
 8012ff2:	3728      	adds	r7, #40	@ 0x28
 8012ff4:	46bd      	mov	sp, r7
 8012ff6:	bd80      	pop	{r7, pc}
 8012ff8:	20014af0 	.word	0x20014af0

08012ffc <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8012ffc:	b580      	push	{r7, lr}
 8012ffe:	b08a      	sub	sp, #40	@ 0x28
 8013000:	af00      	add	r7, sp, #0
 8013002:	60b9      	str	r1, [r7, #8]
 8013004:	607a      	str	r2, [r7, #4]
 8013006:	603b      	str	r3, [r7, #0]
 8013008:	4603      	mov	r3, r0
 801300a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 801300c:	2301      	movs	r3, #1
 801300e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8013012:	f247 5030 	movw	r0, #30000	@ 0x7530
 8013016:	f7ff ff0d 	bl	8012e34 <SD_CheckStatusWithTimeout>
 801301a:	4603      	mov	r3, r0
 801301c:	2b00      	cmp	r3, #0
 801301e:	da02      	bge.n	8013026 <SD_write+0x2a>
  {
    return res;
 8013020:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013024:	e02e      	b.n	8013084 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8013026:	683a      	ldr	r2, [r7, #0]
 8013028:	6879      	ldr	r1, [r7, #4]
 801302a:	68b8      	ldr	r0, [r7, #8]
 801302c:	f7ff fe98 	bl	8012d60 <BSP_SD_WriteBlocks_DMA>
 8013030:	4603      	mov	r3, r0
 8013032:	2b00      	cmp	r3, #0
 8013034:	d124      	bne.n	8013080 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8013036:	4b15      	ldr	r3, [pc, #84]	@ (801308c <SD_write+0x90>)
 8013038:	6819      	ldr	r1, [r3, #0]
 801303a:	f107 0314 	add.w	r3, r7, #20
 801303e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8013042:	4618      	mov	r0, r3
 8013044:	f002 fbc8 	bl	80157d8 <osMessageGet>

    if (event.status == osEventMessage)
 8013048:	697b      	ldr	r3, [r7, #20]
 801304a:	2b10      	cmp	r3, #16
 801304c:	d118      	bne.n	8013080 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 801304e:	69bb      	ldr	r3, [r7, #24]
 8013050:	2b02      	cmp	r3, #2
 8013052:	d115      	bne.n	8013080 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8013054:	f002 fae8 	bl	8015628 <osKernelSysTick>
 8013058:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 801305a:	e008      	b.n	801306e <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801305c:	f7ff fe9a 	bl	8012d94 <BSP_SD_GetCardState>
 8013060:	4603      	mov	r3, r0
 8013062:	2b00      	cmp	r3, #0
 8013064:	d103      	bne.n	801306e <SD_write+0x72>
          {
            res = RES_OK;
 8013066:	2300      	movs	r3, #0
 8013068:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 801306c:	e008      	b.n	8013080 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 801306e:	f002 fadb 	bl	8015628 <osKernelSysTick>
 8013072:	4602      	mov	r2, r0
 8013074:	6a3b      	ldr	r3, [r7, #32]
 8013076:	1ad3      	subs	r3, r2, r3
 8013078:	f247 522f 	movw	r2, #29999	@ 0x752f
 801307c:	4293      	cmp	r3, r2
 801307e:	d9ed      	bls.n	801305c <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 8013080:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013084:	4618      	mov	r0, r3
 8013086:	3728      	adds	r7, #40	@ 0x28
 8013088:	46bd      	mov	sp, r7
 801308a:	bd80      	pop	{r7, pc}
 801308c:	20014af0 	.word	0x20014af0

08013090 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8013090:	b580      	push	{r7, lr}
 8013092:	b08c      	sub	sp, #48	@ 0x30
 8013094:	af00      	add	r7, sp, #0
 8013096:	4603      	mov	r3, r0
 8013098:	603a      	str	r2, [r7, #0]
 801309a:	71fb      	strb	r3, [r7, #7]
 801309c:	460b      	mov	r3, r1
 801309e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80130a0:	2301      	movs	r3, #1
 80130a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80130a6:	4b25      	ldr	r3, [pc, #148]	@ (801313c <SD_ioctl+0xac>)
 80130a8:	781b      	ldrb	r3, [r3, #0]
 80130aa:	b2db      	uxtb	r3, r3
 80130ac:	f003 0301 	and.w	r3, r3, #1
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d001      	beq.n	80130b8 <SD_ioctl+0x28>
 80130b4:	2303      	movs	r3, #3
 80130b6:	e03c      	b.n	8013132 <SD_ioctl+0xa2>

  switch (cmd)
 80130b8:	79bb      	ldrb	r3, [r7, #6]
 80130ba:	2b03      	cmp	r3, #3
 80130bc:	d834      	bhi.n	8013128 <SD_ioctl+0x98>
 80130be:	a201      	add	r2, pc, #4	@ (adr r2, 80130c4 <SD_ioctl+0x34>)
 80130c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80130c4:	080130d5 	.word	0x080130d5
 80130c8:	080130dd 	.word	0x080130dd
 80130cc:	080130f5 	.word	0x080130f5
 80130d0:	0801310f 	.word	0x0801310f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80130d4:	2300      	movs	r3, #0
 80130d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80130da:	e028      	b.n	801312e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80130dc:	f107 030c 	add.w	r3, r7, #12
 80130e0:	4618      	mov	r0, r3
 80130e2:	f7ff fe67 	bl	8012db4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80130e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80130e8:	683b      	ldr	r3, [r7, #0]
 80130ea:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80130ec:	2300      	movs	r3, #0
 80130ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80130f2:	e01c      	b.n	801312e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80130f4:	f107 030c 	add.w	r3, r7, #12
 80130f8:	4618      	mov	r0, r3
 80130fa:	f7ff fe5b 	bl	8012db4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80130fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013100:	b29a      	uxth	r2, r3
 8013102:	683b      	ldr	r3, [r7, #0]
 8013104:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8013106:	2300      	movs	r3, #0
 8013108:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801310c:	e00f      	b.n	801312e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801310e:	f107 030c 	add.w	r3, r7, #12
 8013112:	4618      	mov	r0, r3
 8013114:	f7ff fe4e 	bl	8012db4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8013118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801311a:	0a5a      	lsrs	r2, r3, #9
 801311c:	683b      	ldr	r3, [r7, #0]
 801311e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8013120:	2300      	movs	r3, #0
 8013122:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8013126:	e002      	b.n	801312e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8013128:	2304      	movs	r3, #4
 801312a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 801312e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8013132:	4618      	mov	r0, r3
 8013134:	3730      	adds	r7, #48	@ 0x30
 8013136:	46bd      	mov	sp, r7
 8013138:	bd80      	pop	{r7, pc}
 801313a:	bf00      	nop
 801313c:	2001203d 	.word	0x2001203d

08013140 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8013140:	b580      	push	{r7, lr}
 8013142:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8013144:	4b04      	ldr	r3, [pc, #16]	@ (8013158 <BSP_SD_ReadCpltCallback+0x18>)
 8013146:	681b      	ldr	r3, [r3, #0]
 8013148:	2200      	movs	r2, #0
 801314a:	2101      	movs	r1, #1
 801314c:	4618      	mov	r0, r3
 801314e:	f002 fb03 	bl	8015758 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8013152:	bf00      	nop
 8013154:	bd80      	pop	{r7, pc}
 8013156:	bf00      	nop
 8013158:	20014af0 	.word	0x20014af0

0801315c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 801315c:	b590      	push	{r4, r7, lr}
 801315e:	b089      	sub	sp, #36	@ 0x24
 8013160:	af04      	add	r7, sp, #16
 8013162:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8013164:	2301      	movs	r3, #1
 8013166:	2202      	movs	r2, #2
 8013168:	2102      	movs	r1, #2
 801316a:	6878      	ldr	r0, [r7, #4]
 801316c:	f000 fcbd 	bl	8013aea <USBH_FindInterface>
 8013170:	4603      	mov	r3, r0
 8013172:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8013174:	7bfb      	ldrb	r3, [r7, #15]
 8013176:	2bff      	cmp	r3, #255	@ 0xff
 8013178:	d002      	beq.n	8013180 <USBH_CDC_InterfaceInit+0x24>
 801317a:	7bfb      	ldrb	r3, [r7, #15]
 801317c:	2b01      	cmp	r3, #1
 801317e:	d901      	bls.n	8013184 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8013180:	2302      	movs	r3, #2
 8013182:	e13d      	b.n	8013400 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8013184:	7bfb      	ldrb	r3, [r7, #15]
 8013186:	4619      	mov	r1, r3
 8013188:	6878      	ldr	r0, [r7, #4]
 801318a:	f000 fc92 	bl	8013ab2 <USBH_SelectInterface>
 801318e:	4603      	mov	r3, r0
 8013190:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8013192:	7bbb      	ldrb	r3, [r7, #14]
 8013194:	2b00      	cmp	r3, #0
 8013196:	d001      	beq.n	801319c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8013198:	2302      	movs	r3, #2
 801319a:	e131      	b.n	8013400 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80131a2:	2050      	movs	r0, #80	@ 0x50
 80131a4:	f005 f884 	bl	80182b0 <malloc>
 80131a8:	4603      	mov	r3, r0
 80131aa:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80131b2:	69db      	ldr	r3, [r3, #28]
 80131b4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80131b6:	68bb      	ldr	r3, [r7, #8]
 80131b8:	2b00      	cmp	r3, #0
 80131ba:	d101      	bne.n	80131c0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80131bc:	2302      	movs	r3, #2
 80131be:	e11f      	b.n	8013400 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80131c0:	2250      	movs	r2, #80	@ 0x50
 80131c2:	2100      	movs	r1, #0
 80131c4:	68b8      	ldr	r0, [r7, #8]
 80131c6:	f005 f931 	bl	801842c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80131ca:	7bfb      	ldrb	r3, [r7, #15]
 80131cc:	687a      	ldr	r2, [r7, #4]
 80131ce:	211a      	movs	r1, #26
 80131d0:	fb01 f303 	mul.w	r3, r1, r3
 80131d4:	4413      	add	r3, r2
 80131d6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80131da:	781b      	ldrb	r3, [r3, #0]
 80131dc:	b25b      	sxtb	r3, r3
 80131de:	2b00      	cmp	r3, #0
 80131e0:	da15      	bge.n	801320e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80131e2:	7bfb      	ldrb	r3, [r7, #15]
 80131e4:	687a      	ldr	r2, [r7, #4]
 80131e6:	211a      	movs	r1, #26
 80131e8:	fb01 f303 	mul.w	r3, r1, r3
 80131ec:	4413      	add	r3, r2
 80131ee:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80131f2:	781a      	ldrb	r2, [r3, #0]
 80131f4:	68bb      	ldr	r3, [r7, #8]
 80131f6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80131f8:	7bfb      	ldrb	r3, [r7, #15]
 80131fa:	687a      	ldr	r2, [r7, #4]
 80131fc:	211a      	movs	r1, #26
 80131fe:	fb01 f303 	mul.w	r3, r1, r3
 8013202:	4413      	add	r3, r2
 8013204:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8013208:	881a      	ldrh	r2, [r3, #0]
 801320a:	68bb      	ldr	r3, [r7, #8]
 801320c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 801320e:	68bb      	ldr	r3, [r7, #8]
 8013210:	785b      	ldrb	r3, [r3, #1]
 8013212:	4619      	mov	r1, r3
 8013214:	6878      	ldr	r0, [r7, #4]
 8013216:	f002 f90c 	bl	8015432 <USBH_AllocPipe>
 801321a:	4603      	mov	r3, r0
 801321c:	461a      	mov	r2, r3
 801321e:	68bb      	ldr	r3, [r7, #8]
 8013220:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8013222:	68bb      	ldr	r3, [r7, #8]
 8013224:	7819      	ldrb	r1, [r3, #0]
 8013226:	68bb      	ldr	r3, [r7, #8]
 8013228:	7858      	ldrb	r0, [r3, #1]
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8013236:	68ba      	ldr	r2, [r7, #8]
 8013238:	8952      	ldrh	r2, [r2, #10]
 801323a:	9202      	str	r2, [sp, #8]
 801323c:	2203      	movs	r2, #3
 801323e:	9201      	str	r2, [sp, #4]
 8013240:	9300      	str	r3, [sp, #0]
 8013242:	4623      	mov	r3, r4
 8013244:	4602      	mov	r2, r0
 8013246:	6878      	ldr	r0, [r7, #4]
 8013248:	f002 f8c4 	bl	80153d4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 801324c:	68bb      	ldr	r3, [r7, #8]
 801324e:	781b      	ldrb	r3, [r3, #0]
 8013250:	2200      	movs	r2, #0
 8013252:	4619      	mov	r1, r3
 8013254:	6878      	ldr	r0, [r7, #4]
 8013256:	f004 ffa5 	bl	80181a4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 801325a:	2300      	movs	r3, #0
 801325c:	2200      	movs	r2, #0
 801325e:	210a      	movs	r1, #10
 8013260:	6878      	ldr	r0, [r7, #4]
 8013262:	f000 fc42 	bl	8013aea <USBH_FindInterface>
 8013266:	4603      	mov	r3, r0
 8013268:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 801326a:	7bfb      	ldrb	r3, [r7, #15]
 801326c:	2bff      	cmp	r3, #255	@ 0xff
 801326e:	d002      	beq.n	8013276 <USBH_CDC_InterfaceInit+0x11a>
 8013270:	7bfb      	ldrb	r3, [r7, #15]
 8013272:	2b01      	cmp	r3, #1
 8013274:	d901      	bls.n	801327a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8013276:	2302      	movs	r3, #2
 8013278:	e0c2      	b.n	8013400 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 801327a:	7bfb      	ldrb	r3, [r7, #15]
 801327c:	687a      	ldr	r2, [r7, #4]
 801327e:	211a      	movs	r1, #26
 8013280:	fb01 f303 	mul.w	r3, r1, r3
 8013284:	4413      	add	r3, r2
 8013286:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 801328a:	781b      	ldrb	r3, [r3, #0]
 801328c:	b25b      	sxtb	r3, r3
 801328e:	2b00      	cmp	r3, #0
 8013290:	da16      	bge.n	80132c0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8013292:	7bfb      	ldrb	r3, [r7, #15]
 8013294:	687a      	ldr	r2, [r7, #4]
 8013296:	211a      	movs	r1, #26
 8013298:	fb01 f303 	mul.w	r3, r1, r3
 801329c:	4413      	add	r3, r2
 801329e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80132a2:	781a      	ldrb	r2, [r3, #0]
 80132a4:	68bb      	ldr	r3, [r7, #8]
 80132a6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80132a8:	7bfb      	ldrb	r3, [r7, #15]
 80132aa:	687a      	ldr	r2, [r7, #4]
 80132ac:	211a      	movs	r1, #26
 80132ae:	fb01 f303 	mul.w	r3, r1, r3
 80132b2:	4413      	add	r3, r2
 80132b4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80132b8:	881a      	ldrh	r2, [r3, #0]
 80132ba:	68bb      	ldr	r3, [r7, #8]
 80132bc:	835a      	strh	r2, [r3, #26]
 80132be:	e015      	b.n	80132ec <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80132c0:	7bfb      	ldrb	r3, [r7, #15]
 80132c2:	687a      	ldr	r2, [r7, #4]
 80132c4:	211a      	movs	r1, #26
 80132c6:	fb01 f303 	mul.w	r3, r1, r3
 80132ca:	4413      	add	r3, r2
 80132cc:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80132d0:	781a      	ldrb	r2, [r3, #0]
 80132d2:	68bb      	ldr	r3, [r7, #8]
 80132d4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80132d6:	7bfb      	ldrb	r3, [r7, #15]
 80132d8:	687a      	ldr	r2, [r7, #4]
 80132da:	211a      	movs	r1, #26
 80132dc:	fb01 f303 	mul.w	r3, r1, r3
 80132e0:	4413      	add	r3, r2
 80132e2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80132e6:	881a      	ldrh	r2, [r3, #0]
 80132e8:	68bb      	ldr	r3, [r7, #8]
 80132ea:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80132ec:	7bfb      	ldrb	r3, [r7, #15]
 80132ee:	687a      	ldr	r2, [r7, #4]
 80132f0:	211a      	movs	r1, #26
 80132f2:	fb01 f303 	mul.w	r3, r1, r3
 80132f6:	4413      	add	r3, r2
 80132f8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80132fc:	781b      	ldrb	r3, [r3, #0]
 80132fe:	b25b      	sxtb	r3, r3
 8013300:	2b00      	cmp	r3, #0
 8013302:	da16      	bge.n	8013332 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8013304:	7bfb      	ldrb	r3, [r7, #15]
 8013306:	687a      	ldr	r2, [r7, #4]
 8013308:	211a      	movs	r1, #26
 801330a:	fb01 f303 	mul.w	r3, r1, r3
 801330e:	4413      	add	r3, r2
 8013310:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8013314:	781a      	ldrb	r2, [r3, #0]
 8013316:	68bb      	ldr	r3, [r7, #8]
 8013318:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 801331a:	7bfb      	ldrb	r3, [r7, #15]
 801331c:	687a      	ldr	r2, [r7, #4]
 801331e:	211a      	movs	r1, #26
 8013320:	fb01 f303 	mul.w	r3, r1, r3
 8013324:	4413      	add	r3, r2
 8013326:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 801332a:	881a      	ldrh	r2, [r3, #0]
 801332c:	68bb      	ldr	r3, [r7, #8]
 801332e:	835a      	strh	r2, [r3, #26]
 8013330:	e015      	b.n	801335e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8013332:	7bfb      	ldrb	r3, [r7, #15]
 8013334:	687a      	ldr	r2, [r7, #4]
 8013336:	211a      	movs	r1, #26
 8013338:	fb01 f303 	mul.w	r3, r1, r3
 801333c:	4413      	add	r3, r2
 801333e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8013342:	781a      	ldrb	r2, [r3, #0]
 8013344:	68bb      	ldr	r3, [r7, #8]
 8013346:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8013348:	7bfb      	ldrb	r3, [r7, #15]
 801334a:	687a      	ldr	r2, [r7, #4]
 801334c:	211a      	movs	r1, #26
 801334e:	fb01 f303 	mul.w	r3, r1, r3
 8013352:	4413      	add	r3, r2
 8013354:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8013358:	881a      	ldrh	r2, [r3, #0]
 801335a:	68bb      	ldr	r3, [r7, #8]
 801335c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 801335e:	68bb      	ldr	r3, [r7, #8]
 8013360:	7b9b      	ldrb	r3, [r3, #14]
 8013362:	4619      	mov	r1, r3
 8013364:	6878      	ldr	r0, [r7, #4]
 8013366:	f002 f864 	bl	8015432 <USBH_AllocPipe>
 801336a:	4603      	mov	r3, r0
 801336c:	461a      	mov	r2, r3
 801336e:	68bb      	ldr	r3, [r7, #8]
 8013370:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8013372:	68bb      	ldr	r3, [r7, #8]
 8013374:	7bdb      	ldrb	r3, [r3, #15]
 8013376:	4619      	mov	r1, r3
 8013378:	6878      	ldr	r0, [r7, #4]
 801337a:	f002 f85a 	bl	8015432 <USBH_AllocPipe>
 801337e:	4603      	mov	r3, r0
 8013380:	461a      	mov	r2, r3
 8013382:	68bb      	ldr	r3, [r7, #8]
 8013384:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8013386:	68bb      	ldr	r3, [r7, #8]
 8013388:	7b59      	ldrb	r1, [r3, #13]
 801338a:	68bb      	ldr	r3, [r7, #8]
 801338c:	7b98      	ldrb	r0, [r3, #14]
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801339a:	68ba      	ldr	r2, [r7, #8]
 801339c:	8b12      	ldrh	r2, [r2, #24]
 801339e:	9202      	str	r2, [sp, #8]
 80133a0:	2202      	movs	r2, #2
 80133a2:	9201      	str	r2, [sp, #4]
 80133a4:	9300      	str	r3, [sp, #0]
 80133a6:	4623      	mov	r3, r4
 80133a8:	4602      	mov	r2, r0
 80133aa:	6878      	ldr	r0, [r7, #4]
 80133ac:	f002 f812 	bl	80153d4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80133b0:	68bb      	ldr	r3, [r7, #8]
 80133b2:	7b19      	ldrb	r1, [r3, #12]
 80133b4:	68bb      	ldr	r3, [r7, #8]
 80133b6:	7bd8      	ldrb	r0, [r3, #15]
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80133c4:	68ba      	ldr	r2, [r7, #8]
 80133c6:	8b52      	ldrh	r2, [r2, #26]
 80133c8:	9202      	str	r2, [sp, #8]
 80133ca:	2202      	movs	r2, #2
 80133cc:	9201      	str	r2, [sp, #4]
 80133ce:	9300      	str	r3, [sp, #0]
 80133d0:	4623      	mov	r3, r4
 80133d2:	4602      	mov	r2, r0
 80133d4:	6878      	ldr	r0, [r7, #4]
 80133d6:	f001 fffd 	bl	80153d4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80133da:	68bb      	ldr	r3, [r7, #8]
 80133dc:	2200      	movs	r2, #0
 80133de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80133e2:	68bb      	ldr	r3, [r7, #8]
 80133e4:	7b5b      	ldrb	r3, [r3, #13]
 80133e6:	2200      	movs	r2, #0
 80133e8:	4619      	mov	r1, r3
 80133ea:	6878      	ldr	r0, [r7, #4]
 80133ec:	f004 feda 	bl	80181a4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80133f0:	68bb      	ldr	r3, [r7, #8]
 80133f2:	7b1b      	ldrb	r3, [r3, #12]
 80133f4:	2200      	movs	r2, #0
 80133f6:	4619      	mov	r1, r3
 80133f8:	6878      	ldr	r0, [r7, #4]
 80133fa:	f004 fed3 	bl	80181a4 <USBH_LL_SetToggle>

  return USBH_OK;
 80133fe:	2300      	movs	r3, #0
}
 8013400:	4618      	mov	r0, r3
 8013402:	3714      	adds	r7, #20
 8013404:	46bd      	mov	sp, r7
 8013406:	bd90      	pop	{r4, r7, pc}

08013408 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8013408:	b580      	push	{r7, lr}
 801340a:	b084      	sub	sp, #16
 801340c:	af00      	add	r7, sp, #0
 801340e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013416:	69db      	ldr	r3, [r3, #28]
 8013418:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	781b      	ldrb	r3, [r3, #0]
 801341e:	2b00      	cmp	r3, #0
 8013420:	d00e      	beq.n	8013440 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8013422:	68fb      	ldr	r3, [r7, #12]
 8013424:	781b      	ldrb	r3, [r3, #0]
 8013426:	4619      	mov	r1, r3
 8013428:	6878      	ldr	r0, [r7, #4]
 801342a:	f001 fff2 	bl	8015412 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	781b      	ldrb	r3, [r3, #0]
 8013432:	4619      	mov	r1, r3
 8013434:	6878      	ldr	r0, [r7, #4]
 8013436:	f002 f81d 	bl	8015474 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 801343a:	68fb      	ldr	r3, [r7, #12]
 801343c:	2200      	movs	r2, #0
 801343e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	7b1b      	ldrb	r3, [r3, #12]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d00e      	beq.n	8013466 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8013448:	68fb      	ldr	r3, [r7, #12]
 801344a:	7b1b      	ldrb	r3, [r3, #12]
 801344c:	4619      	mov	r1, r3
 801344e:	6878      	ldr	r0, [r7, #4]
 8013450:	f001 ffdf 	bl	8015412 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	7b1b      	ldrb	r3, [r3, #12]
 8013458:	4619      	mov	r1, r3
 801345a:	6878      	ldr	r0, [r7, #4]
 801345c:	f002 f80a 	bl	8015474 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	2200      	movs	r2, #0
 8013464:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8013466:	68fb      	ldr	r3, [r7, #12]
 8013468:	7b5b      	ldrb	r3, [r3, #13]
 801346a:	2b00      	cmp	r3, #0
 801346c:	d00e      	beq.n	801348c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	7b5b      	ldrb	r3, [r3, #13]
 8013472:	4619      	mov	r1, r3
 8013474:	6878      	ldr	r0, [r7, #4]
 8013476:	f001 ffcc 	bl	8015412 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 801347a:	68fb      	ldr	r3, [r7, #12]
 801347c:	7b5b      	ldrb	r3, [r3, #13]
 801347e:	4619      	mov	r1, r3
 8013480:	6878      	ldr	r0, [r7, #4]
 8013482:	f001 fff7 	bl	8015474 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	2200      	movs	r2, #0
 801348a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013492:	69db      	ldr	r3, [r3, #28]
 8013494:	2b00      	cmp	r3, #0
 8013496:	d00b      	beq.n	80134b0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801349e:	69db      	ldr	r3, [r3, #28]
 80134a0:	4618      	mov	r0, r3
 80134a2:	f004 ff0d 	bl	80182c0 <free>
    phost->pActiveClass->pData = 0U;
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80134ac:	2200      	movs	r2, #0
 80134ae:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80134b0:	2300      	movs	r3, #0
}
 80134b2:	4618      	mov	r0, r3
 80134b4:	3710      	adds	r7, #16
 80134b6:	46bd      	mov	sp, r7
 80134b8:	bd80      	pop	{r7, pc}

080134ba <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80134ba:	b580      	push	{r7, lr}
 80134bc:	b084      	sub	sp, #16
 80134be:	af00      	add	r7, sp, #0
 80134c0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80134c8:	69db      	ldr	r3, [r3, #28]
 80134ca:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80134cc:	68fb      	ldr	r3, [r7, #12]
 80134ce:	3340      	adds	r3, #64	@ 0x40
 80134d0:	4619      	mov	r1, r3
 80134d2:	6878      	ldr	r0, [r7, #4]
 80134d4:	f000 f8b1 	bl	801363a <GetLineCoding>
 80134d8:	4603      	mov	r3, r0
 80134da:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80134dc:	7afb      	ldrb	r3, [r7, #11]
 80134de:	2b00      	cmp	r3, #0
 80134e0:	d105      	bne.n	80134ee <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80134e8:	2102      	movs	r1, #2
 80134ea:	6878      	ldr	r0, [r7, #4]
 80134ec:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80134ee:	7afb      	ldrb	r3, [r7, #11]
}
 80134f0:	4618      	mov	r0, r3
 80134f2:	3710      	adds	r7, #16
 80134f4:	46bd      	mov	sp, r7
 80134f6:	bd80      	pop	{r7, pc}

080134f8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80134f8:	b580      	push	{r7, lr}
 80134fa:	b084      	sub	sp, #16
 80134fc:	af00      	add	r7, sp, #0
 80134fe:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8013500:	2301      	movs	r3, #1
 8013502:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8013504:	2300      	movs	r3, #0
 8013506:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801350e:	69db      	ldr	r3, [r3, #28]
 8013510:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8013512:	68bb      	ldr	r3, [r7, #8]
 8013514:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8013518:	2b04      	cmp	r3, #4
 801351a:	d877      	bhi.n	801360c <USBH_CDC_Process+0x114>
 801351c:	a201      	add	r2, pc, #4	@ (adr r2, 8013524 <USBH_CDC_Process+0x2c>)
 801351e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013522:	bf00      	nop
 8013524:	08013539 	.word	0x08013539
 8013528:	0801353f 	.word	0x0801353f
 801352c:	0801356f 	.word	0x0801356f
 8013530:	080135e3 	.word	0x080135e3
 8013534:	080135f1 	.word	0x080135f1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8013538:	2300      	movs	r3, #0
 801353a:	73fb      	strb	r3, [r7, #15]
      break;
 801353c:	e06d      	b.n	801361a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 801353e:	68bb      	ldr	r3, [r7, #8]
 8013540:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013542:	4619      	mov	r1, r3
 8013544:	6878      	ldr	r0, [r7, #4]
 8013546:	f000 f897 	bl	8013678 <SetLineCoding>
 801354a:	4603      	mov	r3, r0
 801354c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 801354e:	7bbb      	ldrb	r3, [r7, #14]
 8013550:	2b00      	cmp	r3, #0
 8013552:	d104      	bne.n	801355e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8013554:	68bb      	ldr	r3, [r7, #8]
 8013556:	2202      	movs	r2, #2
 8013558:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 801355c:	e058      	b.n	8013610 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 801355e:	7bbb      	ldrb	r3, [r7, #14]
 8013560:	2b01      	cmp	r3, #1
 8013562:	d055      	beq.n	8013610 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8013564:	68bb      	ldr	r3, [r7, #8]
 8013566:	2204      	movs	r2, #4
 8013568:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 801356c:	e050      	b.n	8013610 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 801356e:	68bb      	ldr	r3, [r7, #8]
 8013570:	3340      	adds	r3, #64	@ 0x40
 8013572:	4619      	mov	r1, r3
 8013574:	6878      	ldr	r0, [r7, #4]
 8013576:	f000 f860 	bl	801363a <GetLineCoding>
 801357a:	4603      	mov	r3, r0
 801357c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 801357e:	7bbb      	ldrb	r3, [r7, #14]
 8013580:	2b00      	cmp	r3, #0
 8013582:	d126      	bne.n	80135d2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8013584:	68bb      	ldr	r3, [r7, #8]
 8013586:	2200      	movs	r2, #0
 8013588:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 801358c:	68bb      	ldr	r3, [r7, #8]
 801358e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8013592:	68bb      	ldr	r3, [r7, #8]
 8013594:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013596:	791b      	ldrb	r3, [r3, #4]
 8013598:	429a      	cmp	r2, r3
 801359a:	d13b      	bne.n	8013614 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 801359c:	68bb      	ldr	r3, [r7, #8]
 801359e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80135a2:	68bb      	ldr	r3, [r7, #8]
 80135a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80135a6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80135a8:	429a      	cmp	r2, r3
 80135aa:	d133      	bne.n	8013614 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80135ac:	68bb      	ldr	r3, [r7, #8]
 80135ae:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80135b2:	68bb      	ldr	r3, [r7, #8]
 80135b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80135b6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80135b8:	429a      	cmp	r2, r3
 80135ba:	d12b      	bne.n	8013614 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80135bc:	68bb      	ldr	r3, [r7, #8]
 80135be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80135c0:	68bb      	ldr	r3, [r7, #8]
 80135c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80135c4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80135c6:	429a      	cmp	r2, r3
 80135c8:	d124      	bne.n	8013614 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80135ca:	6878      	ldr	r0, [r7, #4]
 80135cc:	f000 f96a 	bl	80138a4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80135d0:	e020      	b.n	8013614 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80135d2:	7bbb      	ldrb	r3, [r7, #14]
 80135d4:	2b01      	cmp	r3, #1
 80135d6:	d01d      	beq.n	8013614 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80135d8:	68bb      	ldr	r3, [r7, #8]
 80135da:	2204      	movs	r2, #4
 80135dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80135e0:	e018      	b.n	8013614 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80135e2:	6878      	ldr	r0, [r7, #4]
 80135e4:	f000 f867 	bl	80136b6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80135e8:	6878      	ldr	r0, [r7, #4]
 80135ea:	f000 f8e6 	bl	80137ba <CDC_ProcessReception>
      break;
 80135ee:	e014      	b.n	801361a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80135f0:	2100      	movs	r1, #0
 80135f2:	6878      	ldr	r0, [r7, #4]
 80135f4:	f001 f8ff 	bl	80147f6 <USBH_ClrFeature>
 80135f8:	4603      	mov	r3, r0
 80135fa:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80135fc:	7bbb      	ldrb	r3, [r7, #14]
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d10a      	bne.n	8013618 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8013602:	68bb      	ldr	r3, [r7, #8]
 8013604:	2200      	movs	r2, #0
 8013606:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 801360a:	e005      	b.n	8013618 <USBH_CDC_Process+0x120>

    default:
      break;
 801360c:	bf00      	nop
 801360e:	e004      	b.n	801361a <USBH_CDC_Process+0x122>
      break;
 8013610:	bf00      	nop
 8013612:	e002      	b.n	801361a <USBH_CDC_Process+0x122>
      break;
 8013614:	bf00      	nop
 8013616:	e000      	b.n	801361a <USBH_CDC_Process+0x122>
      break;
 8013618:	bf00      	nop

  }

  return status;
 801361a:	7bfb      	ldrb	r3, [r7, #15]
}
 801361c:	4618      	mov	r0, r3
 801361e:	3710      	adds	r7, #16
 8013620:	46bd      	mov	sp, r7
 8013622:	bd80      	pop	{r7, pc}

08013624 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8013624:	b480      	push	{r7}
 8013626:	b083      	sub	sp, #12
 8013628:	af00      	add	r7, sp, #0
 801362a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 801362c:	2300      	movs	r3, #0
}
 801362e:	4618      	mov	r0, r3
 8013630:	370c      	adds	r7, #12
 8013632:	46bd      	mov	sp, r7
 8013634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013638:	4770      	bx	lr

0801363a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 801363a:	b580      	push	{r7, lr}
 801363c:	b082      	sub	sp, #8
 801363e:	af00      	add	r7, sp, #0
 8013640:	6078      	str	r0, [r7, #4]
 8013642:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	22a1      	movs	r2, #161	@ 0xa1
 8013648:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	2221      	movs	r2, #33	@ 0x21
 801364e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	2200      	movs	r2, #0
 8013654:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	2200      	movs	r2, #0
 801365a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	2207      	movs	r2, #7
 8013660:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8013662:	683b      	ldr	r3, [r7, #0]
 8013664:	2207      	movs	r2, #7
 8013666:	4619      	mov	r1, r3
 8013668:	6878      	ldr	r0, [r7, #4]
 801366a:	f001 fbf9 	bl	8014e60 <USBH_CtlReq>
 801366e:	4603      	mov	r3, r0
}
 8013670:	4618      	mov	r0, r3
 8013672:	3708      	adds	r7, #8
 8013674:	46bd      	mov	sp, r7
 8013676:	bd80      	pop	{r7, pc}

08013678 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8013678:	b580      	push	{r7, lr}
 801367a:	b082      	sub	sp, #8
 801367c:	af00      	add	r7, sp, #0
 801367e:	6078      	str	r0, [r7, #4]
 8013680:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	2221      	movs	r2, #33	@ 0x21
 8013686:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	2220      	movs	r2, #32
 801368c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	2200      	movs	r2, #0
 8013692:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	2200      	movs	r2, #0
 8013698:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	2207      	movs	r2, #7
 801369e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80136a0:	683b      	ldr	r3, [r7, #0]
 80136a2:	2207      	movs	r2, #7
 80136a4:	4619      	mov	r1, r3
 80136a6:	6878      	ldr	r0, [r7, #4]
 80136a8:	f001 fbda 	bl	8014e60 <USBH_CtlReq>
 80136ac:	4603      	mov	r3, r0
}
 80136ae:	4618      	mov	r0, r3
 80136b0:	3708      	adds	r7, #8
 80136b2:	46bd      	mov	sp, r7
 80136b4:	bd80      	pop	{r7, pc}

080136b6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80136b6:	b580      	push	{r7, lr}
 80136b8:	b086      	sub	sp, #24
 80136ba:	af02      	add	r7, sp, #8
 80136bc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80136c4:	69db      	ldr	r3, [r3, #28]
 80136c6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80136c8:	2300      	movs	r3, #0
 80136ca:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80136cc:	68fb      	ldr	r3, [r7, #12]
 80136ce:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80136d2:	2b01      	cmp	r3, #1
 80136d4:	d002      	beq.n	80136dc <CDC_ProcessTransmission+0x26>
 80136d6:	2b02      	cmp	r3, #2
 80136d8:	d023      	beq.n	8013722 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80136da:	e06a      	b.n	80137b2 <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80136dc:	68fb      	ldr	r3, [r7, #12]
 80136de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136e0:	68fa      	ldr	r2, [r7, #12]
 80136e2:	8b12      	ldrh	r2, [r2, #24]
 80136e4:	4293      	cmp	r3, r2
 80136e6:	d90b      	bls.n	8013700 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80136e8:	68fb      	ldr	r3, [r7, #12]
 80136ea:	69d9      	ldr	r1, [r3, #28]
 80136ec:	68fb      	ldr	r3, [r7, #12]
 80136ee:	8b1a      	ldrh	r2, [r3, #24]
 80136f0:	68fb      	ldr	r3, [r7, #12]
 80136f2:	7b5b      	ldrb	r3, [r3, #13]
 80136f4:	2001      	movs	r0, #1
 80136f6:	9000      	str	r0, [sp, #0]
 80136f8:	6878      	ldr	r0, [r7, #4]
 80136fa:	f001 fe28 	bl	801534e <USBH_BulkSendData>
 80136fe:	e00b      	b.n	8013718 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8013704:	68fb      	ldr	r3, [r7, #12]
 8013706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8013708:	b29a      	uxth	r2, r3
 801370a:	68fb      	ldr	r3, [r7, #12]
 801370c:	7b5b      	ldrb	r3, [r3, #13]
 801370e:	2001      	movs	r0, #1
 8013710:	9000      	str	r0, [sp, #0]
 8013712:	6878      	ldr	r0, [r7, #4]
 8013714:	f001 fe1b 	bl	801534e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8013718:	68fb      	ldr	r3, [r7, #12]
 801371a:	2202      	movs	r2, #2
 801371c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8013720:	e047      	b.n	80137b2 <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	7b5b      	ldrb	r3, [r3, #13]
 8013726:	4619      	mov	r1, r3
 8013728:	6878      	ldr	r0, [r7, #4]
 801372a:	f004 fd11 	bl	8018150 <USBH_LL_GetURBState>
 801372e:	4603      	mov	r3, r0
 8013730:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8013732:	7afb      	ldrb	r3, [r7, #11]
 8013734:	2b01      	cmp	r3, #1
 8013736:	d12e      	bne.n	8013796 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8013738:	68fb      	ldr	r3, [r7, #12]
 801373a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801373c:	68fa      	ldr	r2, [r7, #12]
 801373e:	8b12      	ldrh	r2, [r2, #24]
 8013740:	4293      	cmp	r3, r2
 8013742:	d90e      	bls.n	8013762 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8013744:	68fb      	ldr	r3, [r7, #12]
 8013746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013748:	68fa      	ldr	r2, [r7, #12]
 801374a:	8b12      	ldrh	r2, [r2, #24]
 801374c:	1a9a      	subs	r2, r3, r2
 801374e:	68fb      	ldr	r3, [r7, #12]
 8013750:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	69db      	ldr	r3, [r3, #28]
 8013756:	68fa      	ldr	r2, [r7, #12]
 8013758:	8b12      	ldrh	r2, [r2, #24]
 801375a:	441a      	add	r2, r3
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	61da      	str	r2, [r3, #28]
 8013760:	e002      	b.n	8013768 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8013762:	68fb      	ldr	r3, [r7, #12]
 8013764:	2200      	movs	r2, #0
 8013766:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8013768:	68fb      	ldr	r3, [r7, #12]
 801376a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801376c:	2b00      	cmp	r3, #0
 801376e:	d004      	beq.n	801377a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	2201      	movs	r2, #1
 8013774:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8013778:	e006      	b.n	8013788 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	2200      	movs	r2, #0
 801377e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8013782:	6878      	ldr	r0, [r7, #4]
 8013784:	f000 f87a 	bl	801387c <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013788:	2300      	movs	r3, #0
 801378a:	2200      	movs	r2, #0
 801378c:	2104      	movs	r1, #4
 801378e:	6878      	ldr	r0, [r7, #4]
 8013790:	f000 febc 	bl	801450c <USBH_OS_PutMessage>
      break;
 8013794:	e00c      	b.n	80137b0 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8013796:	7afb      	ldrb	r3, [r7, #11]
 8013798:	2b02      	cmp	r3, #2
 801379a:	d109      	bne.n	80137b0 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	2201      	movs	r2, #1
 80137a0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 80137a4:	2300      	movs	r3, #0
 80137a6:	2200      	movs	r2, #0
 80137a8:	2104      	movs	r1, #4
 80137aa:	6878      	ldr	r0, [r7, #4]
 80137ac:	f000 feae 	bl	801450c <USBH_OS_PutMessage>
      break;
 80137b0:	bf00      	nop
  }
}
 80137b2:	bf00      	nop
 80137b4:	3710      	adds	r7, #16
 80137b6:	46bd      	mov	sp, r7
 80137b8:	bd80      	pop	{r7, pc}

080137ba <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80137ba:	b580      	push	{r7, lr}
 80137bc:	b086      	sub	sp, #24
 80137be:	af00      	add	r7, sp, #0
 80137c0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80137c2:	687b      	ldr	r3, [r7, #4]
 80137c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80137c8:	69db      	ldr	r3, [r3, #28]
 80137ca:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80137cc:	2300      	movs	r3, #0
 80137ce:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80137d0:	697b      	ldr	r3, [r7, #20]
 80137d2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80137d6:	2b03      	cmp	r3, #3
 80137d8:	d002      	beq.n	80137e0 <CDC_ProcessReception+0x26>
 80137da:	2b04      	cmp	r3, #4
 80137dc:	d00e      	beq.n	80137fc <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 80137de:	e049      	b.n	8013874 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 80137e0:	697b      	ldr	r3, [r7, #20]
 80137e2:	6a19      	ldr	r1, [r3, #32]
 80137e4:	697b      	ldr	r3, [r7, #20]
 80137e6:	8b5a      	ldrh	r2, [r3, #26]
 80137e8:	697b      	ldr	r3, [r7, #20]
 80137ea:	7b1b      	ldrb	r3, [r3, #12]
 80137ec:	6878      	ldr	r0, [r7, #4]
 80137ee:	f001 fdd3 	bl	8015398 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80137f2:	697b      	ldr	r3, [r7, #20]
 80137f4:	2204      	movs	r2, #4
 80137f6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80137fa:	e03b      	b.n	8013874 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80137fc:	697b      	ldr	r3, [r7, #20]
 80137fe:	7b1b      	ldrb	r3, [r3, #12]
 8013800:	4619      	mov	r1, r3
 8013802:	6878      	ldr	r0, [r7, #4]
 8013804:	f004 fca4 	bl	8018150 <USBH_LL_GetURBState>
 8013808:	4603      	mov	r3, r0
 801380a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 801380c:	7cfb      	ldrb	r3, [r7, #19]
 801380e:	2b01      	cmp	r3, #1
 8013810:	d12f      	bne.n	8013872 <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8013812:	697b      	ldr	r3, [r7, #20]
 8013814:	7b1b      	ldrb	r3, [r3, #12]
 8013816:	4619      	mov	r1, r3
 8013818:	6878      	ldr	r0, [r7, #4]
 801381a:	f004 fc19 	bl	8018050 <USBH_LL_GetLastXferSize>
 801381e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8013820:	697b      	ldr	r3, [r7, #20]
 8013822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013824:	68fa      	ldr	r2, [r7, #12]
 8013826:	429a      	cmp	r2, r3
 8013828:	d016      	beq.n	8013858 <CDC_ProcessReception+0x9e>
 801382a:	697b      	ldr	r3, [r7, #20]
 801382c:	8b5b      	ldrh	r3, [r3, #26]
 801382e:	461a      	mov	r2, r3
 8013830:	68fb      	ldr	r3, [r7, #12]
 8013832:	4293      	cmp	r3, r2
 8013834:	d110      	bne.n	8013858 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8013836:	697b      	ldr	r3, [r7, #20]
 8013838:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	1ad2      	subs	r2, r2, r3
 801383e:	697b      	ldr	r3, [r7, #20]
 8013840:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8013842:	697b      	ldr	r3, [r7, #20]
 8013844:	6a1a      	ldr	r2, [r3, #32]
 8013846:	68fb      	ldr	r3, [r7, #12]
 8013848:	441a      	add	r2, r3
 801384a:	697b      	ldr	r3, [r7, #20]
 801384c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 801384e:	697b      	ldr	r3, [r7, #20]
 8013850:	2203      	movs	r2, #3
 8013852:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8013856:	e006      	b.n	8013866 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8013858:	697b      	ldr	r3, [r7, #20]
 801385a:	2200      	movs	r2, #0
 801385c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8013860:	6878      	ldr	r0, [r7, #4]
 8013862:	f000 f815 	bl	8013890 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013866:	2300      	movs	r3, #0
 8013868:	2200      	movs	r2, #0
 801386a:	2104      	movs	r1, #4
 801386c:	6878      	ldr	r0, [r7, #4]
 801386e:	f000 fe4d 	bl	801450c <USBH_OS_PutMessage>
      break;
 8013872:	bf00      	nop
  }
}
 8013874:	bf00      	nop
 8013876:	3718      	adds	r7, #24
 8013878:	46bd      	mov	sp, r7
 801387a:	bd80      	pop	{r7, pc}

0801387c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 801387c:	b480      	push	{r7}
 801387e:	b083      	sub	sp, #12
 8013880:	af00      	add	r7, sp, #0
 8013882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013884:	bf00      	nop
 8013886:	370c      	adds	r7, #12
 8013888:	46bd      	mov	sp, r7
 801388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801388e:	4770      	bx	lr

08013890 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8013890:	b480      	push	{r7}
 8013892:	b083      	sub	sp, #12
 8013894:	af00      	add	r7, sp, #0
 8013896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013898:	bf00      	nop
 801389a:	370c      	adds	r7, #12
 801389c:	46bd      	mov	sp, r7
 801389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138a2:	4770      	bx	lr

080138a4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80138a4:	b480      	push	{r7}
 80138a6:	b083      	sub	sp, #12
 80138a8:	af00      	add	r7, sp, #0
 80138aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80138ac:	bf00      	nop
 80138ae:	370c      	adds	r7, #12
 80138b0:	46bd      	mov	sp, r7
 80138b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138b6:	4770      	bx	lr

080138b8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80138b8:	b5b0      	push	{r4, r5, r7, lr}
 80138ba:	b090      	sub	sp, #64	@ 0x40
 80138bc:	af00      	add	r7, sp, #0
 80138be:	60f8      	str	r0, [r7, #12]
 80138c0:	60b9      	str	r1, [r7, #8]
 80138c2:	4613      	mov	r3, r2
 80138c4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80138c6:	68fb      	ldr	r3, [r7, #12]
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d101      	bne.n	80138d0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80138cc:	2302      	movs	r3, #2
 80138ce:	e04d      	b.n	801396c <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 80138d0:	68fb      	ldr	r3, [r7, #12]
 80138d2:	79fa      	ldrb	r2, [r7, #7]
 80138d4:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	2200      	movs	r2, #0
 80138dc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	2200      	movs	r2, #0
 80138e4:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80138e8:	68f8      	ldr	r0, [r7, #12]
 80138ea:	f000 f847 	bl	801397c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80138ee:	68fb      	ldr	r3, [r7, #12]
 80138f0:	2200      	movs	r2, #0
 80138f2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80138f6:	68fb      	ldr	r3, [r7, #12]
 80138f8:	2200      	movs	r2, #0
 80138fa:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	2200      	movs	r2, #0
 8013902:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	2200      	movs	r2, #0
 801390a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 801390e:	68bb      	ldr	r3, [r7, #8]
 8013910:	2b00      	cmp	r3, #0
 8013912:	d003      	beq.n	801391c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8013914:	68fb      	ldr	r3, [r7, #12]
 8013916:	68ba      	ldr	r2, [r7, #8]
 8013918:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 801391c:	4b15      	ldr	r3, [pc, #84]	@ (8013974 <USBH_Init+0xbc>)
 801391e:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8013922:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013924:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8013928:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801392c:	2100      	movs	r1, #0
 801392e:	4618      	mov	r0, r3
 8013930:	f001 feea 	bl	8015708 <osMessageCreate>
 8013934:	4602      	mov	r2, r0
 8013936:	68fb      	ldr	r3, [r7, #12]
 8013938:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 801393c:	4b0e      	ldr	r3, [pc, #56]	@ (8013978 <USBH_Init+0xc0>)
 801393e:	f107 0414 	add.w	r4, r7, #20
 8013942:	461d      	mov	r5, r3
 8013944:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013946:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013948:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801394c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 8013950:	f107 0314 	add.w	r3, r7, #20
 8013954:	68f9      	ldr	r1, [r7, #12]
 8013956:	4618      	mov	r0, r3
 8013958:	f001 fe76 	bl	8015648 <osThreadCreate>
 801395c:	4602      	mov	r2, r0
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8013964:	68f8      	ldr	r0, [r7, #12]
 8013966:	f004 fabf 	bl	8017ee8 <USBH_LL_Init>

  return USBH_OK;
 801396a:	2300      	movs	r3, #0
}
 801396c:	4618      	mov	r0, r3
 801396e:	3740      	adds	r7, #64	@ 0x40
 8013970:	46bd      	mov	sp, r7
 8013972:	bdb0      	pop	{r4, r5, r7, pc}
 8013974:	080185b8 	.word	0x080185b8
 8013978:	080185d4 	.word	0x080185d4

0801397c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 801397c:	b580      	push	{r7, lr}
 801397e:	b084      	sub	sp, #16
 8013980:	af00      	add	r7, sp, #0
 8013982:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8013984:	2300      	movs	r3, #0
 8013986:	60fb      	str	r3, [r7, #12]
 8013988:	e009      	b.n	801399e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 801398a:	687a      	ldr	r2, [r7, #4]
 801398c:	68fb      	ldr	r3, [r7, #12]
 801398e:	33e0      	adds	r3, #224	@ 0xe0
 8013990:	009b      	lsls	r3, r3, #2
 8013992:	4413      	add	r3, r2
 8013994:	2200      	movs	r2, #0
 8013996:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8013998:	68fb      	ldr	r3, [r7, #12]
 801399a:	3301      	adds	r3, #1
 801399c:	60fb      	str	r3, [r7, #12]
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	2b0f      	cmp	r3, #15
 80139a2:	d9f2      	bls.n	801398a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80139a4:	2300      	movs	r3, #0
 80139a6:	60fb      	str	r3, [r7, #12]
 80139a8:	e009      	b.n	80139be <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 80139aa:	687a      	ldr	r2, [r7, #4]
 80139ac:	68fb      	ldr	r3, [r7, #12]
 80139ae:	4413      	add	r3, r2
 80139b0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80139b4:	2200      	movs	r2, #0
 80139b6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	3301      	adds	r3, #1
 80139bc:	60fb      	str	r3, [r7, #12]
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80139c4:	d3f1      	bcc.n	80139aa <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	2200      	movs	r2, #0
 80139ca:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	2200      	movs	r2, #0
 80139d0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	2201      	movs	r2, #1
 80139d6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	2200      	movs	r2, #0
 80139dc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	2201      	movs	r2, #1
 80139e4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	2240      	movs	r2, #64	@ 0x40
 80139ea:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	2200      	movs	r2, #0
 80139f0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	2200      	movs	r2, #0
 80139f6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	2201      	movs	r2, #1
 80139fe:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	2200      	movs	r2, #0
 8013a06:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	2200      	movs	r2, #0
 8013a0e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8013a12:	687b      	ldr	r3, [r7, #4]
 8013a14:	331c      	adds	r3, #28
 8013a16:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013a1a:	2100      	movs	r1, #0
 8013a1c:	4618      	mov	r0, r3
 8013a1e:	f004 fd05 	bl	801842c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013a28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013a2c:	2100      	movs	r1, #0
 8013a2e:	4618      	mov	r0, r3
 8013a30:	f004 fcfc 	bl	801842c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8013a3a:	2212      	movs	r2, #18
 8013a3c:	2100      	movs	r1, #0
 8013a3e:	4618      	mov	r0, r3
 8013a40:	f004 fcf4 	bl	801842c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8013a4a:	223e      	movs	r2, #62	@ 0x3e
 8013a4c:	2100      	movs	r1, #0
 8013a4e:	4618      	mov	r0, r3
 8013a50:	f004 fcec 	bl	801842c <memset>

  return USBH_OK;
 8013a54:	2300      	movs	r3, #0
}
 8013a56:	4618      	mov	r0, r3
 8013a58:	3710      	adds	r7, #16
 8013a5a:	46bd      	mov	sp, r7
 8013a5c:	bd80      	pop	{r7, pc}

08013a5e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8013a5e:	b480      	push	{r7}
 8013a60:	b085      	sub	sp, #20
 8013a62:	af00      	add	r7, sp, #0
 8013a64:	6078      	str	r0, [r7, #4]
 8013a66:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8013a68:	2300      	movs	r3, #0
 8013a6a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8013a6c:	683b      	ldr	r3, [r7, #0]
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	d016      	beq.n	8013aa0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8013a72:	687b      	ldr	r3, [r7, #4]
 8013a74:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	d10e      	bne.n	8013a9a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013a82:	1c59      	adds	r1, r3, #1
 8013a84:	687a      	ldr	r2, [r7, #4]
 8013a86:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8013a8a:	687a      	ldr	r2, [r7, #4]
 8013a8c:	33de      	adds	r3, #222	@ 0xde
 8013a8e:	6839      	ldr	r1, [r7, #0]
 8013a90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8013a94:	2300      	movs	r3, #0
 8013a96:	73fb      	strb	r3, [r7, #15]
 8013a98:	e004      	b.n	8013aa4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8013a9a:	2302      	movs	r3, #2
 8013a9c:	73fb      	strb	r3, [r7, #15]
 8013a9e:	e001      	b.n	8013aa4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8013aa0:	2302      	movs	r3, #2
 8013aa2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8013aa6:	4618      	mov	r0, r3
 8013aa8:	3714      	adds	r7, #20
 8013aaa:	46bd      	mov	sp, r7
 8013aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ab0:	4770      	bx	lr

08013ab2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8013ab2:	b480      	push	{r7}
 8013ab4:	b085      	sub	sp, #20
 8013ab6:	af00      	add	r7, sp, #0
 8013ab8:	6078      	str	r0, [r7, #4]
 8013aba:	460b      	mov	r3, r1
 8013abc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8013abe:	2300      	movs	r3, #0
 8013ac0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8013ac8:	78fa      	ldrb	r2, [r7, #3]
 8013aca:	429a      	cmp	r2, r3
 8013acc:	d204      	bcs.n	8013ad8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	78fa      	ldrb	r2, [r7, #3]
 8013ad2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8013ad6:	e001      	b.n	8013adc <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8013ad8:	2302      	movs	r3, #2
 8013ada:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ade:	4618      	mov	r0, r3
 8013ae0:	3714      	adds	r7, #20
 8013ae2:	46bd      	mov	sp, r7
 8013ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ae8:	4770      	bx	lr

08013aea <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8013aea:	b480      	push	{r7}
 8013aec:	b087      	sub	sp, #28
 8013aee:	af00      	add	r7, sp, #0
 8013af0:	6078      	str	r0, [r7, #4]
 8013af2:	4608      	mov	r0, r1
 8013af4:	4611      	mov	r1, r2
 8013af6:	461a      	mov	r2, r3
 8013af8:	4603      	mov	r3, r0
 8013afa:	70fb      	strb	r3, [r7, #3]
 8013afc:	460b      	mov	r3, r1
 8013afe:	70bb      	strb	r3, [r7, #2]
 8013b00:	4613      	mov	r3, r2
 8013b02:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8013b04:	2300      	movs	r3, #0
 8013b06:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8013b08:	2300      	movs	r3, #0
 8013b0a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8013b12:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8013b14:	e025      	b.n	8013b62 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8013b16:	7dfb      	ldrb	r3, [r7, #23]
 8013b18:	221a      	movs	r2, #26
 8013b1a:	fb02 f303 	mul.w	r3, r2, r3
 8013b1e:	3308      	adds	r3, #8
 8013b20:	68fa      	ldr	r2, [r7, #12]
 8013b22:	4413      	add	r3, r2
 8013b24:	3302      	adds	r3, #2
 8013b26:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8013b28:	693b      	ldr	r3, [r7, #16]
 8013b2a:	795b      	ldrb	r3, [r3, #5]
 8013b2c:	78fa      	ldrb	r2, [r7, #3]
 8013b2e:	429a      	cmp	r2, r3
 8013b30:	d002      	beq.n	8013b38 <USBH_FindInterface+0x4e>
 8013b32:	78fb      	ldrb	r3, [r7, #3]
 8013b34:	2bff      	cmp	r3, #255	@ 0xff
 8013b36:	d111      	bne.n	8013b5c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013b38:	693b      	ldr	r3, [r7, #16]
 8013b3a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8013b3c:	78ba      	ldrb	r2, [r7, #2]
 8013b3e:	429a      	cmp	r2, r3
 8013b40:	d002      	beq.n	8013b48 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013b42:	78bb      	ldrb	r3, [r7, #2]
 8013b44:	2bff      	cmp	r3, #255	@ 0xff
 8013b46:	d109      	bne.n	8013b5c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8013b48:	693b      	ldr	r3, [r7, #16]
 8013b4a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8013b4c:	787a      	ldrb	r2, [r7, #1]
 8013b4e:	429a      	cmp	r2, r3
 8013b50:	d002      	beq.n	8013b58 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8013b52:	787b      	ldrb	r3, [r7, #1]
 8013b54:	2bff      	cmp	r3, #255	@ 0xff
 8013b56:	d101      	bne.n	8013b5c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8013b58:	7dfb      	ldrb	r3, [r7, #23]
 8013b5a:	e006      	b.n	8013b6a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8013b5c:	7dfb      	ldrb	r3, [r7, #23]
 8013b5e:	3301      	adds	r3, #1
 8013b60:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8013b62:	7dfb      	ldrb	r3, [r7, #23]
 8013b64:	2b01      	cmp	r3, #1
 8013b66:	d9d6      	bls.n	8013b16 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8013b68:	23ff      	movs	r3, #255	@ 0xff
}
 8013b6a:	4618      	mov	r0, r3
 8013b6c:	371c      	adds	r7, #28
 8013b6e:	46bd      	mov	sp, r7
 8013b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b74:	4770      	bx	lr

08013b76 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8013b76:	b580      	push	{r7, lr}
 8013b78:	b082      	sub	sp, #8
 8013b7a:	af00      	add	r7, sp, #0
 8013b7c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8013b7e:	6878      	ldr	r0, [r7, #4]
 8013b80:	f004 f9ee 	bl	8017f60 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8013b84:	2101      	movs	r1, #1
 8013b86:	6878      	ldr	r0, [r7, #4]
 8013b88:	f004 faf5 	bl	8018176 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8013b8c:	2300      	movs	r3, #0
}
 8013b8e:	4618      	mov	r0, r3
 8013b90:	3708      	adds	r7, #8
 8013b92:	46bd      	mov	sp, r7
 8013b94:	bd80      	pop	{r7, pc}
	...

08013b98 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8013b98:	b580      	push	{r7, lr}
 8013b9a:	b088      	sub	sp, #32
 8013b9c:	af04      	add	r7, sp, #16
 8013b9e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8013ba0:	2302      	movs	r3, #2
 8013ba2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8013ba4:	2300      	movs	r3, #0
 8013ba6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8013bae:	b2db      	uxtb	r3, r3
 8013bb0:	2b01      	cmp	r3, #1
 8013bb2:	d102      	bne.n	8013bba <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	2203      	movs	r2, #3
 8013bb8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	781b      	ldrb	r3, [r3, #0]
 8013bbe:	b2db      	uxtb	r3, r3
 8013bc0:	2b0b      	cmp	r3, #11
 8013bc2:	f200 81f5 	bhi.w	8013fb0 <USBH_Process+0x418>
 8013bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8013bcc <USBH_Process+0x34>)
 8013bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bcc:	08013bfd 	.word	0x08013bfd
 8013bd0:	08013c3b 	.word	0x08013c3b
 8013bd4:	08013cb1 	.word	0x08013cb1
 8013bd8:	08013f3f 	.word	0x08013f3f
 8013bdc:	08013fb1 	.word	0x08013fb1
 8013be0:	08013d5d 	.word	0x08013d5d
 8013be4:	08013ed9 	.word	0x08013ed9
 8013be8:	08013d9f 	.word	0x08013d9f
 8013bec:	08013dcb 	.word	0x08013dcb
 8013bf0:	08013df3 	.word	0x08013df3
 8013bf4:	08013e41 	.word	0x08013e41
 8013bf8:	08013f27 	.word	0x08013f27
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8013c02:	b2db      	uxtb	r3, r3
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	f000 81d5 	beq.w	8013fb4 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	2201      	movs	r2, #1
 8013c0e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8013c10:	20c8      	movs	r0, #200	@ 0xc8
 8013c12:	f004 fafa 	bl	801820a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8013c16:	6878      	ldr	r0, [r7, #4]
 8013c18:	f004 f9ff 	bl	801801a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	2200      	movs	r2, #0
 8013c20:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	2200      	movs	r2, #0
 8013c28:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013c2c:	2300      	movs	r3, #0
 8013c2e:	2200      	movs	r2, #0
 8013c30:	2101      	movs	r1, #1
 8013c32:	6878      	ldr	r0, [r7, #4]
 8013c34:	f000 fc6a 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013c38:	e1bc      	b.n	8013fb4 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8013c40:	b2db      	uxtb	r3, r3
 8013c42:	2b01      	cmp	r3, #1
 8013c44:	d107      	bne.n	8013c56 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	2200      	movs	r2, #0
 8013c4a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8013c4e:	687b      	ldr	r3, [r7, #4]
 8013c50:	2202      	movs	r2, #2
 8013c52:	701a      	strb	r2, [r3, #0]
 8013c54:	e025      	b.n	8013ca2 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013c5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013c60:	d914      	bls.n	8013c8c <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 8013c62:	687b      	ldr	r3, [r7, #4]
 8013c64:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8013c68:	3301      	adds	r3, #1
 8013c6a:	b2da      	uxtb	r2, r3
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8013c78:	2b03      	cmp	r3, #3
 8013c7a:	d903      	bls.n	8013c84 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	220d      	movs	r2, #13
 8013c80:	701a      	strb	r2, [r3, #0]
 8013c82:	e00e      	b.n	8013ca2 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	2200      	movs	r2, #0
 8013c88:	701a      	strb	r2, [r3, #0]
 8013c8a:	e00a      	b.n	8013ca2 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013c92:	f103 020a 	add.w	r2, r3, #10
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8013c9c:	200a      	movs	r0, #10
 8013c9e:	f004 fab4 	bl	801820a <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013ca2:	2300      	movs	r3, #0
 8013ca4:	2200      	movs	r2, #0
 8013ca6:	2101      	movs	r1, #1
 8013ca8:	6878      	ldr	r0, [r7, #4]
 8013caa:	f000 fc2f 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013cae:	e188      	b.n	8013fc2 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d005      	beq.n	8013cc6 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013cc0:	2104      	movs	r1, #4
 8013cc2:	6878      	ldr	r0, [r7, #4]
 8013cc4:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8013cc6:	2064      	movs	r0, #100	@ 0x64
 8013cc8:	f004 fa9f 	bl	801820a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8013ccc:	6878      	ldr	r0, [r7, #4]
 8013cce:	f004 f97d 	bl	8017fcc <USBH_LL_GetSpeed>
 8013cd2:	4603      	mov	r3, r0
 8013cd4:	461a      	mov	r2, r3
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	2205      	movs	r2, #5
 8013ce0:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8013ce2:	2100      	movs	r1, #0
 8013ce4:	6878      	ldr	r0, [r7, #4]
 8013ce6:	f001 fba4 	bl	8015432 <USBH_AllocPipe>
 8013cea:	4603      	mov	r3, r0
 8013cec:	461a      	mov	r2, r3
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8013cf2:	2180      	movs	r1, #128	@ 0x80
 8013cf4:	6878      	ldr	r0, [r7, #4]
 8013cf6:	f001 fb9c 	bl	8015432 <USBH_AllocPipe>
 8013cfa:	4603      	mov	r3, r0
 8013cfc:	461a      	mov	r2, r3
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	7919      	ldrb	r1, [r3, #4]
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8013d12:	687a      	ldr	r2, [r7, #4]
 8013d14:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8013d16:	9202      	str	r2, [sp, #8]
 8013d18:	2200      	movs	r2, #0
 8013d1a:	9201      	str	r2, [sp, #4]
 8013d1c:	9300      	str	r3, [sp, #0]
 8013d1e:	4603      	mov	r3, r0
 8013d20:	2280      	movs	r2, #128	@ 0x80
 8013d22:	6878      	ldr	r0, [r7, #4]
 8013d24:	f001 fb56 	bl	80153d4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	7959      	ldrb	r1, [r3, #5]
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8013d38:	687a      	ldr	r2, [r7, #4]
 8013d3a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8013d3c:	9202      	str	r2, [sp, #8]
 8013d3e:	2200      	movs	r2, #0
 8013d40:	9201      	str	r2, [sp, #4]
 8013d42:	9300      	str	r3, [sp, #0]
 8013d44:	4603      	mov	r3, r0
 8013d46:	2200      	movs	r2, #0
 8013d48:	6878      	ldr	r0, [r7, #4]
 8013d4a:	f001 fb43 	bl	80153d4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013d4e:	2300      	movs	r3, #0
 8013d50:	2200      	movs	r2, #0
 8013d52:	2101      	movs	r1, #1
 8013d54:	6878      	ldr	r0, [r7, #4]
 8013d56:	f000 fbd9 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013d5a:	e132      	b.n	8013fc2 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8013d5c:	6878      	ldr	r0, [r7, #4]
 8013d5e:	f000 f935 	bl	8013fcc <USBH_HandleEnum>
 8013d62:	4603      	mov	r3, r0
 8013d64:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8013d66:	7bbb      	ldrb	r3, [r7, #14]
 8013d68:	b2db      	uxtb	r3, r3
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	f040 8124 	bne.w	8013fb8 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	2200      	movs	r2, #0
 8013d74:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8013d7e:	2b01      	cmp	r3, #1
 8013d80:	d103      	bne.n	8013d8a <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	2208      	movs	r2, #8
 8013d86:	701a      	strb	r2, [r3, #0]
 8013d88:	e002      	b.n	8013d90 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	2207      	movs	r2, #7
 8013d8e:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013d90:	2300      	movs	r3, #0
 8013d92:	2200      	movs	r2, #0
 8013d94:	2105      	movs	r1, #5
 8013d96:	6878      	ldr	r0, [r7, #4]
 8013d98:	f000 fbb8 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013d9c:	e10c      	b.n	8013fb8 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	f000 8109 	beq.w	8013fbc <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013db0:	2101      	movs	r1, #1
 8013db2:	6878      	ldr	r0, [r7, #4]
 8013db4:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	2208      	movs	r2, #8
 8013dba:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013dbc:	2300      	movs	r3, #0
 8013dbe:	2200      	movs	r2, #0
 8013dc0:	2105      	movs	r1, #5
 8013dc2:	6878      	ldr	r0, [r7, #4]
 8013dc4:	f000 fba2 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8013dc8:	e0f8      	b.n	8013fbc <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8013dd0:	4619      	mov	r1, r3
 8013dd2:	6878      	ldr	r0, [r7, #4]
 8013dd4:	f000 fcc8 	bl	8014768 <USBH_SetCfg>
 8013dd8:	4603      	mov	r3, r0
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d102      	bne.n	8013de4 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	2209      	movs	r2, #9
 8013de2:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013de4:	2300      	movs	r3, #0
 8013de6:	2200      	movs	r2, #0
 8013de8:	2101      	movs	r1, #1
 8013dea:	6878      	ldr	r0, [r7, #4]
 8013dec:	f000 fb8e 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013df0:	e0e7      	b.n	8013fc2 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8013df8:	f003 0320 	and.w	r3, r3, #32
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	d015      	beq.n	8013e2c <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8013e00:	2101      	movs	r1, #1
 8013e02:	6878      	ldr	r0, [r7, #4]
 8013e04:	f000 fcd3 	bl	80147ae <USBH_SetFeature>
 8013e08:	4603      	mov	r3, r0
 8013e0a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8013e0c:	7bbb      	ldrb	r3, [r7, #14]
 8013e0e:	b2db      	uxtb	r3, r3
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	d103      	bne.n	8013e1c <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	220a      	movs	r2, #10
 8013e18:	701a      	strb	r2, [r3, #0]
 8013e1a:	e00a      	b.n	8013e32 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8013e1c:	7bbb      	ldrb	r3, [r7, #14]
 8013e1e:	b2db      	uxtb	r3, r3
 8013e20:	2b03      	cmp	r3, #3
 8013e22:	d106      	bne.n	8013e32 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	220a      	movs	r2, #10
 8013e28:	701a      	strb	r2, [r3, #0]
 8013e2a:	e002      	b.n	8013e32 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	220a      	movs	r2, #10
 8013e30:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013e32:	2300      	movs	r3, #0
 8013e34:	2200      	movs	r2, #0
 8013e36:	2101      	movs	r1, #1
 8013e38:	6878      	ldr	r0, [r7, #4]
 8013e3a:	f000 fb67 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013e3e:	e0c0      	b.n	8013fc2 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d03f      	beq.n	8013eca <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	2200      	movs	r2, #0
 8013e4e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8013e52:	2300      	movs	r3, #0
 8013e54:	73fb      	strb	r3, [r7, #15]
 8013e56:	e016      	b.n	8013e86 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8013e58:	7bfa      	ldrb	r2, [r7, #15]
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	32de      	adds	r2, #222	@ 0xde
 8013e5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e62:	791a      	ldrb	r2, [r3, #4]
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8013e6a:	429a      	cmp	r2, r3
 8013e6c:	d108      	bne.n	8013e80 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 8013e6e:	7bfa      	ldrb	r2, [r7, #15]
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	32de      	adds	r2, #222	@ 0xde
 8013e74:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8013e78:	687b      	ldr	r3, [r7, #4]
 8013e7a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8013e7e:	e005      	b.n	8013e8c <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8013e80:	7bfb      	ldrb	r3, [r7, #15]
 8013e82:	3301      	adds	r3, #1
 8013e84:	73fb      	strb	r3, [r7, #15]
 8013e86:	7bfb      	ldrb	r3, [r7, #15]
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	d0e5      	beq.n	8013e58 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d016      	beq.n	8013ec4 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013e9c:	689b      	ldr	r3, [r3, #8]
 8013e9e:	6878      	ldr	r0, [r7, #4]
 8013ea0:	4798      	blx	r3
 8013ea2:	4603      	mov	r3, r0
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d109      	bne.n	8013ebc <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	2206      	movs	r2, #6
 8013eac:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8013eae:	687b      	ldr	r3, [r7, #4]
 8013eb0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013eb4:	2103      	movs	r1, #3
 8013eb6:	6878      	ldr	r0, [r7, #4]
 8013eb8:	4798      	blx	r3
 8013eba:	e006      	b.n	8013eca <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	220d      	movs	r2, #13
 8013ec0:	701a      	strb	r2, [r3, #0]
 8013ec2:	e002      	b.n	8013eca <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	220d      	movs	r2, #13
 8013ec8:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013eca:	2300      	movs	r3, #0
 8013ecc:	2200      	movs	r2, #0
 8013ece:	2105      	movs	r1, #5
 8013ed0:	6878      	ldr	r0, [r7, #4]
 8013ed2:	f000 fb1b 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013ed6:	e074      	b.n	8013fc2 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	d017      	beq.n	8013f12 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013ee8:	691b      	ldr	r3, [r3, #16]
 8013eea:	6878      	ldr	r0, [r7, #4]
 8013eec:	4798      	blx	r3
 8013eee:	4603      	mov	r3, r0
 8013ef0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8013ef2:	7bbb      	ldrb	r3, [r7, #14]
 8013ef4:	b2db      	uxtb	r3, r3
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d103      	bne.n	8013f02 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	220b      	movs	r2, #11
 8013efe:	701a      	strb	r2, [r3, #0]
 8013f00:	e00a      	b.n	8013f18 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 8013f02:	7bbb      	ldrb	r3, [r7, #14]
 8013f04:	b2db      	uxtb	r3, r3
 8013f06:	2b02      	cmp	r3, #2
 8013f08:	d106      	bne.n	8013f18 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	220d      	movs	r2, #13
 8013f0e:	701a      	strb	r2, [r3, #0]
 8013f10:	e002      	b.n	8013f18 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	220d      	movs	r2, #13
 8013f16:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013f18:	2300      	movs	r3, #0
 8013f1a:	2200      	movs	r2, #0
 8013f1c:	2105      	movs	r1, #5
 8013f1e:	6878      	ldr	r0, [r7, #4]
 8013f20:	f000 faf4 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013f24:	e04d      	b.n	8013fc2 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d047      	beq.n	8013fc0 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013f36:	695b      	ldr	r3, [r3, #20]
 8013f38:	6878      	ldr	r0, [r7, #4]
 8013f3a:	4798      	blx	r3
      }
      break;
 8013f3c:	e040      	b.n	8013fc0 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	2200      	movs	r2, #0
 8013f42:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8013f46:	6878      	ldr	r0, [r7, #4]
 8013f48:	f7ff fd18 	bl	801397c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d009      	beq.n	8013f6a <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 8013f56:	687b      	ldr	r3, [r7, #4]
 8013f58:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013f5c:	68db      	ldr	r3, [r3, #12]
 8013f5e:	6878      	ldr	r0, [r7, #4]
 8013f60:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	2200      	movs	r2, #0
 8013f66:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	d005      	beq.n	8013f80 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8013f74:	687b      	ldr	r3, [r7, #4]
 8013f76:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013f7a:	2105      	movs	r1, #5
 8013f7c:	6878      	ldr	r0, [r7, #4]
 8013f7e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8013f86:	b2db      	uxtb	r3, r3
 8013f88:	2b01      	cmp	r3, #1
 8013f8a:	d107      	bne.n	8013f9c <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	2200      	movs	r2, #0
 8013f90:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8013f94:	6878      	ldr	r0, [r7, #4]
 8013f96:	f7ff fdee 	bl	8013b76 <USBH_Start>
 8013f9a:	e002      	b.n	8013fa2 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8013f9c:	6878      	ldr	r0, [r7, #4]
 8013f9e:	f003 ffdf 	bl	8017f60 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013fa2:	2300      	movs	r3, #0
 8013fa4:	2200      	movs	r2, #0
 8013fa6:	2101      	movs	r1, #1
 8013fa8:	6878      	ldr	r0, [r7, #4]
 8013faa:	f000 faaf 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013fae:	e008      	b.n	8013fc2 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 8013fb0:	bf00      	nop
 8013fb2:	e006      	b.n	8013fc2 <USBH_Process+0x42a>
      break;
 8013fb4:	bf00      	nop
 8013fb6:	e004      	b.n	8013fc2 <USBH_Process+0x42a>
      break;
 8013fb8:	bf00      	nop
 8013fba:	e002      	b.n	8013fc2 <USBH_Process+0x42a>
    break;
 8013fbc:	bf00      	nop
 8013fbe:	e000      	b.n	8013fc2 <USBH_Process+0x42a>
      break;
 8013fc0:	bf00      	nop
  }
  return USBH_OK;
 8013fc2:	2300      	movs	r3, #0
}
 8013fc4:	4618      	mov	r0, r3
 8013fc6:	3710      	adds	r7, #16
 8013fc8:	46bd      	mov	sp, r7
 8013fca:	bd80      	pop	{r7, pc}

08013fcc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8013fcc:	b580      	push	{r7, lr}
 8013fce:	b088      	sub	sp, #32
 8013fd0:	af04      	add	r7, sp, #16
 8013fd2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8013fd4:	2301      	movs	r3, #1
 8013fd6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8013fd8:	2301      	movs	r3, #1
 8013fda:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	785b      	ldrb	r3, [r3, #1]
 8013fe0:	2b07      	cmp	r3, #7
 8013fe2:	f200 81db 	bhi.w	801439c <USBH_HandleEnum+0x3d0>
 8013fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8013fec <USBH_HandleEnum+0x20>)
 8013fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013fec:	0801400d 	.word	0x0801400d
 8013ff0:	080140c7 	.word	0x080140c7
 8013ff4:	08014131 	.word	0x08014131
 8013ff8:	080141bb 	.word	0x080141bb
 8013ffc:	08014225 	.word	0x08014225
 8014000:	08014295 	.word	0x08014295
 8014004:	080142ff 	.word	0x080142ff
 8014008:	0801435d 	.word	0x0801435d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 801400c:	2108      	movs	r1, #8
 801400e:	6878      	ldr	r0, [r7, #4]
 8014010:	f000 fac7 	bl	80145a2 <USBH_Get_DevDesc>
 8014014:	4603      	mov	r3, r0
 8014016:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8014018:	7bbb      	ldrb	r3, [r7, #14]
 801401a:	2b00      	cmp	r3, #0
 801401c:	d12e      	bne.n	801407c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	2201      	movs	r2, #1
 801402c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	7919      	ldrb	r1, [r3, #4]
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801403e:	687a      	ldr	r2, [r7, #4]
 8014040:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8014042:	9202      	str	r2, [sp, #8]
 8014044:	2200      	movs	r2, #0
 8014046:	9201      	str	r2, [sp, #4]
 8014048:	9300      	str	r3, [sp, #0]
 801404a:	4603      	mov	r3, r0
 801404c:	2280      	movs	r2, #128	@ 0x80
 801404e:	6878      	ldr	r0, [r7, #4]
 8014050:	f001 f9c0 	bl	80153d4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	7959      	ldrb	r1, [r3, #5]
 8014058:	687b      	ldr	r3, [r7, #4]
 801405a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8014064:	687a      	ldr	r2, [r7, #4]
 8014066:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8014068:	9202      	str	r2, [sp, #8]
 801406a:	2200      	movs	r2, #0
 801406c:	9201      	str	r2, [sp, #4]
 801406e:	9300      	str	r3, [sp, #0]
 8014070:	4603      	mov	r3, r0
 8014072:	2200      	movs	r2, #0
 8014074:	6878      	ldr	r0, [r7, #4]
 8014076:	f001 f9ad 	bl	80153d4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 801407a:	e191      	b.n	80143a0 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 801407c:	7bbb      	ldrb	r3, [r7, #14]
 801407e:	2b03      	cmp	r3, #3
 8014080:	f040 818e 	bne.w	80143a0 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801408a:	3301      	adds	r3, #1
 801408c:	b2da      	uxtb	r2, r3
 801408e:	687b      	ldr	r3, [r7, #4]
 8014090:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801409a:	2b03      	cmp	r3, #3
 801409c:	d903      	bls.n	80140a6 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	220d      	movs	r2, #13
 80140a2:	701a      	strb	r2, [r3, #0]
      break;
 80140a4:	e17c      	b.n	80143a0 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	795b      	ldrb	r3, [r3, #5]
 80140aa:	4619      	mov	r1, r3
 80140ac:	6878      	ldr	r0, [r7, #4]
 80140ae:	f001 f9e1 	bl	8015474 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	791b      	ldrb	r3, [r3, #4]
 80140b6:	4619      	mov	r1, r3
 80140b8:	6878      	ldr	r0, [r7, #4]
 80140ba:	f001 f9db 	bl	8015474 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	2200      	movs	r2, #0
 80140c2:	701a      	strb	r2, [r3, #0]
      break;
 80140c4:	e16c      	b.n	80143a0 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80140c6:	2112      	movs	r1, #18
 80140c8:	6878      	ldr	r0, [r7, #4]
 80140ca:	f000 fa6a 	bl	80145a2 <USBH_Get_DevDesc>
 80140ce:	4603      	mov	r3, r0
 80140d0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80140d2:	7bbb      	ldrb	r3, [r7, #14]
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d103      	bne.n	80140e0 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	2202      	movs	r2, #2
 80140dc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80140de:	e161      	b.n	80143a4 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80140e0:	7bbb      	ldrb	r3, [r7, #14]
 80140e2:	2b03      	cmp	r3, #3
 80140e4:	f040 815e 	bne.w	80143a4 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80140ee:	3301      	adds	r3, #1
 80140f0:	b2da      	uxtb	r2, r3
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80140fe:	2b03      	cmp	r3, #3
 8014100:	d903      	bls.n	801410a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	220d      	movs	r2, #13
 8014106:	701a      	strb	r2, [r3, #0]
      break;
 8014108:	e14c      	b.n	80143a4 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	795b      	ldrb	r3, [r3, #5]
 801410e:	4619      	mov	r1, r3
 8014110:	6878      	ldr	r0, [r7, #4]
 8014112:	f001 f9af 	bl	8015474 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	791b      	ldrb	r3, [r3, #4]
 801411a:	4619      	mov	r1, r3
 801411c:	6878      	ldr	r0, [r7, #4]
 801411e:	f001 f9a9 	bl	8015474 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	2200      	movs	r2, #0
 8014126:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8014128:	687b      	ldr	r3, [r7, #4]
 801412a:	2200      	movs	r2, #0
 801412c:	701a      	strb	r2, [r3, #0]
      break;
 801412e:	e139      	b.n	80143a4 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8014130:	2101      	movs	r1, #1
 8014132:	6878      	ldr	r0, [r7, #4]
 8014134:	f000 faf4 	bl	8014720 <USBH_SetAddress>
 8014138:	4603      	mov	r3, r0
 801413a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801413c:	7bbb      	ldrb	r3, [r7, #14]
 801413e:	2b00      	cmp	r3, #0
 8014140:	d130      	bne.n	80141a4 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8014142:	2002      	movs	r0, #2
 8014144:	f004 f861 	bl	801820a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	2201      	movs	r2, #1
 801414c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8014150:	687b      	ldr	r3, [r7, #4]
 8014152:	2203      	movs	r2, #3
 8014154:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8014156:	687b      	ldr	r3, [r7, #4]
 8014158:	7919      	ldrb	r1, [r3, #4]
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8014166:	687a      	ldr	r2, [r7, #4]
 8014168:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801416a:	9202      	str	r2, [sp, #8]
 801416c:	2200      	movs	r2, #0
 801416e:	9201      	str	r2, [sp, #4]
 8014170:	9300      	str	r3, [sp, #0]
 8014172:	4603      	mov	r3, r0
 8014174:	2280      	movs	r2, #128	@ 0x80
 8014176:	6878      	ldr	r0, [r7, #4]
 8014178:	f001 f92c 	bl	80153d4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	7959      	ldrb	r1, [r3, #5]
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801418c:	687a      	ldr	r2, [r7, #4]
 801418e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8014190:	9202      	str	r2, [sp, #8]
 8014192:	2200      	movs	r2, #0
 8014194:	9201      	str	r2, [sp, #4]
 8014196:	9300      	str	r3, [sp, #0]
 8014198:	4603      	mov	r3, r0
 801419a:	2200      	movs	r2, #0
 801419c:	6878      	ldr	r0, [r7, #4]
 801419e:	f001 f919 	bl	80153d4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80141a2:	e101      	b.n	80143a8 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80141a4:	7bbb      	ldrb	r3, [r7, #14]
 80141a6:	2b03      	cmp	r3, #3
 80141a8:	f040 80fe 	bne.w	80143a8 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	220d      	movs	r2, #13
 80141b0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	2200      	movs	r2, #0
 80141b6:	705a      	strb	r2, [r3, #1]
      break;
 80141b8:	e0f6      	b.n	80143a8 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80141ba:	2109      	movs	r1, #9
 80141bc:	6878      	ldr	r0, [r7, #4]
 80141be:	f000 fa1c 	bl	80145fa <USBH_Get_CfgDesc>
 80141c2:	4603      	mov	r3, r0
 80141c4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80141c6:	7bbb      	ldrb	r3, [r7, #14]
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d103      	bne.n	80141d4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	2204      	movs	r2, #4
 80141d0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80141d2:	e0eb      	b.n	80143ac <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80141d4:	7bbb      	ldrb	r3, [r7, #14]
 80141d6:	2b03      	cmp	r3, #3
 80141d8:	f040 80e8 	bne.w	80143ac <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80141e2:	3301      	adds	r3, #1
 80141e4:	b2da      	uxtb	r2, r3
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80141f2:	2b03      	cmp	r3, #3
 80141f4:	d903      	bls.n	80141fe <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80141f6:	687b      	ldr	r3, [r7, #4]
 80141f8:	220d      	movs	r2, #13
 80141fa:	701a      	strb	r2, [r3, #0]
      break;
 80141fc:	e0d6      	b.n	80143ac <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	795b      	ldrb	r3, [r3, #5]
 8014202:	4619      	mov	r1, r3
 8014204:	6878      	ldr	r0, [r7, #4]
 8014206:	f001 f935 	bl	8015474 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801420a:	687b      	ldr	r3, [r7, #4]
 801420c:	791b      	ldrb	r3, [r3, #4]
 801420e:	4619      	mov	r1, r3
 8014210:	6878      	ldr	r0, [r7, #4]
 8014212:	f001 f92f 	bl	8015474 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	2200      	movs	r2, #0
 801421a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	2200      	movs	r2, #0
 8014220:	701a      	strb	r2, [r3, #0]
      break;
 8014222:	e0c3      	b.n	80143ac <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 801422a:	4619      	mov	r1, r3
 801422c:	6878      	ldr	r0, [r7, #4]
 801422e:	f000 f9e4 	bl	80145fa <USBH_Get_CfgDesc>
 8014232:	4603      	mov	r3, r0
 8014234:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8014236:	7bbb      	ldrb	r3, [r7, #14]
 8014238:	2b00      	cmp	r3, #0
 801423a:	d103      	bne.n	8014244 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	2205      	movs	r2, #5
 8014240:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8014242:	e0b5      	b.n	80143b0 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014244:	7bbb      	ldrb	r3, [r7, #14]
 8014246:	2b03      	cmp	r3, #3
 8014248:	f040 80b2 	bne.w	80143b0 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8014252:	3301      	adds	r3, #1
 8014254:	b2da      	uxtb	r2, r3
 8014256:	687b      	ldr	r3, [r7, #4]
 8014258:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8014262:	2b03      	cmp	r3, #3
 8014264:	d903      	bls.n	801426e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	220d      	movs	r2, #13
 801426a:	701a      	strb	r2, [r3, #0]
      break;
 801426c:	e0a0      	b.n	80143b0 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	795b      	ldrb	r3, [r3, #5]
 8014272:	4619      	mov	r1, r3
 8014274:	6878      	ldr	r0, [r7, #4]
 8014276:	f001 f8fd 	bl	8015474 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	791b      	ldrb	r3, [r3, #4]
 801427e:	4619      	mov	r1, r3
 8014280:	6878      	ldr	r0, [r7, #4]
 8014282:	f001 f8f7 	bl	8015474 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	2200      	movs	r2, #0
 801428a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	2200      	movs	r2, #0
 8014290:	701a      	strb	r2, [r3, #0]
      break;
 8014292:	e08d      	b.n	80143b0 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8014294:	687b      	ldr	r3, [r7, #4]
 8014296:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 801429a:	2b00      	cmp	r3, #0
 801429c:	d025      	beq.n	80142ea <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80142aa:	23ff      	movs	r3, #255	@ 0xff
 80142ac:	6878      	ldr	r0, [r7, #4]
 80142ae:	f000 f9ce 	bl	801464e <USBH_Get_StringDesc>
 80142b2:	4603      	mov	r3, r0
 80142b4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80142b6:	7bbb      	ldrb	r3, [r7, #14]
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	d109      	bne.n	80142d0 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	2206      	movs	r2, #6
 80142c0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80142c2:	2300      	movs	r3, #0
 80142c4:	2200      	movs	r2, #0
 80142c6:	2105      	movs	r1, #5
 80142c8:	6878      	ldr	r0, [r7, #4]
 80142ca:	f000 f91f 	bl	801450c <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80142ce:	e071      	b.n	80143b4 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80142d0:	7bbb      	ldrb	r3, [r7, #14]
 80142d2:	2b03      	cmp	r3, #3
 80142d4:	d16e      	bne.n	80143b4 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	2206      	movs	r2, #6
 80142da:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80142dc:	2300      	movs	r3, #0
 80142de:	2200      	movs	r2, #0
 80142e0:	2105      	movs	r1, #5
 80142e2:	6878      	ldr	r0, [r7, #4]
 80142e4:	f000 f912 	bl	801450c <USBH_OS_PutMessage>
      break;
 80142e8:	e064      	b.n	80143b4 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	2206      	movs	r2, #6
 80142ee:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80142f0:	2300      	movs	r3, #0
 80142f2:	2200      	movs	r2, #0
 80142f4:	2105      	movs	r1, #5
 80142f6:	6878      	ldr	r0, [r7, #4]
 80142f8:	f000 f908 	bl	801450c <USBH_OS_PutMessage>
      break;
 80142fc:	e05a      	b.n	80143b4 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8014304:	2b00      	cmp	r3, #0
 8014306:	d01f      	beq.n	8014348 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8014314:	23ff      	movs	r3, #255	@ 0xff
 8014316:	6878      	ldr	r0, [r7, #4]
 8014318:	f000 f999 	bl	801464e <USBH_Get_StringDesc>
 801431c:	4603      	mov	r3, r0
 801431e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8014320:	7bbb      	ldrb	r3, [r7, #14]
 8014322:	2b00      	cmp	r3, #0
 8014324:	d103      	bne.n	801432e <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	2207      	movs	r2, #7
 801432a:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 801432c:	e044      	b.n	80143b8 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 801432e:	7bbb      	ldrb	r3, [r7, #14]
 8014330:	2b03      	cmp	r3, #3
 8014332:	d141      	bne.n	80143b8 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	2207      	movs	r2, #7
 8014338:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801433a:	2300      	movs	r3, #0
 801433c:	2200      	movs	r2, #0
 801433e:	2105      	movs	r1, #5
 8014340:	6878      	ldr	r0, [r7, #4]
 8014342:	f000 f8e3 	bl	801450c <USBH_OS_PutMessage>
      break;
 8014346:	e037      	b.n	80143b8 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	2207      	movs	r2, #7
 801434c:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801434e:	2300      	movs	r3, #0
 8014350:	2200      	movs	r2, #0
 8014352:	2105      	movs	r1, #5
 8014354:	6878      	ldr	r0, [r7, #4]
 8014356:	f000 f8d9 	bl	801450c <USBH_OS_PutMessage>
      break;
 801435a:	e02d      	b.n	80143b8 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8014362:	2b00      	cmp	r3, #0
 8014364:	d017      	beq.n	8014396 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8014372:	23ff      	movs	r3, #255	@ 0xff
 8014374:	6878      	ldr	r0, [r7, #4]
 8014376:	f000 f96a 	bl	801464e <USBH_Get_StringDesc>
 801437a:	4603      	mov	r3, r0
 801437c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 801437e:	7bbb      	ldrb	r3, [r7, #14]
 8014380:	2b00      	cmp	r3, #0
 8014382:	d102      	bne.n	801438a <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8014384:	2300      	movs	r3, #0
 8014386:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8014388:	e018      	b.n	80143bc <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 801438a:	7bbb      	ldrb	r3, [r7, #14]
 801438c:	2b03      	cmp	r3, #3
 801438e:	d115      	bne.n	80143bc <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8014390:	2300      	movs	r3, #0
 8014392:	73fb      	strb	r3, [r7, #15]
      break;
 8014394:	e012      	b.n	80143bc <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8014396:	2300      	movs	r3, #0
 8014398:	73fb      	strb	r3, [r7, #15]
      break;
 801439a:	e00f      	b.n	80143bc <USBH_HandleEnum+0x3f0>

    default:
      break;
 801439c:	bf00      	nop
 801439e:	e00e      	b.n	80143be <USBH_HandleEnum+0x3f2>
      break;
 80143a0:	bf00      	nop
 80143a2:	e00c      	b.n	80143be <USBH_HandleEnum+0x3f2>
      break;
 80143a4:	bf00      	nop
 80143a6:	e00a      	b.n	80143be <USBH_HandleEnum+0x3f2>
      break;
 80143a8:	bf00      	nop
 80143aa:	e008      	b.n	80143be <USBH_HandleEnum+0x3f2>
      break;
 80143ac:	bf00      	nop
 80143ae:	e006      	b.n	80143be <USBH_HandleEnum+0x3f2>
      break;
 80143b0:	bf00      	nop
 80143b2:	e004      	b.n	80143be <USBH_HandleEnum+0x3f2>
      break;
 80143b4:	bf00      	nop
 80143b6:	e002      	b.n	80143be <USBH_HandleEnum+0x3f2>
      break;
 80143b8:	bf00      	nop
 80143ba:	e000      	b.n	80143be <USBH_HandleEnum+0x3f2>
      break;
 80143bc:	bf00      	nop
  }
  return Status;
 80143be:	7bfb      	ldrb	r3, [r7, #15]
}
 80143c0:	4618      	mov	r0, r3
 80143c2:	3710      	adds	r7, #16
 80143c4:	46bd      	mov	sp, r7
 80143c6:	bd80      	pop	{r7, pc}

080143c8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80143c8:	b480      	push	{r7}
 80143ca:	b083      	sub	sp, #12
 80143cc:	af00      	add	r7, sp, #0
 80143ce:	6078      	str	r0, [r7, #4]
 80143d0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	683a      	ldr	r2, [r7, #0]
 80143d6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80143da:	bf00      	nop
 80143dc:	370c      	adds	r7, #12
 80143de:	46bd      	mov	sp, r7
 80143e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143e4:	4770      	bx	lr

080143e6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80143e6:	b580      	push	{r7, lr}
 80143e8:	b082      	sub	sp, #8
 80143ea:	af00      	add	r7, sp, #0
 80143ec:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80143ee:	687b      	ldr	r3, [r7, #4]
 80143f0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80143f4:	1c5a      	adds	r2, r3, #1
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80143fc:	6878      	ldr	r0, [r7, #4]
 80143fe:	f000 f804 	bl	801440a <USBH_HandleSof>
}
 8014402:	bf00      	nop
 8014404:	3708      	adds	r7, #8
 8014406:	46bd      	mov	sp, r7
 8014408:	bd80      	pop	{r7, pc}

0801440a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 801440a:	b580      	push	{r7, lr}
 801440c:	b082      	sub	sp, #8
 801440e:	af00      	add	r7, sp, #0
 8014410:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8014412:	687b      	ldr	r3, [r7, #4]
 8014414:	781b      	ldrb	r3, [r3, #0]
 8014416:	b2db      	uxtb	r3, r3
 8014418:	2b0b      	cmp	r3, #11
 801441a:	d10a      	bne.n	8014432 <USBH_HandleSof+0x28>
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8014422:	2b00      	cmp	r3, #0
 8014424:	d005      	beq.n	8014432 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8014426:	687b      	ldr	r3, [r7, #4]
 8014428:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801442c:	699b      	ldr	r3, [r3, #24]
 801442e:	6878      	ldr	r0, [r7, #4]
 8014430:	4798      	blx	r3
  }
}
 8014432:	bf00      	nop
 8014434:	3708      	adds	r7, #8
 8014436:	46bd      	mov	sp, r7
 8014438:	bd80      	pop	{r7, pc}

0801443a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 801443a:	b580      	push	{r7, lr}
 801443c:	b082      	sub	sp, #8
 801443e:	af00      	add	r7, sp, #0
 8014440:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8014442:	687b      	ldr	r3, [r7, #4]
 8014444:	2201      	movs	r2, #1
 8014446:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801444a:	2300      	movs	r3, #0
 801444c:	2200      	movs	r2, #0
 801444e:	2101      	movs	r1, #1
 8014450:	6878      	ldr	r0, [r7, #4]
 8014452:	f000 f85b 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8014456:	bf00      	nop
}
 8014458:	3708      	adds	r7, #8
 801445a:	46bd      	mov	sp, r7
 801445c:	bd80      	pop	{r7, pc}

0801445e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 801445e:	b480      	push	{r7}
 8014460:	b083      	sub	sp, #12
 8014462:	af00      	add	r7, sp, #0
 8014464:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	2200      	movs	r2, #0
 801446a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	2201      	movs	r2, #1
 8014472:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8014476:	bf00      	nop
}
 8014478:	370c      	adds	r7, #12
 801447a:	46bd      	mov	sp, r7
 801447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014480:	4770      	bx	lr

08014482 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8014482:	b580      	push	{r7, lr}
 8014484:	b082      	sub	sp, #8
 8014486:	af00      	add	r7, sp, #0
 8014488:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 801448a:	687b      	ldr	r3, [r7, #4]
 801448c:	2201      	movs	r2, #1
 801448e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8014492:	687b      	ldr	r3, [r7, #4]
 8014494:	2200      	movs	r2, #0
 8014496:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 801449a:	687b      	ldr	r3, [r7, #4]
 801449c:	2200      	movs	r2, #0
 801449e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80144a2:	2300      	movs	r3, #0
 80144a4:	2200      	movs	r2, #0
 80144a6:	2101      	movs	r1, #1
 80144a8:	6878      	ldr	r0, [r7, #4]
 80144aa:	f000 f82f 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80144ae:	2300      	movs	r3, #0
}
 80144b0:	4618      	mov	r0, r3
 80144b2:	3708      	adds	r7, #8
 80144b4:	46bd      	mov	sp, r7
 80144b6:	bd80      	pop	{r7, pc}

080144b8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80144b8:	b580      	push	{r7, lr}
 80144ba:	b082      	sub	sp, #8
 80144bc:	af00      	add	r7, sp, #0
 80144be:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	2201      	movs	r2, #1
 80144c4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	2200      	movs	r2, #0
 80144cc:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80144d0:	687b      	ldr	r3, [r7, #4]
 80144d2:	2200      	movs	r2, #0
 80144d4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80144d8:	6878      	ldr	r0, [r7, #4]
 80144da:	f003 fd5c 	bl	8017f96 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80144de:	687b      	ldr	r3, [r7, #4]
 80144e0:	791b      	ldrb	r3, [r3, #4]
 80144e2:	4619      	mov	r1, r3
 80144e4:	6878      	ldr	r0, [r7, #4]
 80144e6:	f000 ffc5 	bl	8015474 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	795b      	ldrb	r3, [r3, #5]
 80144ee:	4619      	mov	r1, r3
 80144f0:	6878      	ldr	r0, [r7, #4]
 80144f2:	f000 ffbf 	bl	8015474 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80144f6:	2300      	movs	r3, #0
 80144f8:	2200      	movs	r2, #0
 80144fa:	2101      	movs	r1, #1
 80144fc:	6878      	ldr	r0, [r7, #4]
 80144fe:	f000 f805 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8014502:	2300      	movs	r3, #0
}
 8014504:	4618      	mov	r0, r3
 8014506:	3708      	adds	r7, #8
 8014508:	46bd      	mov	sp, r7
 801450a:	bd80      	pop	{r7, pc}

0801450c <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 801450c:	b580      	push	{r7, lr}
 801450e:	b086      	sub	sp, #24
 8014510:	af00      	add	r7, sp, #0
 8014512:	60f8      	str	r0, [r7, #12]
 8014514:	607a      	str	r2, [r7, #4]
 8014516:	603b      	str	r3, [r7, #0]
 8014518:	460b      	mov	r3, r1
 801451a:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 801451c:	7afa      	ldrb	r2, [r7, #11]
 801451e:	68fb      	ldr	r3, [r7, #12]
 8014520:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8014524:	68fb      	ldr	r3, [r7, #12]
 8014526:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 801452a:	4618      	mov	r0, r3
 801452c:	f001 f9c8 	bl	80158c0 <osMessageWaiting>
 8014530:	4603      	mov	r3, r0
 8014532:	f1c3 0310 	rsb	r3, r3, #16
 8014536:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8014538:	697b      	ldr	r3, [r7, #20]
 801453a:	2b00      	cmp	r3, #0
 801453c:	d009      	beq.n	8014552 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8014544:	68fb      	ldr	r3, [r7, #12]
 8014546:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 801454a:	687a      	ldr	r2, [r7, #4]
 801454c:	4619      	mov	r1, r3
 801454e:	f001 f903 	bl	8015758 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8014552:	bf00      	nop
 8014554:	3718      	adds	r7, #24
 8014556:	46bd      	mov	sp, r7
 8014558:	bd80      	pop	{r7, pc}

0801455a <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 801455a:	b580      	push	{r7, lr}
 801455c:	b086      	sub	sp, #24
 801455e:	af00      	add	r7, sp, #0
 8014560:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 8014568:	f107 030c 	add.w	r3, r7, #12
 801456c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014570:	4618      	mov	r0, r3
 8014572:	f001 f931 	bl	80157d8 <osMessageGet>
    if (event.status == osEventMessage)
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	2b10      	cmp	r3, #16
 801457a:	d1f2      	bne.n	8014562 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 801457c:	6878      	ldr	r0, [r7, #4]
 801457e:	f7ff fb0b 	bl	8013b98 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8014582:	e7ee      	b.n	8014562 <USBH_Process_OS+0x8>

08014584 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8014584:	b580      	push	{r7, lr}
 8014586:	b082      	sub	sp, #8
 8014588:	af00      	add	r7, sp, #0
 801458a:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801458c:	2300      	movs	r3, #0
 801458e:	2200      	movs	r2, #0
 8014590:	2101      	movs	r1, #1
 8014592:	6878      	ldr	r0, [r7, #4]
 8014594:	f7ff ffba 	bl	801450c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8014598:	2300      	movs	r3, #0
}
 801459a:	4618      	mov	r0, r3
 801459c:	3708      	adds	r7, #8
 801459e:	46bd      	mov	sp, r7
 80145a0:	bd80      	pop	{r7, pc}

080145a2 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80145a2:	b580      	push	{r7, lr}
 80145a4:	b086      	sub	sp, #24
 80145a6:	af02      	add	r7, sp, #8
 80145a8:	6078      	str	r0, [r7, #4]
 80145aa:	460b      	mov	r3, r1
 80145ac:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80145ae:	887b      	ldrh	r3, [r7, #2]
 80145b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80145b4:	d901      	bls.n	80145ba <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80145b6:	2303      	movs	r3, #3
 80145b8:	e01b      	b.n	80145f2 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80145c0:	887b      	ldrh	r3, [r7, #2]
 80145c2:	9300      	str	r3, [sp, #0]
 80145c4:	4613      	mov	r3, r2
 80145c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80145ca:	2100      	movs	r1, #0
 80145cc:	6878      	ldr	r0, [r7, #4]
 80145ce:	f000 f872 	bl	80146b6 <USBH_GetDescriptor>
 80145d2:	4603      	mov	r3, r0
 80145d4:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80145d6:	7bfb      	ldrb	r3, [r7, #15]
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d109      	bne.n	80145f0 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80145dc:	687b      	ldr	r3, [r7, #4]
 80145de:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80145e2:	887a      	ldrh	r2, [r7, #2]
 80145e4:	4619      	mov	r1, r3
 80145e6:	6878      	ldr	r0, [r7, #4]
 80145e8:	f000 f92a 	bl	8014840 <USBH_ParseDevDesc>
 80145ec:	4603      	mov	r3, r0
 80145ee:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80145f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80145f2:	4618      	mov	r0, r3
 80145f4:	3710      	adds	r7, #16
 80145f6:	46bd      	mov	sp, r7
 80145f8:	bd80      	pop	{r7, pc}

080145fa <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80145fa:	b580      	push	{r7, lr}
 80145fc:	b086      	sub	sp, #24
 80145fe:	af02      	add	r7, sp, #8
 8014600:	6078      	str	r0, [r7, #4]
 8014602:	460b      	mov	r3, r1
 8014604:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8014606:	687b      	ldr	r3, [r7, #4]
 8014608:	331c      	adds	r3, #28
 801460a:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 801460c:	887b      	ldrh	r3, [r7, #2]
 801460e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014612:	d901      	bls.n	8014618 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8014614:	2303      	movs	r3, #3
 8014616:	e016      	b.n	8014646 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8014618:	887b      	ldrh	r3, [r7, #2]
 801461a:	9300      	str	r3, [sp, #0]
 801461c:	68bb      	ldr	r3, [r7, #8]
 801461e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014622:	2100      	movs	r1, #0
 8014624:	6878      	ldr	r0, [r7, #4]
 8014626:	f000 f846 	bl	80146b6 <USBH_GetDescriptor>
 801462a:	4603      	mov	r3, r0
 801462c:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 801462e:	7bfb      	ldrb	r3, [r7, #15]
 8014630:	2b00      	cmp	r3, #0
 8014632:	d107      	bne.n	8014644 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8014634:	887b      	ldrh	r3, [r7, #2]
 8014636:	461a      	mov	r2, r3
 8014638:	68b9      	ldr	r1, [r7, #8]
 801463a:	6878      	ldr	r0, [r7, #4]
 801463c:	f000 f9b0 	bl	80149a0 <USBH_ParseCfgDesc>
 8014640:	4603      	mov	r3, r0
 8014642:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8014644:	7bfb      	ldrb	r3, [r7, #15]
}
 8014646:	4618      	mov	r0, r3
 8014648:	3710      	adds	r7, #16
 801464a:	46bd      	mov	sp, r7
 801464c:	bd80      	pop	{r7, pc}

0801464e <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 801464e:	b580      	push	{r7, lr}
 8014650:	b088      	sub	sp, #32
 8014652:	af02      	add	r7, sp, #8
 8014654:	60f8      	str	r0, [r7, #12]
 8014656:	607a      	str	r2, [r7, #4]
 8014658:	461a      	mov	r2, r3
 801465a:	460b      	mov	r3, r1
 801465c:	72fb      	strb	r3, [r7, #11]
 801465e:	4613      	mov	r3, r2
 8014660:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8014662:	893b      	ldrh	r3, [r7, #8]
 8014664:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014668:	d802      	bhi.n	8014670 <USBH_Get_StringDesc+0x22>
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	2b00      	cmp	r3, #0
 801466e:	d101      	bne.n	8014674 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8014670:	2303      	movs	r3, #3
 8014672:	e01c      	b.n	80146ae <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8014674:	7afb      	ldrb	r3, [r7, #11]
 8014676:	b29b      	uxth	r3, r3
 8014678:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 801467c:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 801467e:	68fb      	ldr	r3, [r7, #12]
 8014680:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8014684:	893b      	ldrh	r3, [r7, #8]
 8014686:	9300      	str	r3, [sp, #0]
 8014688:	460b      	mov	r3, r1
 801468a:	2100      	movs	r1, #0
 801468c:	68f8      	ldr	r0, [r7, #12]
 801468e:	f000 f812 	bl	80146b6 <USBH_GetDescriptor>
 8014692:	4603      	mov	r3, r0
 8014694:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8014696:	7dfb      	ldrb	r3, [r7, #23]
 8014698:	2b00      	cmp	r3, #0
 801469a:	d107      	bne.n	80146ac <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 801469c:	68fb      	ldr	r3, [r7, #12]
 801469e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80146a2:	893a      	ldrh	r2, [r7, #8]
 80146a4:	6879      	ldr	r1, [r7, #4]
 80146a6:	4618      	mov	r0, r3
 80146a8:	f000 fb8d 	bl	8014dc6 <USBH_ParseStringDesc>
  }

  return status;
 80146ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80146ae:	4618      	mov	r0, r3
 80146b0:	3718      	adds	r7, #24
 80146b2:	46bd      	mov	sp, r7
 80146b4:	bd80      	pop	{r7, pc}

080146b6 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80146b6:	b580      	push	{r7, lr}
 80146b8:	b084      	sub	sp, #16
 80146ba:	af00      	add	r7, sp, #0
 80146bc:	60f8      	str	r0, [r7, #12]
 80146be:	607b      	str	r3, [r7, #4]
 80146c0:	460b      	mov	r3, r1
 80146c2:	72fb      	strb	r3, [r7, #11]
 80146c4:	4613      	mov	r3, r2
 80146c6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80146c8:	68fb      	ldr	r3, [r7, #12]
 80146ca:	789b      	ldrb	r3, [r3, #2]
 80146cc:	2b01      	cmp	r3, #1
 80146ce:	d11c      	bne.n	801470a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80146d0:	7afb      	ldrb	r3, [r7, #11]
 80146d2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80146d6:	b2da      	uxtb	r2, r3
 80146d8:	68fb      	ldr	r3, [r7, #12]
 80146da:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80146dc:	68fb      	ldr	r3, [r7, #12]
 80146de:	2206      	movs	r2, #6
 80146e0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80146e2:	68fb      	ldr	r3, [r7, #12]
 80146e4:	893a      	ldrh	r2, [r7, #8]
 80146e6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80146e8:	893b      	ldrh	r3, [r7, #8]
 80146ea:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80146ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80146f2:	d104      	bne.n	80146fe <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80146f4:	68fb      	ldr	r3, [r7, #12]
 80146f6:	f240 4209 	movw	r2, #1033	@ 0x409
 80146fa:	829a      	strh	r2, [r3, #20]
 80146fc:	e002      	b.n	8014704 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	2200      	movs	r2, #0
 8014702:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8014704:	68fb      	ldr	r3, [r7, #12]
 8014706:	8b3a      	ldrh	r2, [r7, #24]
 8014708:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 801470a:	8b3b      	ldrh	r3, [r7, #24]
 801470c:	461a      	mov	r2, r3
 801470e:	6879      	ldr	r1, [r7, #4]
 8014710:	68f8      	ldr	r0, [r7, #12]
 8014712:	f000 fba5 	bl	8014e60 <USBH_CtlReq>
 8014716:	4603      	mov	r3, r0
}
 8014718:	4618      	mov	r0, r3
 801471a:	3710      	adds	r7, #16
 801471c:	46bd      	mov	sp, r7
 801471e:	bd80      	pop	{r7, pc}

08014720 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8014720:	b580      	push	{r7, lr}
 8014722:	b082      	sub	sp, #8
 8014724:	af00      	add	r7, sp, #0
 8014726:	6078      	str	r0, [r7, #4]
 8014728:	460b      	mov	r3, r1
 801472a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 801472c:	687b      	ldr	r3, [r7, #4]
 801472e:	789b      	ldrb	r3, [r3, #2]
 8014730:	2b01      	cmp	r3, #1
 8014732:	d10f      	bne.n	8014754 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	2200      	movs	r2, #0
 8014738:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	2205      	movs	r2, #5
 801473e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8014740:	78fb      	ldrb	r3, [r7, #3]
 8014742:	b29a      	uxth	r2, r3
 8014744:	687b      	ldr	r3, [r7, #4]
 8014746:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	2200      	movs	r2, #0
 801474c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	2200      	movs	r2, #0
 8014752:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014754:	2200      	movs	r2, #0
 8014756:	2100      	movs	r1, #0
 8014758:	6878      	ldr	r0, [r7, #4]
 801475a:	f000 fb81 	bl	8014e60 <USBH_CtlReq>
 801475e:	4603      	mov	r3, r0
}
 8014760:	4618      	mov	r0, r3
 8014762:	3708      	adds	r7, #8
 8014764:	46bd      	mov	sp, r7
 8014766:	bd80      	pop	{r7, pc}

08014768 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8014768:	b580      	push	{r7, lr}
 801476a:	b082      	sub	sp, #8
 801476c:	af00      	add	r7, sp, #0
 801476e:	6078      	str	r0, [r7, #4]
 8014770:	460b      	mov	r3, r1
 8014772:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8014774:	687b      	ldr	r3, [r7, #4]
 8014776:	789b      	ldrb	r3, [r3, #2]
 8014778:	2b01      	cmp	r3, #1
 801477a:	d10e      	bne.n	801479a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 801477c:	687b      	ldr	r3, [r7, #4]
 801477e:	2200      	movs	r2, #0
 8014780:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8014782:	687b      	ldr	r3, [r7, #4]
 8014784:	2209      	movs	r2, #9
 8014786:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8014788:	687b      	ldr	r3, [r7, #4]
 801478a:	887a      	ldrh	r2, [r7, #2]
 801478c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	2200      	movs	r2, #0
 8014792:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	2200      	movs	r2, #0
 8014798:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801479a:	2200      	movs	r2, #0
 801479c:	2100      	movs	r1, #0
 801479e:	6878      	ldr	r0, [r7, #4]
 80147a0:	f000 fb5e 	bl	8014e60 <USBH_CtlReq>
 80147a4:	4603      	mov	r3, r0
}
 80147a6:	4618      	mov	r0, r3
 80147a8:	3708      	adds	r7, #8
 80147aa:	46bd      	mov	sp, r7
 80147ac:	bd80      	pop	{r7, pc}

080147ae <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80147ae:	b580      	push	{r7, lr}
 80147b0:	b082      	sub	sp, #8
 80147b2:	af00      	add	r7, sp, #0
 80147b4:	6078      	str	r0, [r7, #4]
 80147b6:	460b      	mov	r3, r1
 80147b8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	789b      	ldrb	r3, [r3, #2]
 80147be:	2b01      	cmp	r3, #1
 80147c0:	d10f      	bne.n	80147e2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	2200      	movs	r2, #0
 80147c6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	2203      	movs	r2, #3
 80147cc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80147ce:	78fb      	ldrb	r3, [r7, #3]
 80147d0:	b29a      	uxth	r2, r3
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	2200      	movs	r2, #0
 80147da:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80147dc:	687b      	ldr	r3, [r7, #4]
 80147de:	2200      	movs	r2, #0
 80147e0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80147e2:	2200      	movs	r2, #0
 80147e4:	2100      	movs	r1, #0
 80147e6:	6878      	ldr	r0, [r7, #4]
 80147e8:	f000 fb3a 	bl	8014e60 <USBH_CtlReq>
 80147ec:	4603      	mov	r3, r0
}
 80147ee:	4618      	mov	r0, r3
 80147f0:	3708      	adds	r7, #8
 80147f2:	46bd      	mov	sp, r7
 80147f4:	bd80      	pop	{r7, pc}

080147f6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80147f6:	b580      	push	{r7, lr}
 80147f8:	b082      	sub	sp, #8
 80147fa:	af00      	add	r7, sp, #0
 80147fc:	6078      	str	r0, [r7, #4]
 80147fe:	460b      	mov	r3, r1
 8014800:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	789b      	ldrb	r3, [r3, #2]
 8014806:	2b01      	cmp	r3, #1
 8014808:	d10f      	bne.n	801482a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	2202      	movs	r2, #2
 801480e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	2201      	movs	r2, #1
 8014814:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	2200      	movs	r2, #0
 801481a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 801481c:	78fb      	ldrb	r3, [r7, #3]
 801481e:	b29a      	uxth	r2, r3
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	2200      	movs	r2, #0
 8014828:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801482a:	2200      	movs	r2, #0
 801482c:	2100      	movs	r1, #0
 801482e:	6878      	ldr	r0, [r7, #4]
 8014830:	f000 fb16 	bl	8014e60 <USBH_CtlReq>
 8014834:	4603      	mov	r3, r0
}
 8014836:	4618      	mov	r0, r3
 8014838:	3708      	adds	r7, #8
 801483a:	46bd      	mov	sp, r7
 801483c:	bd80      	pop	{r7, pc}
	...

08014840 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8014840:	b480      	push	{r7}
 8014842:	b087      	sub	sp, #28
 8014844:	af00      	add	r7, sp, #0
 8014846:	60f8      	str	r0, [r7, #12]
 8014848:	60b9      	str	r1, [r7, #8]
 801484a:	4613      	mov	r3, r2
 801484c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 801484e:	68fb      	ldr	r3, [r7, #12]
 8014850:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8014854:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8014856:	2300      	movs	r3, #0
 8014858:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 801485a:	68bb      	ldr	r3, [r7, #8]
 801485c:	2b00      	cmp	r3, #0
 801485e:	d101      	bne.n	8014864 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8014860:	2302      	movs	r3, #2
 8014862:	e094      	b.n	801498e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8014864:	68bb      	ldr	r3, [r7, #8]
 8014866:	781a      	ldrb	r2, [r3, #0]
 8014868:	693b      	ldr	r3, [r7, #16]
 801486a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 801486c:	68bb      	ldr	r3, [r7, #8]
 801486e:	785a      	ldrb	r2, [r3, #1]
 8014870:	693b      	ldr	r3, [r7, #16]
 8014872:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8014874:	68bb      	ldr	r3, [r7, #8]
 8014876:	3302      	adds	r3, #2
 8014878:	781b      	ldrb	r3, [r3, #0]
 801487a:	461a      	mov	r2, r3
 801487c:	68bb      	ldr	r3, [r7, #8]
 801487e:	3303      	adds	r3, #3
 8014880:	781b      	ldrb	r3, [r3, #0]
 8014882:	021b      	lsls	r3, r3, #8
 8014884:	b29b      	uxth	r3, r3
 8014886:	4313      	orrs	r3, r2
 8014888:	b29a      	uxth	r2, r3
 801488a:	693b      	ldr	r3, [r7, #16]
 801488c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 801488e:	68bb      	ldr	r3, [r7, #8]
 8014890:	791a      	ldrb	r2, [r3, #4]
 8014892:	693b      	ldr	r3, [r7, #16]
 8014894:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8014896:	68bb      	ldr	r3, [r7, #8]
 8014898:	795a      	ldrb	r2, [r3, #5]
 801489a:	693b      	ldr	r3, [r7, #16]
 801489c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 801489e:	68bb      	ldr	r3, [r7, #8]
 80148a0:	799a      	ldrb	r2, [r3, #6]
 80148a2:	693b      	ldr	r3, [r7, #16]
 80148a4:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80148a6:	68bb      	ldr	r3, [r7, #8]
 80148a8:	79da      	ldrb	r2, [r3, #7]
 80148aa:	693b      	ldr	r3, [r7, #16]
 80148ac:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80148ae:	68fb      	ldr	r3, [r7, #12]
 80148b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d004      	beq.n	80148c2 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80148b8:	68fb      	ldr	r3, [r7, #12]
 80148ba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80148be:	2b01      	cmp	r3, #1
 80148c0:	d11b      	bne.n	80148fa <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80148c2:	693b      	ldr	r3, [r7, #16]
 80148c4:	79db      	ldrb	r3, [r3, #7]
 80148c6:	2b20      	cmp	r3, #32
 80148c8:	dc0f      	bgt.n	80148ea <USBH_ParseDevDesc+0xaa>
 80148ca:	2b08      	cmp	r3, #8
 80148cc:	db0f      	blt.n	80148ee <USBH_ParseDevDesc+0xae>
 80148ce:	3b08      	subs	r3, #8
 80148d0:	4a32      	ldr	r2, [pc, #200]	@ (801499c <USBH_ParseDevDesc+0x15c>)
 80148d2:	fa22 f303 	lsr.w	r3, r2, r3
 80148d6:	f003 0301 	and.w	r3, r3, #1
 80148da:	2b00      	cmp	r3, #0
 80148dc:	bf14      	ite	ne
 80148de:	2301      	movne	r3, #1
 80148e0:	2300      	moveq	r3, #0
 80148e2:	b2db      	uxtb	r3, r3
 80148e4:	2b00      	cmp	r3, #0
 80148e6:	d106      	bne.n	80148f6 <USBH_ParseDevDesc+0xb6>
 80148e8:	e001      	b.n	80148ee <USBH_ParseDevDesc+0xae>
 80148ea:	2b40      	cmp	r3, #64	@ 0x40
 80148ec:	d003      	beq.n	80148f6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80148ee:	693b      	ldr	r3, [r7, #16]
 80148f0:	2208      	movs	r2, #8
 80148f2:	71da      	strb	r2, [r3, #7]
        break;
 80148f4:	e000      	b.n	80148f8 <USBH_ParseDevDesc+0xb8>
        break;
 80148f6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80148f8:	e00e      	b.n	8014918 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80148fa:	68fb      	ldr	r3, [r7, #12]
 80148fc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014900:	2b02      	cmp	r3, #2
 8014902:	d107      	bne.n	8014914 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8014904:	693b      	ldr	r3, [r7, #16]
 8014906:	79db      	ldrb	r3, [r3, #7]
 8014908:	2b08      	cmp	r3, #8
 801490a:	d005      	beq.n	8014918 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 801490c:	693b      	ldr	r3, [r7, #16]
 801490e:	2208      	movs	r2, #8
 8014910:	71da      	strb	r2, [r3, #7]
 8014912:	e001      	b.n	8014918 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8014914:	2303      	movs	r3, #3
 8014916:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8014918:	88fb      	ldrh	r3, [r7, #6]
 801491a:	2b08      	cmp	r3, #8
 801491c:	d936      	bls.n	801498c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 801491e:	68bb      	ldr	r3, [r7, #8]
 8014920:	3308      	adds	r3, #8
 8014922:	781b      	ldrb	r3, [r3, #0]
 8014924:	461a      	mov	r2, r3
 8014926:	68bb      	ldr	r3, [r7, #8]
 8014928:	3309      	adds	r3, #9
 801492a:	781b      	ldrb	r3, [r3, #0]
 801492c:	021b      	lsls	r3, r3, #8
 801492e:	b29b      	uxth	r3, r3
 8014930:	4313      	orrs	r3, r2
 8014932:	b29a      	uxth	r2, r3
 8014934:	693b      	ldr	r3, [r7, #16]
 8014936:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8014938:	68bb      	ldr	r3, [r7, #8]
 801493a:	330a      	adds	r3, #10
 801493c:	781b      	ldrb	r3, [r3, #0]
 801493e:	461a      	mov	r2, r3
 8014940:	68bb      	ldr	r3, [r7, #8]
 8014942:	330b      	adds	r3, #11
 8014944:	781b      	ldrb	r3, [r3, #0]
 8014946:	021b      	lsls	r3, r3, #8
 8014948:	b29b      	uxth	r3, r3
 801494a:	4313      	orrs	r3, r2
 801494c:	b29a      	uxth	r2, r3
 801494e:	693b      	ldr	r3, [r7, #16]
 8014950:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8014952:	68bb      	ldr	r3, [r7, #8]
 8014954:	330c      	adds	r3, #12
 8014956:	781b      	ldrb	r3, [r3, #0]
 8014958:	461a      	mov	r2, r3
 801495a:	68bb      	ldr	r3, [r7, #8]
 801495c:	330d      	adds	r3, #13
 801495e:	781b      	ldrb	r3, [r3, #0]
 8014960:	021b      	lsls	r3, r3, #8
 8014962:	b29b      	uxth	r3, r3
 8014964:	4313      	orrs	r3, r2
 8014966:	b29a      	uxth	r2, r3
 8014968:	693b      	ldr	r3, [r7, #16]
 801496a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 801496c:	68bb      	ldr	r3, [r7, #8]
 801496e:	7b9a      	ldrb	r2, [r3, #14]
 8014970:	693b      	ldr	r3, [r7, #16]
 8014972:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8014974:	68bb      	ldr	r3, [r7, #8]
 8014976:	7bda      	ldrb	r2, [r3, #15]
 8014978:	693b      	ldr	r3, [r7, #16]
 801497a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 801497c:	68bb      	ldr	r3, [r7, #8]
 801497e:	7c1a      	ldrb	r2, [r3, #16]
 8014980:	693b      	ldr	r3, [r7, #16]
 8014982:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8014984:	68bb      	ldr	r3, [r7, #8]
 8014986:	7c5a      	ldrb	r2, [r3, #17]
 8014988:	693b      	ldr	r3, [r7, #16]
 801498a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 801498c:	7dfb      	ldrb	r3, [r7, #23]
}
 801498e:	4618      	mov	r0, r3
 8014990:	371c      	adds	r7, #28
 8014992:	46bd      	mov	sp, r7
 8014994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014998:	4770      	bx	lr
 801499a:	bf00      	nop
 801499c:	01000101 	.word	0x01000101

080149a0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80149a0:	b580      	push	{r7, lr}
 80149a2:	b08c      	sub	sp, #48	@ 0x30
 80149a4:	af00      	add	r7, sp, #0
 80149a6:	60f8      	str	r0, [r7, #12]
 80149a8:	60b9      	str	r1, [r7, #8]
 80149aa:	4613      	mov	r3, r2
 80149ac:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80149ae:	68fb      	ldr	r3, [r7, #12]
 80149b0:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80149b4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80149b6:	2300      	movs	r3, #0
 80149b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80149bc:	2300      	movs	r3, #0
 80149be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80149c2:	2300      	movs	r3, #0
 80149c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80149c8:	68bb      	ldr	r3, [r7, #8]
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d101      	bne.n	80149d2 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80149ce:	2302      	movs	r3, #2
 80149d0:	e0de      	b.n	8014b90 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80149d2:	68bb      	ldr	r3, [r7, #8]
 80149d4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80149d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149d8:	781b      	ldrb	r3, [r3, #0]
 80149da:	2b09      	cmp	r3, #9
 80149dc:	d002      	beq.n	80149e4 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80149de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149e0:	2209      	movs	r2, #9
 80149e2:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80149e4:	68bb      	ldr	r3, [r7, #8]
 80149e6:	781a      	ldrb	r2, [r3, #0]
 80149e8:	6a3b      	ldr	r3, [r7, #32]
 80149ea:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80149ec:	68bb      	ldr	r3, [r7, #8]
 80149ee:	785a      	ldrb	r2, [r3, #1]
 80149f0:	6a3b      	ldr	r3, [r7, #32]
 80149f2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80149f4:	68bb      	ldr	r3, [r7, #8]
 80149f6:	3302      	adds	r3, #2
 80149f8:	781b      	ldrb	r3, [r3, #0]
 80149fa:	461a      	mov	r2, r3
 80149fc:	68bb      	ldr	r3, [r7, #8]
 80149fe:	3303      	adds	r3, #3
 8014a00:	781b      	ldrb	r3, [r3, #0]
 8014a02:	021b      	lsls	r3, r3, #8
 8014a04:	b29b      	uxth	r3, r3
 8014a06:	4313      	orrs	r3, r2
 8014a08:	b29b      	uxth	r3, r3
 8014a0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014a0e:	bf28      	it	cs
 8014a10:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8014a14:	b29a      	uxth	r2, r3
 8014a16:	6a3b      	ldr	r3, [r7, #32]
 8014a18:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8014a1a:	68bb      	ldr	r3, [r7, #8]
 8014a1c:	791a      	ldrb	r2, [r3, #4]
 8014a1e:	6a3b      	ldr	r3, [r7, #32]
 8014a20:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8014a22:	68bb      	ldr	r3, [r7, #8]
 8014a24:	795a      	ldrb	r2, [r3, #5]
 8014a26:	6a3b      	ldr	r3, [r7, #32]
 8014a28:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8014a2a:	68bb      	ldr	r3, [r7, #8]
 8014a2c:	799a      	ldrb	r2, [r3, #6]
 8014a2e:	6a3b      	ldr	r3, [r7, #32]
 8014a30:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8014a32:	68bb      	ldr	r3, [r7, #8]
 8014a34:	79da      	ldrb	r2, [r3, #7]
 8014a36:	6a3b      	ldr	r3, [r7, #32]
 8014a38:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8014a3a:	68bb      	ldr	r3, [r7, #8]
 8014a3c:	7a1a      	ldrb	r2, [r3, #8]
 8014a3e:	6a3b      	ldr	r3, [r7, #32]
 8014a40:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8014a42:	88fb      	ldrh	r3, [r7, #6]
 8014a44:	2b09      	cmp	r3, #9
 8014a46:	f240 80a1 	bls.w	8014b8c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8014a4a:	2309      	movs	r3, #9
 8014a4c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8014a4e:	2300      	movs	r3, #0
 8014a50:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8014a52:	e085      	b.n	8014b60 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8014a54:	f107 0316 	add.w	r3, r7, #22
 8014a58:	4619      	mov	r1, r3
 8014a5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014a5c:	f000 f9e6 	bl	8014e2c <USBH_GetNextDesc>
 8014a60:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8014a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a64:	785b      	ldrb	r3, [r3, #1]
 8014a66:	2b04      	cmp	r3, #4
 8014a68:	d17a      	bne.n	8014b60 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8014a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a6c:	781b      	ldrb	r3, [r3, #0]
 8014a6e:	2b09      	cmp	r3, #9
 8014a70:	d002      	beq.n	8014a78 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8014a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a74:	2209      	movs	r2, #9
 8014a76:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8014a78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014a7c:	221a      	movs	r2, #26
 8014a7e:	fb02 f303 	mul.w	r3, r2, r3
 8014a82:	3308      	adds	r3, #8
 8014a84:	6a3a      	ldr	r2, [r7, #32]
 8014a86:	4413      	add	r3, r2
 8014a88:	3302      	adds	r3, #2
 8014a8a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8014a8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014a8e:	69f8      	ldr	r0, [r7, #28]
 8014a90:	f000 f882 	bl	8014b98 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8014a94:	2300      	movs	r3, #0
 8014a96:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8014a9a:	2300      	movs	r3, #0
 8014a9c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8014a9e:	e043      	b.n	8014b28 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8014aa0:	f107 0316 	add.w	r3, r7, #22
 8014aa4:	4619      	mov	r1, r3
 8014aa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014aa8:	f000 f9c0 	bl	8014e2c <USBH_GetNextDesc>
 8014aac:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8014aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ab0:	785b      	ldrb	r3, [r3, #1]
 8014ab2:	2b05      	cmp	r3, #5
 8014ab4:	d138      	bne.n	8014b28 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8014ab6:	69fb      	ldr	r3, [r7, #28]
 8014ab8:	795b      	ldrb	r3, [r3, #5]
 8014aba:	2b01      	cmp	r3, #1
 8014abc:	d113      	bne.n	8014ae6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8014abe:	69fb      	ldr	r3, [r7, #28]
 8014ac0:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8014ac2:	2b02      	cmp	r3, #2
 8014ac4:	d003      	beq.n	8014ace <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8014ac6:	69fb      	ldr	r3, [r7, #28]
 8014ac8:	799b      	ldrb	r3, [r3, #6]
 8014aca:	2b03      	cmp	r3, #3
 8014acc:	d10b      	bne.n	8014ae6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8014ace:	69fb      	ldr	r3, [r7, #28]
 8014ad0:	79db      	ldrb	r3, [r3, #7]
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d10b      	bne.n	8014aee <USBH_ParseCfgDesc+0x14e>
 8014ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ad8:	781b      	ldrb	r3, [r3, #0]
 8014ada:	2b09      	cmp	r3, #9
 8014adc:	d007      	beq.n	8014aee <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8014ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ae0:	2209      	movs	r2, #9
 8014ae2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8014ae4:	e003      	b.n	8014aee <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8014ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ae8:	2207      	movs	r2, #7
 8014aea:	701a      	strb	r2, [r3, #0]
 8014aec:	e000      	b.n	8014af0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8014aee:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8014af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014af4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014af8:	3201      	adds	r2, #1
 8014afa:	00d2      	lsls	r2, r2, #3
 8014afc:	211a      	movs	r1, #26
 8014afe:	fb01 f303 	mul.w	r3, r1, r3
 8014b02:	4413      	add	r3, r2
 8014b04:	3308      	adds	r3, #8
 8014b06:	6a3a      	ldr	r2, [r7, #32]
 8014b08:	4413      	add	r3, r2
 8014b0a:	3304      	adds	r3, #4
 8014b0c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8014b0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014b10:	69b9      	ldr	r1, [r7, #24]
 8014b12:	68f8      	ldr	r0, [r7, #12]
 8014b14:	f000 f86f 	bl	8014bf6 <USBH_ParseEPDesc>
 8014b18:	4603      	mov	r3, r0
 8014b1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8014b1e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014b22:	3301      	adds	r3, #1
 8014b24:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8014b28:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014b2c:	2b01      	cmp	r3, #1
 8014b2e:	d80a      	bhi.n	8014b46 <USBH_ParseCfgDesc+0x1a6>
 8014b30:	69fb      	ldr	r3, [r7, #28]
 8014b32:	791b      	ldrb	r3, [r3, #4]
 8014b34:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014b38:	429a      	cmp	r2, r3
 8014b3a:	d204      	bcs.n	8014b46 <USBH_ParseCfgDesc+0x1a6>
 8014b3c:	6a3b      	ldr	r3, [r7, #32]
 8014b3e:	885a      	ldrh	r2, [r3, #2]
 8014b40:	8afb      	ldrh	r3, [r7, #22]
 8014b42:	429a      	cmp	r2, r3
 8014b44:	d8ac      	bhi.n	8014aa0 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8014b46:	69fb      	ldr	r3, [r7, #28]
 8014b48:	791b      	ldrb	r3, [r3, #4]
 8014b4a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014b4e:	429a      	cmp	r2, r3
 8014b50:	d201      	bcs.n	8014b56 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8014b52:	2303      	movs	r3, #3
 8014b54:	e01c      	b.n	8014b90 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8014b56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b5a:	3301      	adds	r3, #1
 8014b5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8014b60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b64:	2b01      	cmp	r3, #1
 8014b66:	d805      	bhi.n	8014b74 <USBH_ParseCfgDesc+0x1d4>
 8014b68:	6a3b      	ldr	r3, [r7, #32]
 8014b6a:	885a      	ldrh	r2, [r3, #2]
 8014b6c:	8afb      	ldrh	r3, [r7, #22]
 8014b6e:	429a      	cmp	r2, r3
 8014b70:	f63f af70 	bhi.w	8014a54 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8014b74:	6a3b      	ldr	r3, [r7, #32]
 8014b76:	791b      	ldrb	r3, [r3, #4]
 8014b78:	2b02      	cmp	r3, #2
 8014b7a:	bf28      	it	cs
 8014b7c:	2302      	movcs	r3, #2
 8014b7e:	b2db      	uxtb	r3, r3
 8014b80:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8014b84:	429a      	cmp	r2, r3
 8014b86:	d201      	bcs.n	8014b8c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8014b88:	2303      	movs	r3, #3
 8014b8a:	e001      	b.n	8014b90 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8014b8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8014b90:	4618      	mov	r0, r3
 8014b92:	3730      	adds	r7, #48	@ 0x30
 8014b94:	46bd      	mov	sp, r7
 8014b96:	bd80      	pop	{r7, pc}

08014b98 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8014b98:	b480      	push	{r7}
 8014b9a:	b083      	sub	sp, #12
 8014b9c:	af00      	add	r7, sp, #0
 8014b9e:	6078      	str	r0, [r7, #4]
 8014ba0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8014ba2:	683b      	ldr	r3, [r7, #0]
 8014ba4:	781a      	ldrb	r2, [r3, #0]
 8014ba6:	687b      	ldr	r3, [r7, #4]
 8014ba8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8014baa:	683b      	ldr	r3, [r7, #0]
 8014bac:	785a      	ldrb	r2, [r3, #1]
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8014bb2:	683b      	ldr	r3, [r7, #0]
 8014bb4:	789a      	ldrb	r2, [r3, #2]
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8014bba:	683b      	ldr	r3, [r7, #0]
 8014bbc:	78da      	ldrb	r2, [r3, #3]
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8014bc2:	683b      	ldr	r3, [r7, #0]
 8014bc4:	791a      	ldrb	r2, [r3, #4]
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8014bca:	683b      	ldr	r3, [r7, #0]
 8014bcc:	795a      	ldrb	r2, [r3, #5]
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8014bd2:	683b      	ldr	r3, [r7, #0]
 8014bd4:	799a      	ldrb	r2, [r3, #6]
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8014bda:	683b      	ldr	r3, [r7, #0]
 8014bdc:	79da      	ldrb	r2, [r3, #7]
 8014bde:	687b      	ldr	r3, [r7, #4]
 8014be0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8014be2:	683b      	ldr	r3, [r7, #0]
 8014be4:	7a1a      	ldrb	r2, [r3, #8]
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	721a      	strb	r2, [r3, #8]
}
 8014bea:	bf00      	nop
 8014bec:	370c      	adds	r7, #12
 8014bee:	46bd      	mov	sp, r7
 8014bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bf4:	4770      	bx	lr

08014bf6 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8014bf6:	b480      	push	{r7}
 8014bf8:	b087      	sub	sp, #28
 8014bfa:	af00      	add	r7, sp, #0
 8014bfc:	60f8      	str	r0, [r7, #12]
 8014bfe:	60b9      	str	r1, [r7, #8]
 8014c00:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8014c02:	2300      	movs	r3, #0
 8014c04:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	781a      	ldrb	r2, [r3, #0]
 8014c0a:	68bb      	ldr	r3, [r7, #8]
 8014c0c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	785a      	ldrb	r2, [r3, #1]
 8014c12:	68bb      	ldr	r3, [r7, #8]
 8014c14:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8014c16:	687b      	ldr	r3, [r7, #4]
 8014c18:	789a      	ldrb	r2, [r3, #2]
 8014c1a:	68bb      	ldr	r3, [r7, #8]
 8014c1c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8014c1e:	687b      	ldr	r3, [r7, #4]
 8014c20:	78da      	ldrb	r2, [r3, #3]
 8014c22:	68bb      	ldr	r3, [r7, #8]
 8014c24:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	3304      	adds	r3, #4
 8014c2a:	781b      	ldrb	r3, [r3, #0]
 8014c2c:	461a      	mov	r2, r3
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	3305      	adds	r3, #5
 8014c32:	781b      	ldrb	r3, [r3, #0]
 8014c34:	021b      	lsls	r3, r3, #8
 8014c36:	b29b      	uxth	r3, r3
 8014c38:	4313      	orrs	r3, r2
 8014c3a:	b29a      	uxth	r2, r3
 8014c3c:	68bb      	ldr	r3, [r7, #8]
 8014c3e:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	799a      	ldrb	r2, [r3, #6]
 8014c44:	68bb      	ldr	r3, [r7, #8]
 8014c46:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014c48:	68bb      	ldr	r3, [r7, #8]
 8014c4a:	889b      	ldrh	r3, [r3, #4]
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	d009      	beq.n	8014c64 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8014c50:	68bb      	ldr	r3, [r7, #8]
 8014c52:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8014c54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014c58:	d804      	bhi.n	8014c64 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8014c5a:	68bb      	ldr	r3, [r7, #8]
 8014c5c:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8014c5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014c62:	d901      	bls.n	8014c68 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8014c64:	2303      	movs	r3, #3
 8014c66:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8014c68:	68fb      	ldr	r3, [r7, #12]
 8014c6a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	d136      	bne.n	8014ce0 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8014c72:	68bb      	ldr	r3, [r7, #8]
 8014c74:	78db      	ldrb	r3, [r3, #3]
 8014c76:	f003 0303 	and.w	r3, r3, #3
 8014c7a:	2b02      	cmp	r3, #2
 8014c7c:	d108      	bne.n	8014c90 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8014c7e:	68bb      	ldr	r3, [r7, #8]
 8014c80:	889b      	ldrh	r3, [r3, #4]
 8014c82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014c86:	f240 8097 	bls.w	8014db8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014c8a:	2303      	movs	r3, #3
 8014c8c:	75fb      	strb	r3, [r7, #23]
 8014c8e:	e093      	b.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8014c90:	68bb      	ldr	r3, [r7, #8]
 8014c92:	78db      	ldrb	r3, [r3, #3]
 8014c94:	f003 0303 	and.w	r3, r3, #3
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d107      	bne.n	8014cac <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014c9c:	68bb      	ldr	r3, [r7, #8]
 8014c9e:	889b      	ldrh	r3, [r3, #4]
 8014ca0:	2b40      	cmp	r3, #64	@ 0x40
 8014ca2:	f240 8089 	bls.w	8014db8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014ca6:	2303      	movs	r3, #3
 8014ca8:	75fb      	strb	r3, [r7, #23]
 8014caa:	e085      	b.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8014cac:	68bb      	ldr	r3, [r7, #8]
 8014cae:	78db      	ldrb	r3, [r3, #3]
 8014cb0:	f003 0303 	and.w	r3, r3, #3
 8014cb4:	2b01      	cmp	r3, #1
 8014cb6:	d005      	beq.n	8014cc4 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8014cb8:	68bb      	ldr	r3, [r7, #8]
 8014cba:	78db      	ldrb	r3, [r3, #3]
 8014cbc:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8014cc0:	2b03      	cmp	r3, #3
 8014cc2:	d10a      	bne.n	8014cda <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014cc4:	68bb      	ldr	r3, [r7, #8]
 8014cc6:	799b      	ldrb	r3, [r3, #6]
 8014cc8:	2b00      	cmp	r3, #0
 8014cca:	d003      	beq.n	8014cd4 <USBH_ParseEPDesc+0xde>
 8014ccc:	68bb      	ldr	r3, [r7, #8]
 8014cce:	799b      	ldrb	r3, [r3, #6]
 8014cd0:	2b10      	cmp	r3, #16
 8014cd2:	d970      	bls.n	8014db6 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8014cd4:	2303      	movs	r3, #3
 8014cd6:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014cd8:	e06d      	b.n	8014db6 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014cda:	2303      	movs	r3, #3
 8014cdc:	75fb      	strb	r3, [r7, #23]
 8014cde:	e06b      	b.n	8014db8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8014ce0:	68fb      	ldr	r3, [r7, #12]
 8014ce2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014ce6:	2b01      	cmp	r3, #1
 8014ce8:	d13c      	bne.n	8014d64 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8014cea:	68bb      	ldr	r3, [r7, #8]
 8014cec:	78db      	ldrb	r3, [r3, #3]
 8014cee:	f003 0303 	and.w	r3, r3, #3
 8014cf2:	2b02      	cmp	r3, #2
 8014cf4:	d005      	beq.n	8014d02 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8014cf6:	68bb      	ldr	r3, [r7, #8]
 8014cf8:	78db      	ldrb	r3, [r3, #3]
 8014cfa:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8014cfe:	2b00      	cmp	r3, #0
 8014d00:	d106      	bne.n	8014d10 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014d02:	68bb      	ldr	r3, [r7, #8]
 8014d04:	889b      	ldrh	r3, [r3, #4]
 8014d06:	2b40      	cmp	r3, #64	@ 0x40
 8014d08:	d956      	bls.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014d0a:	2303      	movs	r3, #3
 8014d0c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014d0e:	e053      	b.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8014d10:	68bb      	ldr	r3, [r7, #8]
 8014d12:	78db      	ldrb	r3, [r3, #3]
 8014d14:	f003 0303 	and.w	r3, r3, #3
 8014d18:	2b01      	cmp	r3, #1
 8014d1a:	d10e      	bne.n	8014d3a <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8014d1c:	68bb      	ldr	r3, [r7, #8]
 8014d1e:	799b      	ldrb	r3, [r3, #6]
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	d007      	beq.n	8014d34 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8014d24:	68bb      	ldr	r3, [r7, #8]
 8014d26:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8014d28:	2b10      	cmp	r3, #16
 8014d2a:	d803      	bhi.n	8014d34 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8014d2c:	68bb      	ldr	r3, [r7, #8]
 8014d2e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8014d30:	2b40      	cmp	r3, #64	@ 0x40
 8014d32:	d941      	bls.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014d34:	2303      	movs	r3, #3
 8014d36:	75fb      	strb	r3, [r7, #23]
 8014d38:	e03e      	b.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8014d3a:	68bb      	ldr	r3, [r7, #8]
 8014d3c:	78db      	ldrb	r3, [r3, #3]
 8014d3e:	f003 0303 	and.w	r3, r3, #3
 8014d42:	2b03      	cmp	r3, #3
 8014d44:	d10b      	bne.n	8014d5e <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8014d46:	68bb      	ldr	r3, [r7, #8]
 8014d48:	799b      	ldrb	r3, [r3, #6]
 8014d4a:	2b00      	cmp	r3, #0
 8014d4c:	d004      	beq.n	8014d58 <USBH_ParseEPDesc+0x162>
 8014d4e:	68bb      	ldr	r3, [r7, #8]
 8014d50:	889b      	ldrh	r3, [r3, #4]
 8014d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014d56:	d32f      	bcc.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014d58:	2303      	movs	r3, #3
 8014d5a:	75fb      	strb	r3, [r7, #23]
 8014d5c:	e02c      	b.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014d5e:	2303      	movs	r3, #3
 8014d60:	75fb      	strb	r3, [r7, #23]
 8014d62:	e029      	b.n	8014db8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8014d64:	68fb      	ldr	r3, [r7, #12]
 8014d66:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014d6a:	2b02      	cmp	r3, #2
 8014d6c:	d120      	bne.n	8014db0 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8014d6e:	68bb      	ldr	r3, [r7, #8]
 8014d70:	78db      	ldrb	r3, [r3, #3]
 8014d72:	f003 0303 	and.w	r3, r3, #3
 8014d76:	2b00      	cmp	r3, #0
 8014d78:	d106      	bne.n	8014d88 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8014d7a:	68bb      	ldr	r3, [r7, #8]
 8014d7c:	889b      	ldrh	r3, [r3, #4]
 8014d7e:	2b08      	cmp	r3, #8
 8014d80:	d01a      	beq.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014d82:	2303      	movs	r3, #3
 8014d84:	75fb      	strb	r3, [r7, #23]
 8014d86:	e017      	b.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8014d88:	68bb      	ldr	r3, [r7, #8]
 8014d8a:	78db      	ldrb	r3, [r3, #3]
 8014d8c:	f003 0303 	and.w	r3, r3, #3
 8014d90:	2b03      	cmp	r3, #3
 8014d92:	d10a      	bne.n	8014daa <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8014d94:	68bb      	ldr	r3, [r7, #8]
 8014d96:	799b      	ldrb	r3, [r3, #6]
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	d003      	beq.n	8014da4 <USBH_ParseEPDesc+0x1ae>
 8014d9c:	68bb      	ldr	r3, [r7, #8]
 8014d9e:	889b      	ldrh	r3, [r3, #4]
 8014da0:	2b08      	cmp	r3, #8
 8014da2:	d909      	bls.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014da4:	2303      	movs	r3, #3
 8014da6:	75fb      	strb	r3, [r7, #23]
 8014da8:	e006      	b.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8014daa:	2303      	movs	r3, #3
 8014dac:	75fb      	strb	r3, [r7, #23]
 8014dae:	e003      	b.n	8014db8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8014db0:	2303      	movs	r3, #3
 8014db2:	75fb      	strb	r3, [r7, #23]
 8014db4:	e000      	b.n	8014db8 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014db6:	bf00      	nop
  }

  return status;
 8014db8:	7dfb      	ldrb	r3, [r7, #23]
}
 8014dba:	4618      	mov	r0, r3
 8014dbc:	371c      	adds	r7, #28
 8014dbe:	46bd      	mov	sp, r7
 8014dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dc4:	4770      	bx	lr

08014dc6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8014dc6:	b480      	push	{r7}
 8014dc8:	b087      	sub	sp, #28
 8014dca:	af00      	add	r7, sp, #0
 8014dcc:	60f8      	str	r0, [r7, #12]
 8014dce:	60b9      	str	r1, [r7, #8]
 8014dd0:	4613      	mov	r3, r2
 8014dd2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8014dd4:	68fb      	ldr	r3, [r7, #12]
 8014dd6:	3301      	adds	r3, #1
 8014dd8:	781b      	ldrb	r3, [r3, #0]
 8014dda:	2b03      	cmp	r3, #3
 8014ddc:	d120      	bne.n	8014e20 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8014dde:	68fb      	ldr	r3, [r7, #12]
 8014de0:	781b      	ldrb	r3, [r3, #0]
 8014de2:	1e9a      	subs	r2, r3, #2
 8014de4:	88fb      	ldrh	r3, [r7, #6]
 8014de6:	4293      	cmp	r3, r2
 8014de8:	bf28      	it	cs
 8014dea:	4613      	movcs	r3, r2
 8014dec:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8014dee:	68fb      	ldr	r3, [r7, #12]
 8014df0:	3302      	adds	r3, #2
 8014df2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8014df4:	2300      	movs	r3, #0
 8014df6:	82fb      	strh	r3, [r7, #22]
 8014df8:	e00b      	b.n	8014e12 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8014dfa:	8afb      	ldrh	r3, [r7, #22]
 8014dfc:	68fa      	ldr	r2, [r7, #12]
 8014dfe:	4413      	add	r3, r2
 8014e00:	781a      	ldrb	r2, [r3, #0]
 8014e02:	68bb      	ldr	r3, [r7, #8]
 8014e04:	701a      	strb	r2, [r3, #0]
      pdest++;
 8014e06:	68bb      	ldr	r3, [r7, #8]
 8014e08:	3301      	adds	r3, #1
 8014e0a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8014e0c:	8afb      	ldrh	r3, [r7, #22]
 8014e0e:	3302      	adds	r3, #2
 8014e10:	82fb      	strh	r3, [r7, #22]
 8014e12:	8afa      	ldrh	r2, [r7, #22]
 8014e14:	8abb      	ldrh	r3, [r7, #20]
 8014e16:	429a      	cmp	r2, r3
 8014e18:	d3ef      	bcc.n	8014dfa <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8014e1a:	68bb      	ldr	r3, [r7, #8]
 8014e1c:	2200      	movs	r2, #0
 8014e1e:	701a      	strb	r2, [r3, #0]
  }
}
 8014e20:	bf00      	nop
 8014e22:	371c      	adds	r7, #28
 8014e24:	46bd      	mov	sp, r7
 8014e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e2a:	4770      	bx	lr

08014e2c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8014e2c:	b480      	push	{r7}
 8014e2e:	b085      	sub	sp, #20
 8014e30:	af00      	add	r7, sp, #0
 8014e32:	6078      	str	r0, [r7, #4]
 8014e34:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8014e36:	683b      	ldr	r3, [r7, #0]
 8014e38:	881b      	ldrh	r3, [r3, #0]
 8014e3a:	687a      	ldr	r2, [r7, #4]
 8014e3c:	7812      	ldrb	r2, [r2, #0]
 8014e3e:	4413      	add	r3, r2
 8014e40:	b29a      	uxth	r2, r3
 8014e42:	683b      	ldr	r3, [r7, #0]
 8014e44:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	781b      	ldrb	r3, [r3, #0]
 8014e4a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	4413      	add	r3, r2
 8014e50:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8014e52:	68fb      	ldr	r3, [r7, #12]
}
 8014e54:	4618      	mov	r0, r3
 8014e56:	3714      	adds	r7, #20
 8014e58:	46bd      	mov	sp, r7
 8014e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e5e:	4770      	bx	lr

08014e60 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8014e60:	b580      	push	{r7, lr}
 8014e62:	b086      	sub	sp, #24
 8014e64:	af00      	add	r7, sp, #0
 8014e66:	60f8      	str	r0, [r7, #12]
 8014e68:	60b9      	str	r1, [r7, #8]
 8014e6a:	4613      	mov	r3, r2
 8014e6c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8014e6e:	2301      	movs	r3, #1
 8014e70:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8014e72:	68fb      	ldr	r3, [r7, #12]
 8014e74:	789b      	ldrb	r3, [r3, #2]
 8014e76:	2b01      	cmp	r3, #1
 8014e78:	d002      	beq.n	8014e80 <USBH_CtlReq+0x20>
 8014e7a:	2b02      	cmp	r3, #2
 8014e7c:	d015      	beq.n	8014eaa <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8014e7e:	e033      	b.n	8014ee8 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8014e80:	68fb      	ldr	r3, [r7, #12]
 8014e82:	68ba      	ldr	r2, [r7, #8]
 8014e84:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8014e86:	68fb      	ldr	r3, [r7, #12]
 8014e88:	88fa      	ldrh	r2, [r7, #6]
 8014e8a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8014e8c:	68fb      	ldr	r3, [r7, #12]
 8014e8e:	2201      	movs	r2, #1
 8014e90:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	2202      	movs	r2, #2
 8014e96:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8014e98:	2301      	movs	r3, #1
 8014e9a:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014e9c:	2300      	movs	r3, #0
 8014e9e:	2200      	movs	r2, #0
 8014ea0:	2103      	movs	r1, #3
 8014ea2:	68f8      	ldr	r0, [r7, #12]
 8014ea4:	f7ff fb32 	bl	801450c <USBH_OS_PutMessage>
      break;
 8014ea8:	e01e      	b.n	8014ee8 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 8014eaa:	68f8      	ldr	r0, [r7, #12]
 8014eac:	f000 f822 	bl	8014ef4 <USBH_HandleControl>
 8014eb0:	4603      	mov	r3, r0
 8014eb2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8014eb4:	7dfb      	ldrb	r3, [r7, #23]
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	d002      	beq.n	8014ec0 <USBH_CtlReq+0x60>
 8014eba:	7dfb      	ldrb	r3, [r7, #23]
 8014ebc:	2b03      	cmp	r3, #3
 8014ebe:	d106      	bne.n	8014ece <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8014ec0:	68fb      	ldr	r3, [r7, #12]
 8014ec2:	2201      	movs	r2, #1
 8014ec4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8014ec6:	68fb      	ldr	r3, [r7, #12]
 8014ec8:	2200      	movs	r2, #0
 8014eca:	761a      	strb	r2, [r3, #24]
 8014ecc:	e005      	b.n	8014eda <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 8014ece:	7dfb      	ldrb	r3, [r7, #23]
 8014ed0:	2b02      	cmp	r3, #2
 8014ed2:	d102      	bne.n	8014eda <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 8014ed4:	68fb      	ldr	r3, [r7, #12]
 8014ed6:	2201      	movs	r2, #1
 8014ed8:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014eda:	2300      	movs	r3, #0
 8014edc:	2200      	movs	r2, #0
 8014ede:	2103      	movs	r1, #3
 8014ee0:	68f8      	ldr	r0, [r7, #12]
 8014ee2:	f7ff fb13 	bl	801450c <USBH_OS_PutMessage>
      break;
 8014ee6:	bf00      	nop
  }
  return status;
 8014ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8014eea:	4618      	mov	r0, r3
 8014eec:	3718      	adds	r7, #24
 8014eee:	46bd      	mov	sp, r7
 8014ef0:	bd80      	pop	{r7, pc}
	...

08014ef4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8014ef4:	b580      	push	{r7, lr}
 8014ef6:	b086      	sub	sp, #24
 8014ef8:	af02      	add	r7, sp, #8
 8014efa:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8014efc:	2301      	movs	r3, #1
 8014efe:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8014f00:	2300      	movs	r3, #0
 8014f02:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	7e1b      	ldrb	r3, [r3, #24]
 8014f08:	3b01      	subs	r3, #1
 8014f0a:	2b0a      	cmp	r3, #10
 8014f0c:	f200 81b2 	bhi.w	8015274 <USBH_HandleControl+0x380>
 8014f10:	a201      	add	r2, pc, #4	@ (adr r2, 8014f18 <USBH_HandleControl+0x24>)
 8014f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014f16:	bf00      	nop
 8014f18:	08014f45 	.word	0x08014f45
 8014f1c:	08014f5f 	.word	0x08014f5f
 8014f20:	08014fe1 	.word	0x08014fe1
 8014f24:	08015007 	.word	0x08015007
 8014f28:	08015065 	.word	0x08015065
 8014f2c:	0801508f 	.word	0x0801508f
 8014f30:	08015111 	.word	0x08015111
 8014f34:	08015133 	.word	0x08015133
 8014f38:	08015195 	.word	0x08015195
 8014f3c:	080151bb 	.word	0x080151bb
 8014f40:	0801521d 	.word	0x0801521d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	f103 0110 	add.w	r1, r3, #16
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	795b      	ldrb	r3, [r3, #5]
 8014f4e:	461a      	mov	r2, r3
 8014f50:	6878      	ldr	r0, [r7, #4]
 8014f52:	f000 f99f 	bl	8015294 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	2202      	movs	r2, #2
 8014f5a:	761a      	strb	r2, [r3, #24]
      break;
 8014f5c:	e195      	b.n	801528a <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	795b      	ldrb	r3, [r3, #5]
 8014f62:	4619      	mov	r1, r3
 8014f64:	6878      	ldr	r0, [r7, #4]
 8014f66:	f003 f8f3 	bl	8018150 <USBH_LL_GetURBState>
 8014f6a:	4603      	mov	r3, r0
 8014f6c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8014f6e:	7bbb      	ldrb	r3, [r7, #14]
 8014f70:	2b01      	cmp	r3, #1
 8014f72:	d124      	bne.n	8014fbe <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	7c1b      	ldrb	r3, [r3, #16]
 8014f78:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8014f7c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	8adb      	ldrh	r3, [r3, #22]
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	d00a      	beq.n	8014f9c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8014f86:	7b7b      	ldrb	r3, [r7, #13]
 8014f88:	2b80      	cmp	r3, #128	@ 0x80
 8014f8a:	d103      	bne.n	8014f94 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	2203      	movs	r2, #3
 8014f90:	761a      	strb	r2, [r3, #24]
 8014f92:	e00d      	b.n	8014fb0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	2205      	movs	r2, #5
 8014f98:	761a      	strb	r2, [r3, #24]
 8014f9a:	e009      	b.n	8014fb0 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8014f9c:	7b7b      	ldrb	r3, [r7, #13]
 8014f9e:	2b80      	cmp	r3, #128	@ 0x80
 8014fa0:	d103      	bne.n	8014faa <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	2209      	movs	r2, #9
 8014fa6:	761a      	strb	r2, [r3, #24]
 8014fa8:	e002      	b.n	8014fb0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	2207      	movs	r2, #7
 8014fae:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014fb0:	2300      	movs	r3, #0
 8014fb2:	2200      	movs	r2, #0
 8014fb4:	2103      	movs	r1, #3
 8014fb6:	6878      	ldr	r0, [r7, #4]
 8014fb8:	f7ff faa8 	bl	801450c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014fbc:	e15c      	b.n	8015278 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8014fbe:	7bbb      	ldrb	r3, [r7, #14]
 8014fc0:	2b04      	cmp	r3, #4
 8014fc2:	d003      	beq.n	8014fcc <USBH_HandleControl+0xd8>
 8014fc4:	7bbb      	ldrb	r3, [r7, #14]
 8014fc6:	2b02      	cmp	r3, #2
 8014fc8:	f040 8156 	bne.w	8015278 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	220b      	movs	r2, #11
 8014fd0:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014fd2:	2300      	movs	r3, #0
 8014fd4:	2200      	movs	r2, #0
 8014fd6:	2103      	movs	r1, #3
 8014fd8:	6878      	ldr	r0, [r7, #4]
 8014fda:	f7ff fa97 	bl	801450c <USBH_OS_PutMessage>
      break;
 8014fde:	e14b      	b.n	8015278 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014fe6:	b29a      	uxth	r2, r3
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	6899      	ldr	r1, [r3, #8]
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	899a      	ldrh	r2, [r3, #12]
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	791b      	ldrb	r3, [r3, #4]
 8014ff8:	6878      	ldr	r0, [r7, #4]
 8014ffa:	f000 f98a 	bl	8015312 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	2204      	movs	r2, #4
 8015002:	761a      	strb	r2, [r3, #24]
      break;
 8015004:	e141      	b.n	801528a <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	791b      	ldrb	r3, [r3, #4]
 801500a:	4619      	mov	r1, r3
 801500c:	6878      	ldr	r0, [r7, #4]
 801500e:	f003 f89f 	bl	8018150 <USBH_LL_GetURBState>
 8015012:	4603      	mov	r3, r0
 8015014:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8015016:	7bbb      	ldrb	r3, [r7, #14]
 8015018:	2b01      	cmp	r3, #1
 801501a:	d109      	bne.n	8015030 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	2209      	movs	r2, #9
 8015020:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015022:	2300      	movs	r3, #0
 8015024:	2200      	movs	r2, #0
 8015026:	2103      	movs	r1, #3
 8015028:	6878      	ldr	r0, [r7, #4]
 801502a:	f7ff fa6f 	bl	801450c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801502e:	e125      	b.n	801527c <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8015030:	7bbb      	ldrb	r3, [r7, #14]
 8015032:	2b05      	cmp	r3, #5
 8015034:	d108      	bne.n	8015048 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 8015036:	2303      	movs	r3, #3
 8015038:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801503a:	2300      	movs	r3, #0
 801503c:	2200      	movs	r2, #0
 801503e:	2103      	movs	r1, #3
 8015040:	6878      	ldr	r0, [r7, #4]
 8015042:	f7ff fa63 	bl	801450c <USBH_OS_PutMessage>
      break;
 8015046:	e119      	b.n	801527c <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8015048:	7bbb      	ldrb	r3, [r7, #14]
 801504a:	2b04      	cmp	r3, #4
 801504c:	f040 8116 	bne.w	801527c <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	220b      	movs	r2, #11
 8015054:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015056:	2300      	movs	r3, #0
 8015058:	2200      	movs	r2, #0
 801505a:	2103      	movs	r1, #3
 801505c:	6878      	ldr	r0, [r7, #4]
 801505e:	f7ff fa55 	bl	801450c <USBH_OS_PutMessage>
      break;
 8015062:	e10b      	b.n	801527c <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	6899      	ldr	r1, [r3, #8]
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	899a      	ldrh	r2, [r3, #12]
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	795b      	ldrb	r3, [r3, #5]
 8015070:	2001      	movs	r0, #1
 8015072:	9000      	str	r0, [sp, #0]
 8015074:	6878      	ldr	r0, [r7, #4]
 8015076:	f000 f927 	bl	80152c8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8015080:	b29a      	uxth	r2, r3
 8015082:	687b      	ldr	r3, [r7, #4]
 8015084:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8015086:	687b      	ldr	r3, [r7, #4]
 8015088:	2206      	movs	r2, #6
 801508a:	761a      	strb	r2, [r3, #24]
      break;
 801508c:	e0fd      	b.n	801528a <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	795b      	ldrb	r3, [r3, #5]
 8015092:	4619      	mov	r1, r3
 8015094:	6878      	ldr	r0, [r7, #4]
 8015096:	f003 f85b 	bl	8018150 <USBH_LL_GetURBState>
 801509a:	4603      	mov	r3, r0
 801509c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 801509e:	7bbb      	ldrb	r3, [r7, #14]
 80150a0:	2b01      	cmp	r3, #1
 80150a2:	d109      	bne.n	80150b8 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	2207      	movs	r2, #7
 80150a8:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80150aa:	2300      	movs	r3, #0
 80150ac:	2200      	movs	r2, #0
 80150ae:	2103      	movs	r1, #3
 80150b0:	6878      	ldr	r0, [r7, #4]
 80150b2:	f7ff fa2b 	bl	801450c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80150b6:	e0e3      	b.n	8015280 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 80150b8:	7bbb      	ldrb	r3, [r7, #14]
 80150ba:	2b05      	cmp	r3, #5
 80150bc:	d10b      	bne.n	80150d6 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	220c      	movs	r2, #12
 80150c2:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80150c4:	2303      	movs	r3, #3
 80150c6:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80150c8:	2300      	movs	r3, #0
 80150ca:	2200      	movs	r2, #0
 80150cc:	2103      	movs	r1, #3
 80150ce:	6878      	ldr	r0, [r7, #4]
 80150d0:	f7ff fa1c 	bl	801450c <USBH_OS_PutMessage>
      break;
 80150d4:	e0d4      	b.n	8015280 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 80150d6:	7bbb      	ldrb	r3, [r7, #14]
 80150d8:	2b02      	cmp	r3, #2
 80150da:	d109      	bne.n	80150f0 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	2205      	movs	r2, #5
 80150e0:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80150e2:	2300      	movs	r3, #0
 80150e4:	2200      	movs	r2, #0
 80150e6:	2103      	movs	r1, #3
 80150e8:	6878      	ldr	r0, [r7, #4]
 80150ea:	f7ff fa0f 	bl	801450c <USBH_OS_PutMessage>
      break;
 80150ee:	e0c7      	b.n	8015280 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 80150f0:	7bbb      	ldrb	r3, [r7, #14]
 80150f2:	2b04      	cmp	r3, #4
 80150f4:	f040 80c4 	bne.w	8015280 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	220b      	movs	r2, #11
 80150fc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80150fe:	2302      	movs	r3, #2
 8015100:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015102:	2300      	movs	r3, #0
 8015104:	2200      	movs	r2, #0
 8015106:	2103      	movs	r1, #3
 8015108:	6878      	ldr	r0, [r7, #4]
 801510a:	f7ff f9ff 	bl	801450c <USBH_OS_PutMessage>
      break;
 801510e:	e0b7      	b.n	8015280 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	791b      	ldrb	r3, [r3, #4]
 8015114:	2200      	movs	r2, #0
 8015116:	2100      	movs	r1, #0
 8015118:	6878      	ldr	r0, [r7, #4]
 801511a:	f000 f8fa 	bl	8015312 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8015124:	b29a      	uxth	r2, r3
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	2208      	movs	r2, #8
 801512e:	761a      	strb	r2, [r3, #24]

      break;
 8015130:	e0ab      	b.n	801528a <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	791b      	ldrb	r3, [r3, #4]
 8015136:	4619      	mov	r1, r3
 8015138:	6878      	ldr	r0, [r7, #4]
 801513a:	f003 f809 	bl	8018150 <USBH_LL_GetURBState>
 801513e:	4603      	mov	r3, r0
 8015140:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8015142:	7bbb      	ldrb	r3, [r7, #14]
 8015144:	2b01      	cmp	r3, #1
 8015146:	d10b      	bne.n	8015160 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8015148:	687b      	ldr	r3, [r7, #4]
 801514a:	220d      	movs	r2, #13
 801514c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 801514e:	2300      	movs	r3, #0
 8015150:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015152:	2300      	movs	r3, #0
 8015154:	2200      	movs	r2, #0
 8015156:	2103      	movs	r1, #3
 8015158:	6878      	ldr	r0, [r7, #4]
 801515a:	f7ff f9d7 	bl	801450c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801515e:	e091      	b.n	8015284 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8015160:	7bbb      	ldrb	r3, [r7, #14]
 8015162:	2b04      	cmp	r3, #4
 8015164:	d109      	bne.n	801517a <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 8015166:	687b      	ldr	r3, [r7, #4]
 8015168:	220b      	movs	r2, #11
 801516a:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801516c:	2300      	movs	r3, #0
 801516e:	2200      	movs	r2, #0
 8015170:	2103      	movs	r1, #3
 8015172:	6878      	ldr	r0, [r7, #4]
 8015174:	f7ff f9ca 	bl	801450c <USBH_OS_PutMessage>
      break;
 8015178:	e084      	b.n	8015284 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 801517a:	7bbb      	ldrb	r3, [r7, #14]
 801517c:	2b05      	cmp	r3, #5
 801517e:	f040 8081 	bne.w	8015284 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 8015182:	2303      	movs	r3, #3
 8015184:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8015186:	2300      	movs	r3, #0
 8015188:	2200      	movs	r2, #0
 801518a:	2103      	movs	r1, #3
 801518c:	6878      	ldr	r0, [r7, #4]
 801518e:	f7ff f9bd 	bl	801450c <USBH_OS_PutMessage>
      break;
 8015192:	e077      	b.n	8015284 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	795b      	ldrb	r3, [r3, #5]
 8015198:	2201      	movs	r2, #1
 801519a:	9200      	str	r2, [sp, #0]
 801519c:	2200      	movs	r2, #0
 801519e:	2100      	movs	r1, #0
 80151a0:	6878      	ldr	r0, [r7, #4]
 80151a2:	f000 f891 	bl	80152c8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80151ac:	b29a      	uxth	r2, r3
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	220a      	movs	r2, #10
 80151b6:	761a      	strb	r2, [r3, #24]
      break;
 80151b8:	e067      	b.n	801528a <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	795b      	ldrb	r3, [r3, #5]
 80151be:	4619      	mov	r1, r3
 80151c0:	6878      	ldr	r0, [r7, #4]
 80151c2:	f002 ffc5 	bl	8018150 <USBH_LL_GetURBState>
 80151c6:	4603      	mov	r3, r0
 80151c8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80151ca:	7bbb      	ldrb	r3, [r7, #14]
 80151cc:	2b01      	cmp	r3, #1
 80151ce:	d10b      	bne.n	80151e8 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 80151d0:	2300      	movs	r3, #0
 80151d2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	220d      	movs	r2, #13
 80151d8:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80151da:	2300      	movs	r3, #0
 80151dc:	2200      	movs	r2, #0
 80151de:	2103      	movs	r1, #3
 80151e0:	6878      	ldr	r0, [r7, #4]
 80151e2:	f7ff f993 	bl	801450c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80151e6:	e04f      	b.n	8015288 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 80151e8:	7bbb      	ldrb	r3, [r7, #14]
 80151ea:	2b02      	cmp	r3, #2
 80151ec:	d109      	bne.n	8015202 <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	2209      	movs	r2, #9
 80151f2:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80151f4:	2300      	movs	r3, #0
 80151f6:	2200      	movs	r2, #0
 80151f8:	2103      	movs	r1, #3
 80151fa:	6878      	ldr	r0, [r7, #4]
 80151fc:	f7ff f986 	bl	801450c <USBH_OS_PutMessage>
      break;
 8015200:	e042      	b.n	8015288 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 8015202:	7bbb      	ldrb	r3, [r7, #14]
 8015204:	2b04      	cmp	r3, #4
 8015206:	d13f      	bne.n	8015288 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	220b      	movs	r2, #11
 801520c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801520e:	2300      	movs	r3, #0
 8015210:	2200      	movs	r2, #0
 8015212:	2103      	movs	r1, #3
 8015214:	6878      	ldr	r0, [r7, #4]
 8015216:	f7ff f979 	bl	801450c <USBH_OS_PutMessage>
      break;
 801521a:	e035      	b.n	8015288 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	7e5b      	ldrb	r3, [r3, #25]
 8015220:	3301      	adds	r3, #1
 8015222:	b2da      	uxtb	r2, r3
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	765a      	strb	r2, [r3, #25]
 8015228:	687b      	ldr	r3, [r7, #4]
 801522a:	7e5b      	ldrb	r3, [r3, #25]
 801522c:	2b02      	cmp	r3, #2
 801522e:	d806      	bhi.n	801523e <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	2201      	movs	r2, #1
 8015234:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	2201      	movs	r2, #1
 801523a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 801523c:	e025      	b.n	801528a <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 801523e:	687b      	ldr	r3, [r7, #4]
 8015240:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8015244:	2106      	movs	r1, #6
 8015246:	6878      	ldr	r0, [r7, #4]
 8015248:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	2200      	movs	r2, #0
 801524e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	795b      	ldrb	r3, [r3, #5]
 8015254:	4619      	mov	r1, r3
 8015256:	6878      	ldr	r0, [r7, #4]
 8015258:	f000 f90c 	bl	8015474 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	791b      	ldrb	r3, [r3, #4]
 8015260:	4619      	mov	r1, r3
 8015262:	6878      	ldr	r0, [r7, #4]
 8015264:	f000 f906 	bl	8015474 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	2200      	movs	r2, #0
 801526c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 801526e:	2302      	movs	r3, #2
 8015270:	73fb      	strb	r3, [r7, #15]
      break;
 8015272:	e00a      	b.n	801528a <USBH_HandleControl+0x396>

    default:
      break;
 8015274:	bf00      	nop
 8015276:	e008      	b.n	801528a <USBH_HandleControl+0x396>
      break;
 8015278:	bf00      	nop
 801527a:	e006      	b.n	801528a <USBH_HandleControl+0x396>
      break;
 801527c:	bf00      	nop
 801527e:	e004      	b.n	801528a <USBH_HandleControl+0x396>
      break;
 8015280:	bf00      	nop
 8015282:	e002      	b.n	801528a <USBH_HandleControl+0x396>
      break;
 8015284:	bf00      	nop
 8015286:	e000      	b.n	801528a <USBH_HandleControl+0x396>
      break;
 8015288:	bf00      	nop
  }

  return status;
 801528a:	7bfb      	ldrb	r3, [r7, #15]
}
 801528c:	4618      	mov	r0, r3
 801528e:	3710      	adds	r7, #16
 8015290:	46bd      	mov	sp, r7
 8015292:	bd80      	pop	{r7, pc}

08015294 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8015294:	b580      	push	{r7, lr}
 8015296:	b088      	sub	sp, #32
 8015298:	af04      	add	r7, sp, #16
 801529a:	60f8      	str	r0, [r7, #12]
 801529c:	60b9      	str	r1, [r7, #8]
 801529e:	4613      	mov	r3, r2
 80152a0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80152a2:	79f9      	ldrb	r1, [r7, #7]
 80152a4:	2300      	movs	r3, #0
 80152a6:	9303      	str	r3, [sp, #12]
 80152a8:	2308      	movs	r3, #8
 80152aa:	9302      	str	r3, [sp, #8]
 80152ac:	68bb      	ldr	r3, [r7, #8]
 80152ae:	9301      	str	r3, [sp, #4]
 80152b0:	2300      	movs	r3, #0
 80152b2:	9300      	str	r3, [sp, #0]
 80152b4:	2300      	movs	r3, #0
 80152b6:	2200      	movs	r2, #0
 80152b8:	68f8      	ldr	r0, [r7, #12]
 80152ba:	f002 ff18 	bl	80180ee <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80152be:	2300      	movs	r3, #0
}
 80152c0:	4618      	mov	r0, r3
 80152c2:	3710      	adds	r7, #16
 80152c4:	46bd      	mov	sp, r7
 80152c6:	bd80      	pop	{r7, pc}

080152c8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80152c8:	b580      	push	{r7, lr}
 80152ca:	b088      	sub	sp, #32
 80152cc:	af04      	add	r7, sp, #16
 80152ce:	60f8      	str	r0, [r7, #12]
 80152d0:	60b9      	str	r1, [r7, #8]
 80152d2:	4611      	mov	r1, r2
 80152d4:	461a      	mov	r2, r3
 80152d6:	460b      	mov	r3, r1
 80152d8:	80fb      	strh	r3, [r7, #6]
 80152da:	4613      	mov	r3, r2
 80152dc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80152de:	68fb      	ldr	r3, [r7, #12]
 80152e0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80152e4:	2b00      	cmp	r3, #0
 80152e6:	d001      	beq.n	80152ec <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80152e8:	2300      	movs	r3, #0
 80152ea:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80152ec:	7979      	ldrb	r1, [r7, #5]
 80152ee:	7e3b      	ldrb	r3, [r7, #24]
 80152f0:	9303      	str	r3, [sp, #12]
 80152f2:	88fb      	ldrh	r3, [r7, #6]
 80152f4:	9302      	str	r3, [sp, #8]
 80152f6:	68bb      	ldr	r3, [r7, #8]
 80152f8:	9301      	str	r3, [sp, #4]
 80152fa:	2301      	movs	r3, #1
 80152fc:	9300      	str	r3, [sp, #0]
 80152fe:	2300      	movs	r3, #0
 8015300:	2200      	movs	r2, #0
 8015302:	68f8      	ldr	r0, [r7, #12]
 8015304:	f002 fef3 	bl	80180ee <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8015308:	2300      	movs	r3, #0
}
 801530a:	4618      	mov	r0, r3
 801530c:	3710      	adds	r7, #16
 801530e:	46bd      	mov	sp, r7
 8015310:	bd80      	pop	{r7, pc}

08015312 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8015312:	b580      	push	{r7, lr}
 8015314:	b088      	sub	sp, #32
 8015316:	af04      	add	r7, sp, #16
 8015318:	60f8      	str	r0, [r7, #12]
 801531a:	60b9      	str	r1, [r7, #8]
 801531c:	4611      	mov	r1, r2
 801531e:	461a      	mov	r2, r3
 8015320:	460b      	mov	r3, r1
 8015322:	80fb      	strh	r3, [r7, #6]
 8015324:	4613      	mov	r3, r2
 8015326:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8015328:	7979      	ldrb	r1, [r7, #5]
 801532a:	2300      	movs	r3, #0
 801532c:	9303      	str	r3, [sp, #12]
 801532e:	88fb      	ldrh	r3, [r7, #6]
 8015330:	9302      	str	r3, [sp, #8]
 8015332:	68bb      	ldr	r3, [r7, #8]
 8015334:	9301      	str	r3, [sp, #4]
 8015336:	2301      	movs	r3, #1
 8015338:	9300      	str	r3, [sp, #0]
 801533a:	2300      	movs	r3, #0
 801533c:	2201      	movs	r2, #1
 801533e:	68f8      	ldr	r0, [r7, #12]
 8015340:	f002 fed5 	bl	80180ee <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8015344:	2300      	movs	r3, #0

}
 8015346:	4618      	mov	r0, r3
 8015348:	3710      	adds	r7, #16
 801534a:	46bd      	mov	sp, r7
 801534c:	bd80      	pop	{r7, pc}

0801534e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 801534e:	b580      	push	{r7, lr}
 8015350:	b088      	sub	sp, #32
 8015352:	af04      	add	r7, sp, #16
 8015354:	60f8      	str	r0, [r7, #12]
 8015356:	60b9      	str	r1, [r7, #8]
 8015358:	4611      	mov	r1, r2
 801535a:	461a      	mov	r2, r3
 801535c:	460b      	mov	r3, r1
 801535e:	80fb      	strh	r3, [r7, #6]
 8015360:	4613      	mov	r3, r2
 8015362:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8015364:	68fb      	ldr	r3, [r7, #12]
 8015366:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801536a:	2b00      	cmp	r3, #0
 801536c:	d001      	beq.n	8015372 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 801536e:	2300      	movs	r3, #0
 8015370:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8015372:	7979      	ldrb	r1, [r7, #5]
 8015374:	7e3b      	ldrb	r3, [r7, #24]
 8015376:	9303      	str	r3, [sp, #12]
 8015378:	88fb      	ldrh	r3, [r7, #6]
 801537a:	9302      	str	r3, [sp, #8]
 801537c:	68bb      	ldr	r3, [r7, #8]
 801537e:	9301      	str	r3, [sp, #4]
 8015380:	2301      	movs	r3, #1
 8015382:	9300      	str	r3, [sp, #0]
 8015384:	2302      	movs	r3, #2
 8015386:	2200      	movs	r2, #0
 8015388:	68f8      	ldr	r0, [r7, #12]
 801538a:	f002 feb0 	bl	80180ee <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 801538e:	2300      	movs	r3, #0
}
 8015390:	4618      	mov	r0, r3
 8015392:	3710      	adds	r7, #16
 8015394:	46bd      	mov	sp, r7
 8015396:	bd80      	pop	{r7, pc}

08015398 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8015398:	b580      	push	{r7, lr}
 801539a:	b088      	sub	sp, #32
 801539c:	af04      	add	r7, sp, #16
 801539e:	60f8      	str	r0, [r7, #12]
 80153a0:	60b9      	str	r1, [r7, #8]
 80153a2:	4611      	mov	r1, r2
 80153a4:	461a      	mov	r2, r3
 80153a6:	460b      	mov	r3, r1
 80153a8:	80fb      	strh	r3, [r7, #6]
 80153aa:	4613      	mov	r3, r2
 80153ac:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80153ae:	7979      	ldrb	r1, [r7, #5]
 80153b0:	2300      	movs	r3, #0
 80153b2:	9303      	str	r3, [sp, #12]
 80153b4:	88fb      	ldrh	r3, [r7, #6]
 80153b6:	9302      	str	r3, [sp, #8]
 80153b8:	68bb      	ldr	r3, [r7, #8]
 80153ba:	9301      	str	r3, [sp, #4]
 80153bc:	2301      	movs	r3, #1
 80153be:	9300      	str	r3, [sp, #0]
 80153c0:	2302      	movs	r3, #2
 80153c2:	2201      	movs	r2, #1
 80153c4:	68f8      	ldr	r0, [r7, #12]
 80153c6:	f002 fe92 	bl	80180ee <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80153ca:	2300      	movs	r3, #0
}
 80153cc:	4618      	mov	r0, r3
 80153ce:	3710      	adds	r7, #16
 80153d0:	46bd      	mov	sp, r7
 80153d2:	bd80      	pop	{r7, pc}

080153d4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80153d4:	b580      	push	{r7, lr}
 80153d6:	b086      	sub	sp, #24
 80153d8:	af04      	add	r7, sp, #16
 80153da:	6078      	str	r0, [r7, #4]
 80153dc:	4608      	mov	r0, r1
 80153de:	4611      	mov	r1, r2
 80153e0:	461a      	mov	r2, r3
 80153e2:	4603      	mov	r3, r0
 80153e4:	70fb      	strb	r3, [r7, #3]
 80153e6:	460b      	mov	r3, r1
 80153e8:	70bb      	strb	r3, [r7, #2]
 80153ea:	4613      	mov	r3, r2
 80153ec:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80153ee:	7878      	ldrb	r0, [r7, #1]
 80153f0:	78ba      	ldrb	r2, [r7, #2]
 80153f2:	78f9      	ldrb	r1, [r7, #3]
 80153f4:	8b3b      	ldrh	r3, [r7, #24]
 80153f6:	9302      	str	r3, [sp, #8]
 80153f8:	7d3b      	ldrb	r3, [r7, #20]
 80153fa:	9301      	str	r3, [sp, #4]
 80153fc:	7c3b      	ldrb	r3, [r7, #16]
 80153fe:	9300      	str	r3, [sp, #0]
 8015400:	4603      	mov	r3, r0
 8015402:	6878      	ldr	r0, [r7, #4]
 8015404:	f002 fe37 	bl	8018076 <USBH_LL_OpenPipe>

  return USBH_OK;
 8015408:	2300      	movs	r3, #0
}
 801540a:	4618      	mov	r0, r3
 801540c:	3708      	adds	r7, #8
 801540e:	46bd      	mov	sp, r7
 8015410:	bd80      	pop	{r7, pc}

08015412 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8015412:	b580      	push	{r7, lr}
 8015414:	b082      	sub	sp, #8
 8015416:	af00      	add	r7, sp, #0
 8015418:	6078      	str	r0, [r7, #4]
 801541a:	460b      	mov	r3, r1
 801541c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 801541e:	78fb      	ldrb	r3, [r7, #3]
 8015420:	4619      	mov	r1, r3
 8015422:	6878      	ldr	r0, [r7, #4]
 8015424:	f002 fe56 	bl	80180d4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8015428:	2300      	movs	r3, #0
}
 801542a:	4618      	mov	r0, r3
 801542c:	3708      	adds	r7, #8
 801542e:	46bd      	mov	sp, r7
 8015430:	bd80      	pop	{r7, pc}

08015432 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8015432:	b580      	push	{r7, lr}
 8015434:	b084      	sub	sp, #16
 8015436:	af00      	add	r7, sp, #0
 8015438:	6078      	str	r0, [r7, #4]
 801543a:	460b      	mov	r3, r1
 801543c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 801543e:	6878      	ldr	r0, [r7, #4]
 8015440:	f000 f836 	bl	80154b0 <USBH_GetFreePipe>
 8015444:	4603      	mov	r3, r0
 8015446:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8015448:	89fb      	ldrh	r3, [r7, #14]
 801544a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801544e:	4293      	cmp	r3, r2
 8015450:	d00a      	beq.n	8015468 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8015452:	78fa      	ldrb	r2, [r7, #3]
 8015454:	89fb      	ldrh	r3, [r7, #14]
 8015456:	f003 030f 	and.w	r3, r3, #15
 801545a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801545e:	6879      	ldr	r1, [r7, #4]
 8015460:	33e0      	adds	r3, #224	@ 0xe0
 8015462:	009b      	lsls	r3, r3, #2
 8015464:	440b      	add	r3, r1
 8015466:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8015468:	89fb      	ldrh	r3, [r7, #14]
 801546a:	b2db      	uxtb	r3, r3
}
 801546c:	4618      	mov	r0, r3
 801546e:	3710      	adds	r7, #16
 8015470:	46bd      	mov	sp, r7
 8015472:	bd80      	pop	{r7, pc}

08015474 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8015474:	b480      	push	{r7}
 8015476:	b083      	sub	sp, #12
 8015478:	af00      	add	r7, sp, #0
 801547a:	6078      	str	r0, [r7, #4]
 801547c:	460b      	mov	r3, r1
 801547e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8015480:	78fb      	ldrb	r3, [r7, #3]
 8015482:	2b0f      	cmp	r3, #15
 8015484:	d80d      	bhi.n	80154a2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8015486:	78fb      	ldrb	r3, [r7, #3]
 8015488:	687a      	ldr	r2, [r7, #4]
 801548a:	33e0      	adds	r3, #224	@ 0xe0
 801548c:	009b      	lsls	r3, r3, #2
 801548e:	4413      	add	r3, r2
 8015490:	685a      	ldr	r2, [r3, #4]
 8015492:	78fb      	ldrb	r3, [r7, #3]
 8015494:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8015498:	6879      	ldr	r1, [r7, #4]
 801549a:	33e0      	adds	r3, #224	@ 0xe0
 801549c:	009b      	lsls	r3, r3, #2
 801549e:	440b      	add	r3, r1
 80154a0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80154a2:	2300      	movs	r3, #0
}
 80154a4:	4618      	mov	r0, r3
 80154a6:	370c      	adds	r7, #12
 80154a8:	46bd      	mov	sp, r7
 80154aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154ae:	4770      	bx	lr

080154b0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80154b0:	b480      	push	{r7}
 80154b2:	b085      	sub	sp, #20
 80154b4:	af00      	add	r7, sp, #0
 80154b6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80154b8:	2300      	movs	r3, #0
 80154ba:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80154bc:	2300      	movs	r3, #0
 80154be:	73fb      	strb	r3, [r7, #15]
 80154c0:	e00f      	b.n	80154e2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80154c2:	7bfb      	ldrb	r3, [r7, #15]
 80154c4:	687a      	ldr	r2, [r7, #4]
 80154c6:	33e0      	adds	r3, #224	@ 0xe0
 80154c8:	009b      	lsls	r3, r3, #2
 80154ca:	4413      	add	r3, r2
 80154cc:	685b      	ldr	r3, [r3, #4]
 80154ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80154d2:	2b00      	cmp	r3, #0
 80154d4:	d102      	bne.n	80154dc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80154d6:	7bfb      	ldrb	r3, [r7, #15]
 80154d8:	b29b      	uxth	r3, r3
 80154da:	e007      	b.n	80154ec <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80154dc:	7bfb      	ldrb	r3, [r7, #15]
 80154de:	3301      	adds	r3, #1
 80154e0:	73fb      	strb	r3, [r7, #15]
 80154e2:	7bfb      	ldrb	r3, [r7, #15]
 80154e4:	2b0f      	cmp	r3, #15
 80154e6:	d9ec      	bls.n	80154c2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80154e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80154ec:	4618      	mov	r0, r3
 80154ee:	3714      	adds	r7, #20
 80154f0:	46bd      	mov	sp, r7
 80154f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154f6:	4770      	bx	lr

080154f8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80154f8:	b480      	push	{r7}
 80154fa:	b087      	sub	sp, #28
 80154fc:	af00      	add	r7, sp, #0
 80154fe:	60f8      	str	r0, [r7, #12]
 8015500:	60b9      	str	r1, [r7, #8]
 8015502:	4613      	mov	r3, r2
 8015504:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8015506:	2301      	movs	r3, #1
 8015508:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801550a:	2300      	movs	r3, #0
 801550c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801550e:	4b1f      	ldr	r3, [pc, #124]	@ (801558c <FATFS_LinkDriverEx+0x94>)
 8015510:	7a5b      	ldrb	r3, [r3, #9]
 8015512:	b2db      	uxtb	r3, r3
 8015514:	2b00      	cmp	r3, #0
 8015516:	d131      	bne.n	801557c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8015518:	4b1c      	ldr	r3, [pc, #112]	@ (801558c <FATFS_LinkDriverEx+0x94>)
 801551a:	7a5b      	ldrb	r3, [r3, #9]
 801551c:	b2db      	uxtb	r3, r3
 801551e:	461a      	mov	r2, r3
 8015520:	4b1a      	ldr	r3, [pc, #104]	@ (801558c <FATFS_LinkDriverEx+0x94>)
 8015522:	2100      	movs	r1, #0
 8015524:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8015526:	4b19      	ldr	r3, [pc, #100]	@ (801558c <FATFS_LinkDriverEx+0x94>)
 8015528:	7a5b      	ldrb	r3, [r3, #9]
 801552a:	b2db      	uxtb	r3, r3
 801552c:	4a17      	ldr	r2, [pc, #92]	@ (801558c <FATFS_LinkDriverEx+0x94>)
 801552e:	009b      	lsls	r3, r3, #2
 8015530:	4413      	add	r3, r2
 8015532:	68fa      	ldr	r2, [r7, #12]
 8015534:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8015536:	4b15      	ldr	r3, [pc, #84]	@ (801558c <FATFS_LinkDriverEx+0x94>)
 8015538:	7a5b      	ldrb	r3, [r3, #9]
 801553a:	b2db      	uxtb	r3, r3
 801553c:	461a      	mov	r2, r3
 801553e:	4b13      	ldr	r3, [pc, #76]	@ (801558c <FATFS_LinkDriverEx+0x94>)
 8015540:	4413      	add	r3, r2
 8015542:	79fa      	ldrb	r2, [r7, #7]
 8015544:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8015546:	4b11      	ldr	r3, [pc, #68]	@ (801558c <FATFS_LinkDriverEx+0x94>)
 8015548:	7a5b      	ldrb	r3, [r3, #9]
 801554a:	b2db      	uxtb	r3, r3
 801554c:	1c5a      	adds	r2, r3, #1
 801554e:	b2d1      	uxtb	r1, r2
 8015550:	4a0e      	ldr	r2, [pc, #56]	@ (801558c <FATFS_LinkDriverEx+0x94>)
 8015552:	7251      	strb	r1, [r2, #9]
 8015554:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8015556:	7dbb      	ldrb	r3, [r7, #22]
 8015558:	3330      	adds	r3, #48	@ 0x30
 801555a:	b2da      	uxtb	r2, r3
 801555c:	68bb      	ldr	r3, [r7, #8]
 801555e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8015560:	68bb      	ldr	r3, [r7, #8]
 8015562:	3301      	adds	r3, #1
 8015564:	223a      	movs	r2, #58	@ 0x3a
 8015566:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8015568:	68bb      	ldr	r3, [r7, #8]
 801556a:	3302      	adds	r3, #2
 801556c:	222f      	movs	r2, #47	@ 0x2f
 801556e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8015570:	68bb      	ldr	r3, [r7, #8]
 8015572:	3303      	adds	r3, #3
 8015574:	2200      	movs	r2, #0
 8015576:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8015578:	2300      	movs	r3, #0
 801557a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801557c:	7dfb      	ldrb	r3, [r7, #23]
}
 801557e:	4618      	mov	r0, r3
 8015580:	371c      	adds	r7, #28
 8015582:	46bd      	mov	sp, r7
 8015584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015588:	4770      	bx	lr
 801558a:	bf00      	nop
 801558c:	20014af4 	.word	0x20014af4

08015590 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8015590:	b580      	push	{r7, lr}
 8015592:	b082      	sub	sp, #8
 8015594:	af00      	add	r7, sp, #0
 8015596:	6078      	str	r0, [r7, #4]
 8015598:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801559a:	2200      	movs	r2, #0
 801559c:	6839      	ldr	r1, [r7, #0]
 801559e:	6878      	ldr	r0, [r7, #4]
 80155a0:	f7ff ffaa 	bl	80154f8 <FATFS_LinkDriverEx>
 80155a4:	4603      	mov	r3, r0
}
 80155a6:	4618      	mov	r0, r3
 80155a8:	3708      	adds	r7, #8
 80155aa:	46bd      	mov	sp, r7
 80155ac:	bd80      	pop	{r7, pc}

080155ae <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80155ae:	b480      	push	{r7}
 80155b0:	b085      	sub	sp, #20
 80155b2:	af00      	add	r7, sp, #0
 80155b4:	4603      	mov	r3, r0
 80155b6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80155b8:	2300      	movs	r3, #0
 80155ba:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80155bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80155c0:	2b84      	cmp	r3, #132	@ 0x84
 80155c2:	d005      	beq.n	80155d0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80155c4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80155c8:	68fb      	ldr	r3, [r7, #12]
 80155ca:	4413      	add	r3, r2
 80155cc:	3303      	adds	r3, #3
 80155ce:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80155d0:	68fb      	ldr	r3, [r7, #12]
}
 80155d2:	4618      	mov	r0, r3
 80155d4:	3714      	adds	r7, #20
 80155d6:	46bd      	mov	sp, r7
 80155d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155dc:	4770      	bx	lr

080155de <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80155de:	b480      	push	{r7}
 80155e0:	b083      	sub	sp, #12
 80155e2:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80155e4:	f3ef 8305 	mrs	r3, IPSR
 80155e8:	607b      	str	r3, [r7, #4]
  return(result);
 80155ea:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80155ec:	2b00      	cmp	r3, #0
 80155ee:	bf14      	ite	ne
 80155f0:	2301      	movne	r3, #1
 80155f2:	2300      	moveq	r3, #0
 80155f4:	b2db      	uxtb	r3, r3
}
 80155f6:	4618      	mov	r0, r3
 80155f8:	370c      	adds	r7, #12
 80155fa:	46bd      	mov	sp, r7
 80155fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015600:	4770      	bx	lr

08015602 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8015602:	b580      	push	{r7, lr}
 8015604:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8015606:	f001 f9cd 	bl	80169a4 <vTaskStartScheduler>
  
  return osOK;
 801560a:	2300      	movs	r3, #0
}
 801560c:	4618      	mov	r0, r3
 801560e:	bd80      	pop	{r7, pc}

08015610 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8015610:	b580      	push	{r7, lr}
 8015612:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8015614:	f001 fe2e 	bl	8017274 <xTaskGetSchedulerState>
 8015618:	4603      	mov	r3, r0
 801561a:	2b01      	cmp	r3, #1
 801561c:	d101      	bne.n	8015622 <osKernelRunning+0x12>
    return 0;
 801561e:	2300      	movs	r3, #0
 8015620:	e000      	b.n	8015624 <osKernelRunning+0x14>
  else
    return 1;
 8015622:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8015624:	4618      	mov	r0, r3
 8015626:	bd80      	pop	{r7, pc}

08015628 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8015628:	b580      	push	{r7, lr}
 801562a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 801562c:	f7ff ffd7 	bl	80155de <inHandlerMode>
 8015630:	4603      	mov	r3, r0
 8015632:	2b00      	cmp	r3, #0
 8015634:	d003      	beq.n	801563e <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8015636:	f001 fad9 	bl	8016bec <xTaskGetTickCountFromISR>
 801563a:	4603      	mov	r3, r0
 801563c:	e002      	b.n	8015644 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 801563e:	f001 fac5 	bl	8016bcc <xTaskGetTickCount>
 8015642:	4603      	mov	r3, r0
  }
}
 8015644:	4618      	mov	r0, r3
 8015646:	bd80      	pop	{r7, pc}

08015648 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8015648:	b5f0      	push	{r4, r5, r6, r7, lr}
 801564a:	b089      	sub	sp, #36	@ 0x24
 801564c:	af04      	add	r7, sp, #16
 801564e:	6078      	str	r0, [r7, #4]
 8015650:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	695b      	ldr	r3, [r3, #20]
 8015656:	2b00      	cmp	r3, #0
 8015658:	d020      	beq.n	801569c <osThreadCreate+0x54>
 801565a:	687b      	ldr	r3, [r7, #4]
 801565c:	699b      	ldr	r3, [r3, #24]
 801565e:	2b00      	cmp	r3, #0
 8015660:	d01c      	beq.n	801569c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	685c      	ldr	r4, [r3, #4]
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 801566a:	687b      	ldr	r3, [r7, #4]
 801566c:	691e      	ldr	r6, [r3, #16]
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015674:	4618      	mov	r0, r3
 8015676:	f7ff ff9a 	bl	80155ae <makeFreeRtosPriority>
 801567a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	695b      	ldr	r3, [r3, #20]
 8015680:	687a      	ldr	r2, [r7, #4]
 8015682:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015684:	9202      	str	r2, [sp, #8]
 8015686:	9301      	str	r3, [sp, #4]
 8015688:	9100      	str	r1, [sp, #0]
 801568a:	683b      	ldr	r3, [r7, #0]
 801568c:	4632      	mov	r2, r6
 801568e:	4629      	mov	r1, r5
 8015690:	4620      	mov	r0, r4
 8015692:	f000 ffa5 	bl	80165e0 <xTaskCreateStatic>
 8015696:	4603      	mov	r3, r0
 8015698:	60fb      	str	r3, [r7, #12]
 801569a:	e01c      	b.n	80156d6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	685c      	ldr	r4, [r3, #4]
 80156a0:	687b      	ldr	r3, [r7, #4]
 80156a2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80156a4:	687b      	ldr	r3, [r7, #4]
 80156a6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80156a8:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80156b0:	4618      	mov	r0, r3
 80156b2:	f7ff ff7c 	bl	80155ae <makeFreeRtosPriority>
 80156b6:	4602      	mov	r2, r0
 80156b8:	f107 030c 	add.w	r3, r7, #12
 80156bc:	9301      	str	r3, [sp, #4]
 80156be:	9200      	str	r2, [sp, #0]
 80156c0:	683b      	ldr	r3, [r7, #0]
 80156c2:	4632      	mov	r2, r6
 80156c4:	4629      	mov	r1, r5
 80156c6:	4620      	mov	r0, r4
 80156c8:	f000 fff0 	bl	80166ac <xTaskCreate>
 80156cc:	4603      	mov	r3, r0
 80156ce:	2b01      	cmp	r3, #1
 80156d0:	d001      	beq.n	80156d6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80156d2:	2300      	movs	r3, #0
 80156d4:	e000      	b.n	80156d8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80156d6:	68fb      	ldr	r3, [r7, #12]
}
 80156d8:	4618      	mov	r0, r3
 80156da:	3714      	adds	r7, #20
 80156dc:	46bd      	mov	sp, r7
 80156de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080156e0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80156e0:	b580      	push	{r7, lr}
 80156e2:	b084      	sub	sp, #16
 80156e4:	af00      	add	r7, sp, #0
 80156e6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80156ec:	68fb      	ldr	r3, [r7, #12]
 80156ee:	2b00      	cmp	r3, #0
 80156f0:	d001      	beq.n	80156f6 <osDelay+0x16>
 80156f2:	68fb      	ldr	r3, [r7, #12]
 80156f4:	e000      	b.n	80156f8 <osDelay+0x18>
 80156f6:	2301      	movs	r3, #1
 80156f8:	4618      	mov	r0, r3
 80156fa:	f001 f91b 	bl	8016934 <vTaskDelay>
  
  return osOK;
 80156fe:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8015700:	4618      	mov	r0, r3
 8015702:	3710      	adds	r7, #16
 8015704:	46bd      	mov	sp, r7
 8015706:	bd80      	pop	{r7, pc}

08015708 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8015708:	b590      	push	{r4, r7, lr}
 801570a:	b085      	sub	sp, #20
 801570c:	af02      	add	r7, sp, #8
 801570e:	6078      	str	r0, [r7, #4]
 8015710:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8015712:	687b      	ldr	r3, [r7, #4]
 8015714:	689b      	ldr	r3, [r3, #8]
 8015716:	2b00      	cmp	r3, #0
 8015718:	d011      	beq.n	801573e <osMessageCreate+0x36>
 801571a:	687b      	ldr	r3, [r7, #4]
 801571c:	68db      	ldr	r3, [r3, #12]
 801571e:	2b00      	cmp	r3, #0
 8015720:	d00d      	beq.n	801573e <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	6818      	ldr	r0, [r3, #0]
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	6859      	ldr	r1, [r3, #4]
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	689a      	ldr	r2, [r3, #8]
 801572e:	687b      	ldr	r3, [r7, #4]
 8015730:	68db      	ldr	r3, [r3, #12]
 8015732:	2400      	movs	r4, #0
 8015734:	9400      	str	r4, [sp, #0]
 8015736:	f000 f9f9 	bl	8015b2c <xQueueGenericCreateStatic>
 801573a:	4603      	mov	r3, r0
 801573c:	e008      	b.n	8015750 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	6818      	ldr	r0, [r3, #0]
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	685b      	ldr	r3, [r3, #4]
 8015746:	2200      	movs	r2, #0
 8015748:	4619      	mov	r1, r3
 801574a:	f000 fa76 	bl	8015c3a <xQueueGenericCreate>
 801574e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8015750:	4618      	mov	r0, r3
 8015752:	370c      	adds	r7, #12
 8015754:	46bd      	mov	sp, r7
 8015756:	bd90      	pop	{r4, r7, pc}

08015758 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8015758:	b580      	push	{r7, lr}
 801575a:	b086      	sub	sp, #24
 801575c:	af00      	add	r7, sp, #0
 801575e:	60f8      	str	r0, [r7, #12]
 8015760:	60b9      	str	r1, [r7, #8]
 8015762:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8015764:	2300      	movs	r3, #0
 8015766:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 801576c:	697b      	ldr	r3, [r7, #20]
 801576e:	2b00      	cmp	r3, #0
 8015770:	d101      	bne.n	8015776 <osMessagePut+0x1e>
    ticks = 1;
 8015772:	2301      	movs	r3, #1
 8015774:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8015776:	f7ff ff32 	bl	80155de <inHandlerMode>
 801577a:	4603      	mov	r3, r0
 801577c:	2b00      	cmp	r3, #0
 801577e:	d018      	beq.n	80157b2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8015780:	f107 0210 	add.w	r2, r7, #16
 8015784:	f107 0108 	add.w	r1, r7, #8
 8015788:	2300      	movs	r3, #0
 801578a:	68f8      	ldr	r0, [r7, #12]
 801578c:	f000 fbc2 	bl	8015f14 <xQueueGenericSendFromISR>
 8015790:	4603      	mov	r3, r0
 8015792:	2b01      	cmp	r3, #1
 8015794:	d001      	beq.n	801579a <osMessagePut+0x42>
      return osErrorOS;
 8015796:	23ff      	movs	r3, #255	@ 0xff
 8015798:	e018      	b.n	80157cc <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 801579a:	693b      	ldr	r3, [r7, #16]
 801579c:	2b00      	cmp	r3, #0
 801579e:	d014      	beq.n	80157ca <osMessagePut+0x72>
 80157a0:	4b0c      	ldr	r3, [pc, #48]	@ (80157d4 <osMessagePut+0x7c>)
 80157a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80157a6:	601a      	str	r2, [r3, #0]
 80157a8:	f3bf 8f4f 	dsb	sy
 80157ac:	f3bf 8f6f 	isb	sy
 80157b0:	e00b      	b.n	80157ca <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80157b2:	f107 0108 	add.w	r1, r7, #8
 80157b6:	2300      	movs	r3, #0
 80157b8:	697a      	ldr	r2, [r7, #20]
 80157ba:	68f8      	ldr	r0, [r7, #12]
 80157bc:	f000 faa0 	bl	8015d00 <xQueueGenericSend>
 80157c0:	4603      	mov	r3, r0
 80157c2:	2b01      	cmp	r3, #1
 80157c4:	d001      	beq.n	80157ca <osMessagePut+0x72>
      return osErrorOS;
 80157c6:	23ff      	movs	r3, #255	@ 0xff
 80157c8:	e000      	b.n	80157cc <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80157ca:	2300      	movs	r3, #0
}
 80157cc:	4618      	mov	r0, r3
 80157ce:	3718      	adds	r7, #24
 80157d0:	46bd      	mov	sp, r7
 80157d2:	bd80      	pop	{r7, pc}
 80157d4:	e000ed04 	.word	0xe000ed04

080157d8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80157d8:	b590      	push	{r4, r7, lr}
 80157da:	b08b      	sub	sp, #44	@ 0x2c
 80157dc:	af00      	add	r7, sp, #0
 80157de:	60f8      	str	r0, [r7, #12]
 80157e0:	60b9      	str	r1, [r7, #8]
 80157e2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80157e4:	68bb      	ldr	r3, [r7, #8]
 80157e6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80157e8:	2300      	movs	r3, #0
 80157ea:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80157ec:	68bb      	ldr	r3, [r7, #8]
 80157ee:	2b00      	cmp	r3, #0
 80157f0:	d10a      	bne.n	8015808 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80157f2:	2380      	movs	r3, #128	@ 0x80
 80157f4:	617b      	str	r3, [r7, #20]
    return event;
 80157f6:	68fb      	ldr	r3, [r7, #12]
 80157f8:	461c      	mov	r4, r3
 80157fa:	f107 0314 	add.w	r3, r7, #20
 80157fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015802:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015806:	e054      	b.n	80158b2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8015808:	2300      	movs	r3, #0
 801580a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 801580c:	2300      	movs	r3, #0
 801580e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015816:	d103      	bne.n	8015820 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8015818:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801581c:	627b      	str	r3, [r7, #36]	@ 0x24
 801581e:	e009      	b.n	8015834 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8015820:	687b      	ldr	r3, [r7, #4]
 8015822:	2b00      	cmp	r3, #0
 8015824:	d006      	beq.n	8015834 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8015826:	687b      	ldr	r3, [r7, #4]
 8015828:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 801582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801582c:	2b00      	cmp	r3, #0
 801582e:	d101      	bne.n	8015834 <osMessageGet+0x5c>
      ticks = 1;
 8015830:	2301      	movs	r3, #1
 8015832:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8015834:	f7ff fed3 	bl	80155de <inHandlerMode>
 8015838:	4603      	mov	r3, r0
 801583a:	2b00      	cmp	r3, #0
 801583c:	d01c      	beq.n	8015878 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 801583e:	f107 0220 	add.w	r2, r7, #32
 8015842:	f107 0314 	add.w	r3, r7, #20
 8015846:	3304      	adds	r3, #4
 8015848:	4619      	mov	r1, r3
 801584a:	68b8      	ldr	r0, [r7, #8]
 801584c:	f000 fcee 	bl	801622c <xQueueReceiveFromISR>
 8015850:	4603      	mov	r3, r0
 8015852:	2b01      	cmp	r3, #1
 8015854:	d102      	bne.n	801585c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8015856:	2310      	movs	r3, #16
 8015858:	617b      	str	r3, [r7, #20]
 801585a:	e001      	b.n	8015860 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 801585c:	2300      	movs	r3, #0
 801585e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8015860:	6a3b      	ldr	r3, [r7, #32]
 8015862:	2b00      	cmp	r3, #0
 8015864:	d01d      	beq.n	80158a2 <osMessageGet+0xca>
 8015866:	4b15      	ldr	r3, [pc, #84]	@ (80158bc <osMessageGet+0xe4>)
 8015868:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801586c:	601a      	str	r2, [r3, #0]
 801586e:	f3bf 8f4f 	dsb	sy
 8015872:	f3bf 8f6f 	isb	sy
 8015876:	e014      	b.n	80158a2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8015878:	f107 0314 	add.w	r3, r7, #20
 801587c:	3304      	adds	r3, #4
 801587e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015880:	4619      	mov	r1, r3
 8015882:	68b8      	ldr	r0, [r7, #8]
 8015884:	f000 fbea 	bl	801605c <xQueueReceive>
 8015888:	4603      	mov	r3, r0
 801588a:	2b01      	cmp	r3, #1
 801588c:	d102      	bne.n	8015894 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 801588e:	2310      	movs	r3, #16
 8015890:	617b      	str	r3, [r7, #20]
 8015892:	e006      	b.n	80158a2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8015894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015896:	2b00      	cmp	r3, #0
 8015898:	d101      	bne.n	801589e <osMessageGet+0xc6>
 801589a:	2300      	movs	r3, #0
 801589c:	e000      	b.n	80158a0 <osMessageGet+0xc8>
 801589e:	2340      	movs	r3, #64	@ 0x40
 80158a0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80158a2:	68fb      	ldr	r3, [r7, #12]
 80158a4:	461c      	mov	r4, r3
 80158a6:	f107 0314 	add.w	r3, r7, #20
 80158aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80158ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80158b2:	68f8      	ldr	r0, [r7, #12]
 80158b4:	372c      	adds	r7, #44	@ 0x2c
 80158b6:	46bd      	mov	sp, r7
 80158b8:	bd90      	pop	{r4, r7, pc}
 80158ba:	bf00      	nop
 80158bc:	e000ed04 	.word	0xe000ed04

080158c0 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 80158c0:	b580      	push	{r7, lr}
 80158c2:	b082      	sub	sp, #8
 80158c4:	af00      	add	r7, sp, #0
 80158c6:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80158c8:	f7ff fe89 	bl	80155de <inHandlerMode>
 80158cc:	4603      	mov	r3, r0
 80158ce:	2b00      	cmp	r3, #0
 80158d0:	d004      	beq.n	80158dc <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 80158d2:	6878      	ldr	r0, [r7, #4]
 80158d4:	f000 fd53 	bl	801637e <uxQueueMessagesWaitingFromISR>
 80158d8:	4603      	mov	r3, r0
 80158da:	e003      	b.n	80158e4 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 80158dc:	6878      	ldr	r0, [r7, #4]
 80158de:	f000 fd2d 	bl	801633c <uxQueueMessagesWaiting>
 80158e2:	4603      	mov	r3, r0
  }
}
 80158e4:	4618      	mov	r0, r3
 80158e6:	3708      	adds	r7, #8
 80158e8:	46bd      	mov	sp, r7
 80158ea:	bd80      	pop	{r7, pc}

080158ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80158ec:	b480      	push	{r7}
 80158ee:	b083      	sub	sp, #12
 80158f0:	af00      	add	r7, sp, #0
 80158f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80158f4:	687b      	ldr	r3, [r7, #4]
 80158f6:	f103 0208 	add.w	r2, r3, #8
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80158fe:	687b      	ldr	r3, [r7, #4]
 8015900:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015904:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015906:	687b      	ldr	r3, [r7, #4]
 8015908:	f103 0208 	add.w	r2, r3, #8
 801590c:	687b      	ldr	r3, [r7, #4]
 801590e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	f103 0208 	add.w	r2, r3, #8
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801591a:	687b      	ldr	r3, [r7, #4]
 801591c:	2200      	movs	r2, #0
 801591e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8015920:	bf00      	nop
 8015922:	370c      	adds	r7, #12
 8015924:	46bd      	mov	sp, r7
 8015926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801592a:	4770      	bx	lr

0801592c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801592c:	b480      	push	{r7}
 801592e:	b083      	sub	sp, #12
 8015930:	af00      	add	r7, sp, #0
 8015932:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	2200      	movs	r2, #0
 8015938:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801593a:	bf00      	nop
 801593c:	370c      	adds	r7, #12
 801593e:	46bd      	mov	sp, r7
 8015940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015944:	4770      	bx	lr

08015946 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015946:	b480      	push	{r7}
 8015948:	b085      	sub	sp, #20
 801594a:	af00      	add	r7, sp, #0
 801594c:	6078      	str	r0, [r7, #4]
 801594e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	685b      	ldr	r3, [r3, #4]
 8015954:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8015956:	683b      	ldr	r3, [r7, #0]
 8015958:	68fa      	ldr	r2, [r7, #12]
 801595a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801595c:	68fb      	ldr	r3, [r7, #12]
 801595e:	689a      	ldr	r2, [r3, #8]
 8015960:	683b      	ldr	r3, [r7, #0]
 8015962:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8015964:	68fb      	ldr	r3, [r7, #12]
 8015966:	689b      	ldr	r3, [r3, #8]
 8015968:	683a      	ldr	r2, [r7, #0]
 801596a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801596c:	68fb      	ldr	r3, [r7, #12]
 801596e:	683a      	ldr	r2, [r7, #0]
 8015970:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8015972:	683b      	ldr	r3, [r7, #0]
 8015974:	687a      	ldr	r2, [r7, #4]
 8015976:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	681b      	ldr	r3, [r3, #0]
 801597c:	1c5a      	adds	r2, r3, #1
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	601a      	str	r2, [r3, #0]
}
 8015982:	bf00      	nop
 8015984:	3714      	adds	r7, #20
 8015986:	46bd      	mov	sp, r7
 8015988:	f85d 7b04 	ldr.w	r7, [sp], #4
 801598c:	4770      	bx	lr

0801598e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801598e:	b480      	push	{r7}
 8015990:	b085      	sub	sp, #20
 8015992:	af00      	add	r7, sp, #0
 8015994:	6078      	str	r0, [r7, #4]
 8015996:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8015998:	683b      	ldr	r3, [r7, #0]
 801599a:	681b      	ldr	r3, [r3, #0]
 801599c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801599e:	68bb      	ldr	r3, [r7, #8]
 80159a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80159a4:	d103      	bne.n	80159ae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	691b      	ldr	r3, [r3, #16]
 80159aa:	60fb      	str	r3, [r7, #12]
 80159ac:	e00c      	b.n	80159c8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80159ae:	687b      	ldr	r3, [r7, #4]
 80159b0:	3308      	adds	r3, #8
 80159b2:	60fb      	str	r3, [r7, #12]
 80159b4:	e002      	b.n	80159bc <vListInsert+0x2e>
 80159b6:	68fb      	ldr	r3, [r7, #12]
 80159b8:	685b      	ldr	r3, [r3, #4]
 80159ba:	60fb      	str	r3, [r7, #12]
 80159bc:	68fb      	ldr	r3, [r7, #12]
 80159be:	685b      	ldr	r3, [r3, #4]
 80159c0:	681b      	ldr	r3, [r3, #0]
 80159c2:	68ba      	ldr	r2, [r7, #8]
 80159c4:	429a      	cmp	r2, r3
 80159c6:	d2f6      	bcs.n	80159b6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80159c8:	68fb      	ldr	r3, [r7, #12]
 80159ca:	685a      	ldr	r2, [r3, #4]
 80159cc:	683b      	ldr	r3, [r7, #0]
 80159ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80159d0:	683b      	ldr	r3, [r7, #0]
 80159d2:	685b      	ldr	r3, [r3, #4]
 80159d4:	683a      	ldr	r2, [r7, #0]
 80159d6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80159d8:	683b      	ldr	r3, [r7, #0]
 80159da:	68fa      	ldr	r2, [r7, #12]
 80159dc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80159de:	68fb      	ldr	r3, [r7, #12]
 80159e0:	683a      	ldr	r2, [r7, #0]
 80159e2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80159e4:	683b      	ldr	r3, [r7, #0]
 80159e6:	687a      	ldr	r2, [r7, #4]
 80159e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	681b      	ldr	r3, [r3, #0]
 80159ee:	1c5a      	adds	r2, r3, #1
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	601a      	str	r2, [r3, #0]
}
 80159f4:	bf00      	nop
 80159f6:	3714      	adds	r7, #20
 80159f8:	46bd      	mov	sp, r7
 80159fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159fe:	4770      	bx	lr

08015a00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8015a00:	b480      	push	{r7}
 8015a02:	b085      	sub	sp, #20
 8015a04:	af00      	add	r7, sp, #0
 8015a06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8015a08:	687b      	ldr	r3, [r7, #4]
 8015a0a:	691b      	ldr	r3, [r3, #16]
 8015a0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8015a0e:	687b      	ldr	r3, [r7, #4]
 8015a10:	685b      	ldr	r3, [r3, #4]
 8015a12:	687a      	ldr	r2, [r7, #4]
 8015a14:	6892      	ldr	r2, [r2, #8]
 8015a16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8015a18:	687b      	ldr	r3, [r7, #4]
 8015a1a:	689b      	ldr	r3, [r3, #8]
 8015a1c:	687a      	ldr	r2, [r7, #4]
 8015a1e:	6852      	ldr	r2, [r2, #4]
 8015a20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8015a22:	68fb      	ldr	r3, [r7, #12]
 8015a24:	685b      	ldr	r3, [r3, #4]
 8015a26:	687a      	ldr	r2, [r7, #4]
 8015a28:	429a      	cmp	r2, r3
 8015a2a:	d103      	bne.n	8015a34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8015a2c:	687b      	ldr	r3, [r7, #4]
 8015a2e:	689a      	ldr	r2, [r3, #8]
 8015a30:	68fb      	ldr	r3, [r7, #12]
 8015a32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	2200      	movs	r2, #0
 8015a38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8015a3a:	68fb      	ldr	r3, [r7, #12]
 8015a3c:	681b      	ldr	r3, [r3, #0]
 8015a3e:	1e5a      	subs	r2, r3, #1
 8015a40:	68fb      	ldr	r3, [r7, #12]
 8015a42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015a44:	68fb      	ldr	r3, [r7, #12]
 8015a46:	681b      	ldr	r3, [r3, #0]
}
 8015a48:	4618      	mov	r0, r3
 8015a4a:	3714      	adds	r7, #20
 8015a4c:	46bd      	mov	sp, r7
 8015a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a52:	4770      	bx	lr

08015a54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015a54:	b580      	push	{r7, lr}
 8015a56:	b084      	sub	sp, #16
 8015a58:	af00      	add	r7, sp, #0
 8015a5a:	6078      	str	r0, [r7, #4]
 8015a5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8015a5e:	687b      	ldr	r3, [r7, #4]
 8015a60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015a62:	68fb      	ldr	r3, [r7, #12]
 8015a64:	2b00      	cmp	r3, #0
 8015a66:	d10d      	bne.n	8015a84 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8015a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a6c:	b672      	cpsid	i
 8015a6e:	f383 8811 	msr	BASEPRI, r3
 8015a72:	f3bf 8f6f 	isb	sy
 8015a76:	f3bf 8f4f 	dsb	sy
 8015a7a:	b662      	cpsie	i
 8015a7c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8015a7e:	bf00      	nop
 8015a80:	bf00      	nop
 8015a82:	e7fd      	b.n	8015a80 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8015a84:	f001 fe12 	bl	80176ac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015a88:	68fb      	ldr	r3, [r7, #12]
 8015a8a:	681a      	ldr	r2, [r3, #0]
 8015a8c:	68fb      	ldr	r3, [r7, #12]
 8015a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015a90:	68f9      	ldr	r1, [r7, #12]
 8015a92:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015a94:	fb01 f303 	mul.w	r3, r1, r3
 8015a98:	441a      	add	r2, r3
 8015a9a:	68fb      	ldr	r3, [r7, #12]
 8015a9c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8015a9e:	68fb      	ldr	r3, [r7, #12]
 8015aa0:	2200      	movs	r2, #0
 8015aa2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015aa4:	68fb      	ldr	r3, [r7, #12]
 8015aa6:	681a      	ldr	r2, [r3, #0]
 8015aa8:	68fb      	ldr	r3, [r7, #12]
 8015aaa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015aac:	68fb      	ldr	r3, [r7, #12]
 8015aae:	681a      	ldr	r2, [r3, #0]
 8015ab0:	68fb      	ldr	r3, [r7, #12]
 8015ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015ab4:	3b01      	subs	r3, #1
 8015ab6:	68f9      	ldr	r1, [r7, #12]
 8015ab8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015aba:	fb01 f303 	mul.w	r3, r1, r3
 8015abe:	441a      	add	r2, r3
 8015ac0:	68fb      	ldr	r3, [r7, #12]
 8015ac2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8015ac4:	68fb      	ldr	r3, [r7, #12]
 8015ac6:	22ff      	movs	r2, #255	@ 0xff
 8015ac8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8015acc:	68fb      	ldr	r3, [r7, #12]
 8015ace:	22ff      	movs	r2, #255	@ 0xff
 8015ad0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8015ad4:	683b      	ldr	r3, [r7, #0]
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d114      	bne.n	8015b04 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015ada:	68fb      	ldr	r3, [r7, #12]
 8015adc:	691b      	ldr	r3, [r3, #16]
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	d01a      	beq.n	8015b18 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015ae2:	68fb      	ldr	r3, [r7, #12]
 8015ae4:	3310      	adds	r3, #16
 8015ae6:	4618      	mov	r0, r3
 8015ae8:	f001 f9fa 	bl	8016ee0 <xTaskRemoveFromEventList>
 8015aec:	4603      	mov	r3, r0
 8015aee:	2b00      	cmp	r3, #0
 8015af0:	d012      	beq.n	8015b18 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8015af2:	4b0d      	ldr	r3, [pc, #52]	@ (8015b28 <xQueueGenericReset+0xd4>)
 8015af4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015af8:	601a      	str	r2, [r3, #0]
 8015afa:	f3bf 8f4f 	dsb	sy
 8015afe:	f3bf 8f6f 	isb	sy
 8015b02:	e009      	b.n	8015b18 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8015b04:	68fb      	ldr	r3, [r7, #12]
 8015b06:	3310      	adds	r3, #16
 8015b08:	4618      	mov	r0, r3
 8015b0a:	f7ff feef 	bl	80158ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8015b0e:	68fb      	ldr	r3, [r7, #12]
 8015b10:	3324      	adds	r3, #36	@ 0x24
 8015b12:	4618      	mov	r0, r3
 8015b14:	f7ff feea 	bl	80158ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8015b18:	f001 fdfe 	bl	8017718 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8015b1c:	2301      	movs	r3, #1
}
 8015b1e:	4618      	mov	r0, r3
 8015b20:	3710      	adds	r7, #16
 8015b22:	46bd      	mov	sp, r7
 8015b24:	bd80      	pop	{r7, pc}
 8015b26:	bf00      	nop
 8015b28:	e000ed04 	.word	0xe000ed04

08015b2c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8015b2c:	b580      	push	{r7, lr}
 8015b2e:	b08e      	sub	sp, #56	@ 0x38
 8015b30:	af02      	add	r7, sp, #8
 8015b32:	60f8      	str	r0, [r7, #12]
 8015b34:	60b9      	str	r1, [r7, #8]
 8015b36:	607a      	str	r2, [r7, #4]
 8015b38:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015b3a:	68fb      	ldr	r3, [r7, #12]
 8015b3c:	2b00      	cmp	r3, #0
 8015b3e:	d10d      	bne.n	8015b5c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8015b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b44:	b672      	cpsid	i
 8015b46:	f383 8811 	msr	BASEPRI, r3
 8015b4a:	f3bf 8f6f 	isb	sy
 8015b4e:	f3bf 8f4f 	dsb	sy
 8015b52:	b662      	cpsie	i
 8015b54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015b56:	bf00      	nop
 8015b58:	bf00      	nop
 8015b5a:	e7fd      	b.n	8015b58 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015b5c:	683b      	ldr	r3, [r7, #0]
 8015b5e:	2b00      	cmp	r3, #0
 8015b60:	d10d      	bne.n	8015b7e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8015b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b66:	b672      	cpsid	i
 8015b68:	f383 8811 	msr	BASEPRI, r3
 8015b6c:	f3bf 8f6f 	isb	sy
 8015b70:	f3bf 8f4f 	dsb	sy
 8015b74:	b662      	cpsie	i
 8015b76:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015b78:	bf00      	nop
 8015b7a:	bf00      	nop
 8015b7c:	e7fd      	b.n	8015b7a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	2b00      	cmp	r3, #0
 8015b82:	d002      	beq.n	8015b8a <xQueueGenericCreateStatic+0x5e>
 8015b84:	68bb      	ldr	r3, [r7, #8]
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d001      	beq.n	8015b8e <xQueueGenericCreateStatic+0x62>
 8015b8a:	2301      	movs	r3, #1
 8015b8c:	e000      	b.n	8015b90 <xQueueGenericCreateStatic+0x64>
 8015b8e:	2300      	movs	r3, #0
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	d10d      	bne.n	8015bb0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8015b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b98:	b672      	cpsid	i
 8015b9a:	f383 8811 	msr	BASEPRI, r3
 8015b9e:	f3bf 8f6f 	isb	sy
 8015ba2:	f3bf 8f4f 	dsb	sy
 8015ba6:	b662      	cpsie	i
 8015ba8:	623b      	str	r3, [r7, #32]
}
 8015baa:	bf00      	nop
 8015bac:	bf00      	nop
 8015bae:	e7fd      	b.n	8015bac <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d102      	bne.n	8015bbc <xQueueGenericCreateStatic+0x90>
 8015bb6:	68bb      	ldr	r3, [r7, #8]
 8015bb8:	2b00      	cmp	r3, #0
 8015bba:	d101      	bne.n	8015bc0 <xQueueGenericCreateStatic+0x94>
 8015bbc:	2301      	movs	r3, #1
 8015bbe:	e000      	b.n	8015bc2 <xQueueGenericCreateStatic+0x96>
 8015bc0:	2300      	movs	r3, #0
 8015bc2:	2b00      	cmp	r3, #0
 8015bc4:	d10d      	bne.n	8015be2 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8015bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bca:	b672      	cpsid	i
 8015bcc:	f383 8811 	msr	BASEPRI, r3
 8015bd0:	f3bf 8f6f 	isb	sy
 8015bd4:	f3bf 8f4f 	dsb	sy
 8015bd8:	b662      	cpsie	i
 8015bda:	61fb      	str	r3, [r7, #28]
}
 8015bdc:	bf00      	nop
 8015bde:	bf00      	nop
 8015be0:	e7fd      	b.n	8015bde <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8015be2:	2348      	movs	r3, #72	@ 0x48
 8015be4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8015be6:	697b      	ldr	r3, [r7, #20]
 8015be8:	2b48      	cmp	r3, #72	@ 0x48
 8015bea:	d00d      	beq.n	8015c08 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8015bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bf0:	b672      	cpsid	i
 8015bf2:	f383 8811 	msr	BASEPRI, r3
 8015bf6:	f3bf 8f6f 	isb	sy
 8015bfa:	f3bf 8f4f 	dsb	sy
 8015bfe:	b662      	cpsie	i
 8015c00:	61bb      	str	r3, [r7, #24]
}
 8015c02:	bf00      	nop
 8015c04:	bf00      	nop
 8015c06:	e7fd      	b.n	8015c04 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8015c08:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015c0a:	683b      	ldr	r3, [r7, #0]
 8015c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8015c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	d00d      	beq.n	8015c30 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8015c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c16:	2201      	movs	r2, #1
 8015c18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015c1c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8015c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c22:	9300      	str	r3, [sp, #0]
 8015c24:	4613      	mov	r3, r2
 8015c26:	687a      	ldr	r2, [r7, #4]
 8015c28:	68b9      	ldr	r1, [r7, #8]
 8015c2a:	68f8      	ldr	r0, [r7, #12]
 8015c2c:	f000 f848 	bl	8015cc0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8015c32:	4618      	mov	r0, r3
 8015c34:	3730      	adds	r7, #48	@ 0x30
 8015c36:	46bd      	mov	sp, r7
 8015c38:	bd80      	pop	{r7, pc}

08015c3a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015c3a:	b580      	push	{r7, lr}
 8015c3c:	b08a      	sub	sp, #40	@ 0x28
 8015c3e:	af02      	add	r7, sp, #8
 8015c40:	60f8      	str	r0, [r7, #12]
 8015c42:	60b9      	str	r1, [r7, #8]
 8015c44:	4613      	mov	r3, r2
 8015c46:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015c48:	68fb      	ldr	r3, [r7, #12]
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d10d      	bne.n	8015c6a <xQueueGenericCreate+0x30>
	__asm volatile
 8015c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c52:	b672      	cpsid	i
 8015c54:	f383 8811 	msr	BASEPRI, r3
 8015c58:	f3bf 8f6f 	isb	sy
 8015c5c:	f3bf 8f4f 	dsb	sy
 8015c60:	b662      	cpsie	i
 8015c62:	613b      	str	r3, [r7, #16]
}
 8015c64:	bf00      	nop
 8015c66:	bf00      	nop
 8015c68:	e7fd      	b.n	8015c66 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8015c6a:	68bb      	ldr	r3, [r7, #8]
 8015c6c:	2b00      	cmp	r3, #0
 8015c6e:	d102      	bne.n	8015c76 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8015c70:	2300      	movs	r3, #0
 8015c72:	61fb      	str	r3, [r7, #28]
 8015c74:	e004      	b.n	8015c80 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015c76:	68fb      	ldr	r3, [r7, #12]
 8015c78:	68ba      	ldr	r2, [r7, #8]
 8015c7a:	fb02 f303 	mul.w	r3, r2, r3
 8015c7e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015c80:	69fb      	ldr	r3, [r7, #28]
 8015c82:	3348      	adds	r3, #72	@ 0x48
 8015c84:	4618      	mov	r0, r3
 8015c86:	f001 fe3f 	bl	8017908 <pvPortMalloc>
 8015c8a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015c8c:	69bb      	ldr	r3, [r7, #24]
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	d011      	beq.n	8015cb6 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8015c92:	69bb      	ldr	r3, [r7, #24]
 8015c94:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015c96:	697b      	ldr	r3, [r7, #20]
 8015c98:	3348      	adds	r3, #72	@ 0x48
 8015c9a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015c9c:	69bb      	ldr	r3, [r7, #24]
 8015c9e:	2200      	movs	r2, #0
 8015ca0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015ca4:	79fa      	ldrb	r2, [r7, #7]
 8015ca6:	69bb      	ldr	r3, [r7, #24]
 8015ca8:	9300      	str	r3, [sp, #0]
 8015caa:	4613      	mov	r3, r2
 8015cac:	697a      	ldr	r2, [r7, #20]
 8015cae:	68b9      	ldr	r1, [r7, #8]
 8015cb0:	68f8      	ldr	r0, [r7, #12]
 8015cb2:	f000 f805 	bl	8015cc0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015cb6:	69bb      	ldr	r3, [r7, #24]
	}
 8015cb8:	4618      	mov	r0, r3
 8015cba:	3720      	adds	r7, #32
 8015cbc:	46bd      	mov	sp, r7
 8015cbe:	bd80      	pop	{r7, pc}

08015cc0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8015cc0:	b580      	push	{r7, lr}
 8015cc2:	b084      	sub	sp, #16
 8015cc4:	af00      	add	r7, sp, #0
 8015cc6:	60f8      	str	r0, [r7, #12]
 8015cc8:	60b9      	str	r1, [r7, #8]
 8015cca:	607a      	str	r2, [r7, #4]
 8015ccc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8015cce:	68bb      	ldr	r3, [r7, #8]
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d103      	bne.n	8015cdc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015cd4:	69bb      	ldr	r3, [r7, #24]
 8015cd6:	69ba      	ldr	r2, [r7, #24]
 8015cd8:	601a      	str	r2, [r3, #0]
 8015cda:	e002      	b.n	8015ce2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8015cdc:	69bb      	ldr	r3, [r7, #24]
 8015cde:	687a      	ldr	r2, [r7, #4]
 8015ce0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8015ce2:	69bb      	ldr	r3, [r7, #24]
 8015ce4:	68fa      	ldr	r2, [r7, #12]
 8015ce6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8015ce8:	69bb      	ldr	r3, [r7, #24]
 8015cea:	68ba      	ldr	r2, [r7, #8]
 8015cec:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015cee:	2101      	movs	r1, #1
 8015cf0:	69b8      	ldr	r0, [r7, #24]
 8015cf2:	f7ff feaf 	bl	8015a54 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8015cf6:	bf00      	nop
 8015cf8:	3710      	adds	r7, #16
 8015cfa:	46bd      	mov	sp, r7
 8015cfc:	bd80      	pop	{r7, pc}
	...

08015d00 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8015d00:	b580      	push	{r7, lr}
 8015d02:	b08e      	sub	sp, #56	@ 0x38
 8015d04:	af00      	add	r7, sp, #0
 8015d06:	60f8      	str	r0, [r7, #12]
 8015d08:	60b9      	str	r1, [r7, #8]
 8015d0a:	607a      	str	r2, [r7, #4]
 8015d0c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8015d0e:	2300      	movs	r3, #0
 8015d10:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015d12:	68fb      	ldr	r3, [r7, #12]
 8015d14:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d10d      	bne.n	8015d38 <xQueueGenericSend+0x38>
	__asm volatile
 8015d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d20:	b672      	cpsid	i
 8015d22:	f383 8811 	msr	BASEPRI, r3
 8015d26:	f3bf 8f6f 	isb	sy
 8015d2a:	f3bf 8f4f 	dsb	sy
 8015d2e:	b662      	cpsie	i
 8015d30:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015d32:	bf00      	nop
 8015d34:	bf00      	nop
 8015d36:	e7fd      	b.n	8015d34 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015d38:	68bb      	ldr	r3, [r7, #8]
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d103      	bne.n	8015d46 <xQueueGenericSend+0x46>
 8015d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d42:	2b00      	cmp	r3, #0
 8015d44:	d101      	bne.n	8015d4a <xQueueGenericSend+0x4a>
 8015d46:	2301      	movs	r3, #1
 8015d48:	e000      	b.n	8015d4c <xQueueGenericSend+0x4c>
 8015d4a:	2300      	movs	r3, #0
 8015d4c:	2b00      	cmp	r3, #0
 8015d4e:	d10d      	bne.n	8015d6c <xQueueGenericSend+0x6c>
	__asm volatile
 8015d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d54:	b672      	cpsid	i
 8015d56:	f383 8811 	msr	BASEPRI, r3
 8015d5a:	f3bf 8f6f 	isb	sy
 8015d5e:	f3bf 8f4f 	dsb	sy
 8015d62:	b662      	cpsie	i
 8015d64:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015d66:	bf00      	nop
 8015d68:	bf00      	nop
 8015d6a:	e7fd      	b.n	8015d68 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015d6c:	683b      	ldr	r3, [r7, #0]
 8015d6e:	2b02      	cmp	r3, #2
 8015d70:	d103      	bne.n	8015d7a <xQueueGenericSend+0x7a>
 8015d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015d76:	2b01      	cmp	r3, #1
 8015d78:	d101      	bne.n	8015d7e <xQueueGenericSend+0x7e>
 8015d7a:	2301      	movs	r3, #1
 8015d7c:	e000      	b.n	8015d80 <xQueueGenericSend+0x80>
 8015d7e:	2300      	movs	r3, #0
 8015d80:	2b00      	cmp	r3, #0
 8015d82:	d10d      	bne.n	8015da0 <xQueueGenericSend+0xa0>
	__asm volatile
 8015d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d88:	b672      	cpsid	i
 8015d8a:	f383 8811 	msr	BASEPRI, r3
 8015d8e:	f3bf 8f6f 	isb	sy
 8015d92:	f3bf 8f4f 	dsb	sy
 8015d96:	b662      	cpsie	i
 8015d98:	623b      	str	r3, [r7, #32]
}
 8015d9a:	bf00      	nop
 8015d9c:	bf00      	nop
 8015d9e:	e7fd      	b.n	8015d9c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015da0:	f001 fa68 	bl	8017274 <xTaskGetSchedulerState>
 8015da4:	4603      	mov	r3, r0
 8015da6:	2b00      	cmp	r3, #0
 8015da8:	d102      	bne.n	8015db0 <xQueueGenericSend+0xb0>
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	2b00      	cmp	r3, #0
 8015dae:	d101      	bne.n	8015db4 <xQueueGenericSend+0xb4>
 8015db0:	2301      	movs	r3, #1
 8015db2:	e000      	b.n	8015db6 <xQueueGenericSend+0xb6>
 8015db4:	2300      	movs	r3, #0
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	d10d      	bne.n	8015dd6 <xQueueGenericSend+0xd6>
	__asm volatile
 8015dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015dbe:	b672      	cpsid	i
 8015dc0:	f383 8811 	msr	BASEPRI, r3
 8015dc4:	f3bf 8f6f 	isb	sy
 8015dc8:	f3bf 8f4f 	dsb	sy
 8015dcc:	b662      	cpsie	i
 8015dce:	61fb      	str	r3, [r7, #28]
}
 8015dd0:	bf00      	nop
 8015dd2:	bf00      	nop
 8015dd4:	e7fd      	b.n	8015dd2 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015dd6:	f001 fc69 	bl	80176ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ddc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015de2:	429a      	cmp	r2, r3
 8015de4:	d302      	bcc.n	8015dec <xQueueGenericSend+0xec>
 8015de6:	683b      	ldr	r3, [r7, #0]
 8015de8:	2b02      	cmp	r3, #2
 8015dea:	d129      	bne.n	8015e40 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015dec:	683a      	ldr	r2, [r7, #0]
 8015dee:	68b9      	ldr	r1, [r7, #8]
 8015df0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015df2:	f000 fae5 	bl	80163c0 <prvCopyDataToQueue>
 8015df6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015dfc:	2b00      	cmp	r3, #0
 8015dfe:	d010      	beq.n	8015e22 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e02:	3324      	adds	r3, #36	@ 0x24
 8015e04:	4618      	mov	r0, r3
 8015e06:	f001 f86b 	bl	8016ee0 <xTaskRemoveFromEventList>
 8015e0a:	4603      	mov	r3, r0
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	d013      	beq.n	8015e38 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8015e10:	4b3f      	ldr	r3, [pc, #252]	@ (8015f10 <xQueueGenericSend+0x210>)
 8015e12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015e16:	601a      	str	r2, [r3, #0]
 8015e18:	f3bf 8f4f 	dsb	sy
 8015e1c:	f3bf 8f6f 	isb	sy
 8015e20:	e00a      	b.n	8015e38 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8015e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e24:	2b00      	cmp	r3, #0
 8015e26:	d007      	beq.n	8015e38 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8015e28:	4b39      	ldr	r3, [pc, #228]	@ (8015f10 <xQueueGenericSend+0x210>)
 8015e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015e2e:	601a      	str	r2, [r3, #0]
 8015e30:	f3bf 8f4f 	dsb	sy
 8015e34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8015e38:	f001 fc6e 	bl	8017718 <vPortExitCritical>
				return pdPASS;
 8015e3c:	2301      	movs	r3, #1
 8015e3e:	e063      	b.n	8015f08 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	d103      	bne.n	8015e4e <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015e46:	f001 fc67 	bl	8017718 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8015e4a:	2300      	movs	r3, #0
 8015e4c:	e05c      	b.n	8015f08 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	d106      	bne.n	8015e62 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015e54:	f107 0314 	add.w	r3, r7, #20
 8015e58:	4618      	mov	r0, r3
 8015e5a:	f001 f8a7 	bl	8016fac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015e5e:	2301      	movs	r3, #1
 8015e60:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015e62:	f001 fc59 	bl	8017718 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015e66:	f000 fe03 	bl	8016a70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015e6a:	f001 fc1f 	bl	80176ac <vPortEnterCritical>
 8015e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015e74:	b25b      	sxtb	r3, r3
 8015e76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015e7a:	d103      	bne.n	8015e84 <xQueueGenericSend+0x184>
 8015e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e7e:	2200      	movs	r2, #0
 8015e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015e8a:	b25b      	sxtb	r3, r3
 8015e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015e90:	d103      	bne.n	8015e9a <xQueueGenericSend+0x19a>
 8015e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e94:	2200      	movs	r2, #0
 8015e96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015e9a:	f001 fc3d 	bl	8017718 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015e9e:	1d3a      	adds	r2, r7, #4
 8015ea0:	f107 0314 	add.w	r3, r7, #20
 8015ea4:	4611      	mov	r1, r2
 8015ea6:	4618      	mov	r0, r3
 8015ea8:	f001 f896 	bl	8016fd8 <xTaskCheckForTimeOut>
 8015eac:	4603      	mov	r3, r0
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d124      	bne.n	8015efc <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8015eb2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015eb4:	f000 fb7c 	bl	80165b0 <prvIsQueueFull>
 8015eb8:	4603      	mov	r3, r0
 8015eba:	2b00      	cmp	r3, #0
 8015ebc:	d018      	beq.n	8015ef0 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8015ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ec0:	3310      	adds	r3, #16
 8015ec2:	687a      	ldr	r2, [r7, #4]
 8015ec4:	4611      	mov	r1, r2
 8015ec6:	4618      	mov	r0, r3
 8015ec8:	f000 ffe2 	bl	8016e90 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8015ecc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015ece:	f000 fb07 	bl	80164e0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8015ed2:	f000 fddb 	bl	8016a8c <xTaskResumeAll>
 8015ed6:	4603      	mov	r3, r0
 8015ed8:	2b00      	cmp	r3, #0
 8015eda:	f47f af7c 	bne.w	8015dd6 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8015ede:	4b0c      	ldr	r3, [pc, #48]	@ (8015f10 <xQueueGenericSend+0x210>)
 8015ee0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015ee4:	601a      	str	r2, [r3, #0]
 8015ee6:	f3bf 8f4f 	dsb	sy
 8015eea:	f3bf 8f6f 	isb	sy
 8015eee:	e772      	b.n	8015dd6 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015ef0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015ef2:	f000 faf5 	bl	80164e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015ef6:	f000 fdc9 	bl	8016a8c <xTaskResumeAll>
 8015efa:	e76c      	b.n	8015dd6 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8015efc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015efe:	f000 faef 	bl	80164e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015f02:	f000 fdc3 	bl	8016a8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8015f06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8015f08:	4618      	mov	r0, r3
 8015f0a:	3738      	adds	r7, #56	@ 0x38
 8015f0c:	46bd      	mov	sp, r7
 8015f0e:	bd80      	pop	{r7, pc}
 8015f10:	e000ed04 	.word	0xe000ed04

08015f14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8015f14:	b580      	push	{r7, lr}
 8015f16:	b08e      	sub	sp, #56	@ 0x38
 8015f18:	af00      	add	r7, sp, #0
 8015f1a:	60f8      	str	r0, [r7, #12]
 8015f1c:	60b9      	str	r1, [r7, #8]
 8015f1e:	607a      	str	r2, [r7, #4]
 8015f20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015f22:	68fb      	ldr	r3, [r7, #12]
 8015f24:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f28:	2b00      	cmp	r3, #0
 8015f2a:	d10d      	bne.n	8015f48 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8015f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f30:	b672      	cpsid	i
 8015f32:	f383 8811 	msr	BASEPRI, r3
 8015f36:	f3bf 8f6f 	isb	sy
 8015f3a:	f3bf 8f4f 	dsb	sy
 8015f3e:	b662      	cpsie	i
 8015f40:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015f42:	bf00      	nop
 8015f44:	bf00      	nop
 8015f46:	e7fd      	b.n	8015f44 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015f48:	68bb      	ldr	r3, [r7, #8]
 8015f4a:	2b00      	cmp	r3, #0
 8015f4c:	d103      	bne.n	8015f56 <xQueueGenericSendFromISR+0x42>
 8015f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015f52:	2b00      	cmp	r3, #0
 8015f54:	d101      	bne.n	8015f5a <xQueueGenericSendFromISR+0x46>
 8015f56:	2301      	movs	r3, #1
 8015f58:	e000      	b.n	8015f5c <xQueueGenericSendFromISR+0x48>
 8015f5a:	2300      	movs	r3, #0
 8015f5c:	2b00      	cmp	r3, #0
 8015f5e:	d10d      	bne.n	8015f7c <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8015f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f64:	b672      	cpsid	i
 8015f66:	f383 8811 	msr	BASEPRI, r3
 8015f6a:	f3bf 8f6f 	isb	sy
 8015f6e:	f3bf 8f4f 	dsb	sy
 8015f72:	b662      	cpsie	i
 8015f74:	623b      	str	r3, [r7, #32]
}
 8015f76:	bf00      	nop
 8015f78:	bf00      	nop
 8015f7a:	e7fd      	b.n	8015f78 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015f7c:	683b      	ldr	r3, [r7, #0]
 8015f7e:	2b02      	cmp	r3, #2
 8015f80:	d103      	bne.n	8015f8a <xQueueGenericSendFromISR+0x76>
 8015f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015f86:	2b01      	cmp	r3, #1
 8015f88:	d101      	bne.n	8015f8e <xQueueGenericSendFromISR+0x7a>
 8015f8a:	2301      	movs	r3, #1
 8015f8c:	e000      	b.n	8015f90 <xQueueGenericSendFromISR+0x7c>
 8015f8e:	2300      	movs	r3, #0
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d10d      	bne.n	8015fb0 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8015f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f98:	b672      	cpsid	i
 8015f9a:	f383 8811 	msr	BASEPRI, r3
 8015f9e:	f3bf 8f6f 	isb	sy
 8015fa2:	f3bf 8f4f 	dsb	sy
 8015fa6:	b662      	cpsie	i
 8015fa8:	61fb      	str	r3, [r7, #28]
}
 8015faa:	bf00      	nop
 8015fac:	bf00      	nop
 8015fae:	e7fd      	b.n	8015fac <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015fb0:	f001 fc64 	bl	801787c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8015fb4:	f3ef 8211 	mrs	r2, BASEPRI
 8015fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fbc:	b672      	cpsid	i
 8015fbe:	f383 8811 	msr	BASEPRI, r3
 8015fc2:	f3bf 8f6f 	isb	sy
 8015fc6:	f3bf 8f4f 	dsb	sy
 8015fca:	b662      	cpsie	i
 8015fcc:	61ba      	str	r2, [r7, #24]
 8015fce:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8015fd0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015fdc:	429a      	cmp	r2, r3
 8015fde:	d302      	bcc.n	8015fe6 <xQueueGenericSendFromISR+0xd2>
 8015fe0:	683b      	ldr	r3, [r7, #0]
 8015fe2:	2b02      	cmp	r3, #2
 8015fe4:	d12c      	bne.n	8016040 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8015fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fe8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015fec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015ff0:	683a      	ldr	r2, [r7, #0]
 8015ff2:	68b9      	ldr	r1, [r7, #8]
 8015ff4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015ff6:	f000 f9e3 	bl	80163c0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8015ffa:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8015ffe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016002:	d112      	bne.n	801602a <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016008:	2b00      	cmp	r3, #0
 801600a:	d016      	beq.n	801603a <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801600c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801600e:	3324      	adds	r3, #36	@ 0x24
 8016010:	4618      	mov	r0, r3
 8016012:	f000 ff65 	bl	8016ee0 <xTaskRemoveFromEventList>
 8016016:	4603      	mov	r3, r0
 8016018:	2b00      	cmp	r3, #0
 801601a:	d00e      	beq.n	801603a <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801601c:	687b      	ldr	r3, [r7, #4]
 801601e:	2b00      	cmp	r3, #0
 8016020:	d00b      	beq.n	801603a <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	2201      	movs	r2, #1
 8016026:	601a      	str	r2, [r3, #0]
 8016028:	e007      	b.n	801603a <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801602a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801602e:	3301      	adds	r3, #1
 8016030:	b2db      	uxtb	r3, r3
 8016032:	b25a      	sxtb	r2, r3
 8016034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016036:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801603a:	2301      	movs	r3, #1
 801603c:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 801603e:	e001      	b.n	8016044 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016040:	2300      	movs	r3, #0
 8016042:	637b      	str	r3, [r7, #52]	@ 0x34
 8016044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016046:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016048:	693b      	ldr	r3, [r7, #16]
 801604a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801604e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8016052:	4618      	mov	r0, r3
 8016054:	3738      	adds	r7, #56	@ 0x38
 8016056:	46bd      	mov	sp, r7
 8016058:	bd80      	pop	{r7, pc}
	...

0801605c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 801605c:	b580      	push	{r7, lr}
 801605e:	b08c      	sub	sp, #48	@ 0x30
 8016060:	af00      	add	r7, sp, #0
 8016062:	60f8      	str	r0, [r7, #12]
 8016064:	60b9      	str	r1, [r7, #8]
 8016066:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8016068:	2300      	movs	r3, #0
 801606a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801606c:	68fb      	ldr	r3, [r7, #12]
 801606e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016072:	2b00      	cmp	r3, #0
 8016074:	d10d      	bne.n	8016092 <xQueueReceive+0x36>
	__asm volatile
 8016076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801607a:	b672      	cpsid	i
 801607c:	f383 8811 	msr	BASEPRI, r3
 8016080:	f3bf 8f6f 	isb	sy
 8016084:	f3bf 8f4f 	dsb	sy
 8016088:	b662      	cpsie	i
 801608a:	623b      	str	r3, [r7, #32]
}
 801608c:	bf00      	nop
 801608e:	bf00      	nop
 8016090:	e7fd      	b.n	801608e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016092:	68bb      	ldr	r3, [r7, #8]
 8016094:	2b00      	cmp	r3, #0
 8016096:	d103      	bne.n	80160a0 <xQueueReceive+0x44>
 8016098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801609a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801609c:	2b00      	cmp	r3, #0
 801609e:	d101      	bne.n	80160a4 <xQueueReceive+0x48>
 80160a0:	2301      	movs	r3, #1
 80160a2:	e000      	b.n	80160a6 <xQueueReceive+0x4a>
 80160a4:	2300      	movs	r3, #0
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	d10d      	bne.n	80160c6 <xQueueReceive+0x6a>
	__asm volatile
 80160aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160ae:	b672      	cpsid	i
 80160b0:	f383 8811 	msr	BASEPRI, r3
 80160b4:	f3bf 8f6f 	isb	sy
 80160b8:	f3bf 8f4f 	dsb	sy
 80160bc:	b662      	cpsie	i
 80160be:	61fb      	str	r3, [r7, #28]
}
 80160c0:	bf00      	nop
 80160c2:	bf00      	nop
 80160c4:	e7fd      	b.n	80160c2 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80160c6:	f001 f8d5 	bl	8017274 <xTaskGetSchedulerState>
 80160ca:	4603      	mov	r3, r0
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d102      	bne.n	80160d6 <xQueueReceive+0x7a>
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d101      	bne.n	80160da <xQueueReceive+0x7e>
 80160d6:	2301      	movs	r3, #1
 80160d8:	e000      	b.n	80160dc <xQueueReceive+0x80>
 80160da:	2300      	movs	r3, #0
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d10d      	bne.n	80160fc <xQueueReceive+0xa0>
	__asm volatile
 80160e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160e4:	b672      	cpsid	i
 80160e6:	f383 8811 	msr	BASEPRI, r3
 80160ea:	f3bf 8f6f 	isb	sy
 80160ee:	f3bf 8f4f 	dsb	sy
 80160f2:	b662      	cpsie	i
 80160f4:	61bb      	str	r3, [r7, #24]
}
 80160f6:	bf00      	nop
 80160f8:	bf00      	nop
 80160fa:	e7fd      	b.n	80160f8 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80160fc:	f001 fad6 	bl	80176ac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016104:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016108:	2b00      	cmp	r3, #0
 801610a:	d01f      	beq.n	801614c <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801610c:	68b9      	ldr	r1, [r7, #8]
 801610e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016110:	f000 f9c0 	bl	8016494 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016116:	1e5a      	subs	r2, r3, #1
 8016118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801611a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801611c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801611e:	691b      	ldr	r3, [r3, #16]
 8016120:	2b00      	cmp	r3, #0
 8016122:	d00f      	beq.n	8016144 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016126:	3310      	adds	r3, #16
 8016128:	4618      	mov	r0, r3
 801612a:	f000 fed9 	bl	8016ee0 <xTaskRemoveFromEventList>
 801612e:	4603      	mov	r3, r0
 8016130:	2b00      	cmp	r3, #0
 8016132:	d007      	beq.n	8016144 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016134:	4b3c      	ldr	r3, [pc, #240]	@ (8016228 <xQueueReceive+0x1cc>)
 8016136:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801613a:	601a      	str	r2, [r3, #0]
 801613c:	f3bf 8f4f 	dsb	sy
 8016140:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016144:	f001 fae8 	bl	8017718 <vPortExitCritical>
				return pdPASS;
 8016148:	2301      	movs	r3, #1
 801614a:	e069      	b.n	8016220 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	2b00      	cmp	r3, #0
 8016150:	d103      	bne.n	801615a <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016152:	f001 fae1 	bl	8017718 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8016156:	2300      	movs	r3, #0
 8016158:	e062      	b.n	8016220 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 801615a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801615c:	2b00      	cmp	r3, #0
 801615e:	d106      	bne.n	801616e <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016160:	f107 0310 	add.w	r3, r7, #16
 8016164:	4618      	mov	r0, r3
 8016166:	f000 ff21 	bl	8016fac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801616a:	2301      	movs	r3, #1
 801616c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801616e:	f001 fad3 	bl	8017718 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016172:	f000 fc7d 	bl	8016a70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016176:	f001 fa99 	bl	80176ac <vPortEnterCritical>
 801617a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801617c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016180:	b25b      	sxtb	r3, r3
 8016182:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016186:	d103      	bne.n	8016190 <xQueueReceive+0x134>
 8016188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801618a:	2200      	movs	r2, #0
 801618c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8016190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016192:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016196:	b25b      	sxtb	r3, r3
 8016198:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801619c:	d103      	bne.n	80161a6 <xQueueReceive+0x14a>
 801619e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161a0:	2200      	movs	r2, #0
 80161a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80161a6:	f001 fab7 	bl	8017718 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80161aa:	1d3a      	adds	r2, r7, #4
 80161ac:	f107 0310 	add.w	r3, r7, #16
 80161b0:	4611      	mov	r1, r2
 80161b2:	4618      	mov	r0, r3
 80161b4:	f000 ff10 	bl	8016fd8 <xTaskCheckForTimeOut>
 80161b8:	4603      	mov	r3, r0
 80161ba:	2b00      	cmp	r3, #0
 80161bc:	d123      	bne.n	8016206 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80161be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80161c0:	f000 f9e0 	bl	8016584 <prvIsQueueEmpty>
 80161c4:	4603      	mov	r3, r0
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	d017      	beq.n	80161fa <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80161ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161cc:	3324      	adds	r3, #36	@ 0x24
 80161ce:	687a      	ldr	r2, [r7, #4]
 80161d0:	4611      	mov	r1, r2
 80161d2:	4618      	mov	r0, r3
 80161d4:	f000 fe5c 	bl	8016e90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80161d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80161da:	f000 f981 	bl	80164e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80161de:	f000 fc55 	bl	8016a8c <xTaskResumeAll>
 80161e2:	4603      	mov	r3, r0
 80161e4:	2b00      	cmp	r3, #0
 80161e6:	d189      	bne.n	80160fc <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80161e8:	4b0f      	ldr	r3, [pc, #60]	@ (8016228 <xQueueReceive+0x1cc>)
 80161ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80161ee:	601a      	str	r2, [r3, #0]
 80161f0:	f3bf 8f4f 	dsb	sy
 80161f4:	f3bf 8f6f 	isb	sy
 80161f8:	e780      	b.n	80160fc <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80161fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80161fc:	f000 f970 	bl	80164e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016200:	f000 fc44 	bl	8016a8c <xTaskResumeAll>
 8016204:	e77a      	b.n	80160fc <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8016206:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016208:	f000 f96a 	bl	80164e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801620c:	f000 fc3e 	bl	8016a8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016210:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016212:	f000 f9b7 	bl	8016584 <prvIsQueueEmpty>
 8016216:	4603      	mov	r3, r0
 8016218:	2b00      	cmp	r3, #0
 801621a:	f43f af6f 	beq.w	80160fc <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801621e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016220:	4618      	mov	r0, r3
 8016222:	3730      	adds	r7, #48	@ 0x30
 8016224:	46bd      	mov	sp, r7
 8016226:	bd80      	pop	{r7, pc}
 8016228:	e000ed04 	.word	0xe000ed04

0801622c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801622c:	b580      	push	{r7, lr}
 801622e:	b08e      	sub	sp, #56	@ 0x38
 8016230:	af00      	add	r7, sp, #0
 8016232:	60f8      	str	r0, [r7, #12]
 8016234:	60b9      	str	r1, [r7, #8]
 8016236:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016238:	68fb      	ldr	r3, [r7, #12]
 801623a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801623c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801623e:	2b00      	cmp	r3, #0
 8016240:	d10d      	bne.n	801625e <xQueueReceiveFromISR+0x32>
	__asm volatile
 8016242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016246:	b672      	cpsid	i
 8016248:	f383 8811 	msr	BASEPRI, r3
 801624c:	f3bf 8f6f 	isb	sy
 8016250:	f3bf 8f4f 	dsb	sy
 8016254:	b662      	cpsie	i
 8016256:	623b      	str	r3, [r7, #32]
}
 8016258:	bf00      	nop
 801625a:	bf00      	nop
 801625c:	e7fd      	b.n	801625a <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801625e:	68bb      	ldr	r3, [r7, #8]
 8016260:	2b00      	cmp	r3, #0
 8016262:	d103      	bne.n	801626c <xQueueReceiveFromISR+0x40>
 8016264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016268:	2b00      	cmp	r3, #0
 801626a:	d101      	bne.n	8016270 <xQueueReceiveFromISR+0x44>
 801626c:	2301      	movs	r3, #1
 801626e:	e000      	b.n	8016272 <xQueueReceiveFromISR+0x46>
 8016270:	2300      	movs	r3, #0
 8016272:	2b00      	cmp	r3, #0
 8016274:	d10d      	bne.n	8016292 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8016276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801627a:	b672      	cpsid	i
 801627c:	f383 8811 	msr	BASEPRI, r3
 8016280:	f3bf 8f6f 	isb	sy
 8016284:	f3bf 8f4f 	dsb	sy
 8016288:	b662      	cpsie	i
 801628a:	61fb      	str	r3, [r7, #28]
}
 801628c:	bf00      	nop
 801628e:	bf00      	nop
 8016290:	e7fd      	b.n	801628e <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016292:	f001 faf3 	bl	801787c <vPortValidateInterruptPriority>
	__asm volatile
 8016296:	f3ef 8211 	mrs	r2, BASEPRI
 801629a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801629e:	b672      	cpsid	i
 80162a0:	f383 8811 	msr	BASEPRI, r3
 80162a4:	f3bf 8f6f 	isb	sy
 80162a8:	f3bf 8f4f 	dsb	sy
 80162ac:	b662      	cpsie	i
 80162ae:	61ba      	str	r2, [r7, #24]
 80162b0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80162b2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80162b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80162b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80162ba:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80162bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80162be:	2b00      	cmp	r3, #0
 80162c0:	d02f      	beq.n	8016322 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80162c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80162c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80162cc:	68b9      	ldr	r1, [r7, #8]
 80162ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80162d0:	f000 f8e0 	bl	8016494 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80162d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80162d6:	1e5a      	subs	r2, r3, #1
 80162d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162da:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80162dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80162e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80162e4:	d112      	bne.n	801630c <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80162e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162e8:	691b      	ldr	r3, [r3, #16]
 80162ea:	2b00      	cmp	r3, #0
 80162ec:	d016      	beq.n	801631c <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80162ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162f0:	3310      	adds	r3, #16
 80162f2:	4618      	mov	r0, r3
 80162f4:	f000 fdf4 	bl	8016ee0 <xTaskRemoveFromEventList>
 80162f8:	4603      	mov	r3, r0
 80162fa:	2b00      	cmp	r3, #0
 80162fc:	d00e      	beq.n	801631c <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80162fe:	687b      	ldr	r3, [r7, #4]
 8016300:	2b00      	cmp	r3, #0
 8016302:	d00b      	beq.n	801631c <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	2201      	movs	r2, #1
 8016308:	601a      	str	r2, [r3, #0]
 801630a:	e007      	b.n	801631c <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801630c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016310:	3301      	adds	r3, #1
 8016312:	b2db      	uxtb	r3, r3
 8016314:	b25a      	sxtb	r2, r3
 8016316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016318:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 801631c:	2301      	movs	r3, #1
 801631e:	637b      	str	r3, [r7, #52]	@ 0x34
 8016320:	e001      	b.n	8016326 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8016322:	2300      	movs	r3, #0
 8016324:	637b      	str	r3, [r7, #52]	@ 0x34
 8016326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016328:	613b      	str	r3, [r7, #16]
	__asm volatile
 801632a:	693b      	ldr	r3, [r7, #16]
 801632c:	f383 8811 	msr	BASEPRI, r3
}
 8016330:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8016334:	4618      	mov	r0, r3
 8016336:	3738      	adds	r7, #56	@ 0x38
 8016338:	46bd      	mov	sp, r7
 801633a:	bd80      	pop	{r7, pc}

0801633c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 801633c:	b580      	push	{r7, lr}
 801633e:	b084      	sub	sp, #16
 8016340:	af00      	add	r7, sp, #0
 8016342:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	2b00      	cmp	r3, #0
 8016348:	d10d      	bne.n	8016366 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 801634a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801634e:	b672      	cpsid	i
 8016350:	f383 8811 	msr	BASEPRI, r3
 8016354:	f3bf 8f6f 	isb	sy
 8016358:	f3bf 8f4f 	dsb	sy
 801635c:	b662      	cpsie	i
 801635e:	60bb      	str	r3, [r7, #8]
}
 8016360:	bf00      	nop
 8016362:	bf00      	nop
 8016364:	e7fd      	b.n	8016362 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8016366:	f001 f9a1 	bl	80176ac <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 801636a:	687b      	ldr	r3, [r7, #4]
 801636c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801636e:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8016370:	f001 f9d2 	bl	8017718 <vPortExitCritical>

	return uxReturn;
 8016374:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8016376:	4618      	mov	r0, r3
 8016378:	3710      	adds	r7, #16
 801637a:	46bd      	mov	sp, r7
 801637c:	bd80      	pop	{r7, pc}

0801637e <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 801637e:	b480      	push	{r7}
 8016380:	b087      	sub	sp, #28
 8016382:	af00      	add	r7, sp, #0
 8016384:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 801638a:	697b      	ldr	r3, [r7, #20]
 801638c:	2b00      	cmp	r3, #0
 801638e:	d10d      	bne.n	80163ac <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8016390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016394:	b672      	cpsid	i
 8016396:	f383 8811 	msr	BASEPRI, r3
 801639a:	f3bf 8f6f 	isb	sy
 801639e:	f3bf 8f4f 	dsb	sy
 80163a2:	b662      	cpsie	i
 80163a4:	60fb      	str	r3, [r7, #12]
}
 80163a6:	bf00      	nop
 80163a8:	bf00      	nop
 80163aa:	e7fd      	b.n	80163a8 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 80163ac:	697b      	ldr	r3, [r7, #20]
 80163ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80163b0:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80163b2:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80163b4:	4618      	mov	r0, r3
 80163b6:	371c      	adds	r7, #28
 80163b8:	46bd      	mov	sp, r7
 80163ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163be:	4770      	bx	lr

080163c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80163c0:	b580      	push	{r7, lr}
 80163c2:	b086      	sub	sp, #24
 80163c4:	af00      	add	r7, sp, #0
 80163c6:	60f8      	str	r0, [r7, #12]
 80163c8:	60b9      	str	r1, [r7, #8]
 80163ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80163cc:	2300      	movs	r3, #0
 80163ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80163d0:	68fb      	ldr	r3, [r7, #12]
 80163d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80163d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80163d6:	68fb      	ldr	r3, [r7, #12]
 80163d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80163da:	2b00      	cmp	r3, #0
 80163dc:	d10d      	bne.n	80163fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80163de:	68fb      	ldr	r3, [r7, #12]
 80163e0:	681b      	ldr	r3, [r3, #0]
 80163e2:	2b00      	cmp	r3, #0
 80163e4:	d14d      	bne.n	8016482 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80163e6:	68fb      	ldr	r3, [r7, #12]
 80163e8:	689b      	ldr	r3, [r3, #8]
 80163ea:	4618      	mov	r0, r3
 80163ec:	f000 ff60 	bl	80172b0 <xTaskPriorityDisinherit>
 80163f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80163f2:	68fb      	ldr	r3, [r7, #12]
 80163f4:	2200      	movs	r2, #0
 80163f6:	609a      	str	r2, [r3, #8]
 80163f8:	e043      	b.n	8016482 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d119      	bne.n	8016434 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016400:	68fb      	ldr	r3, [r7, #12]
 8016402:	6858      	ldr	r0, [r3, #4]
 8016404:	68fb      	ldr	r3, [r7, #12]
 8016406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016408:	461a      	mov	r2, r3
 801640a:	68b9      	ldr	r1, [r7, #8]
 801640c:	f002 f852 	bl	80184b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016410:	68fb      	ldr	r3, [r7, #12]
 8016412:	685a      	ldr	r2, [r3, #4]
 8016414:	68fb      	ldr	r3, [r7, #12]
 8016416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016418:	441a      	add	r2, r3
 801641a:	68fb      	ldr	r3, [r7, #12]
 801641c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801641e:	68fb      	ldr	r3, [r7, #12]
 8016420:	685a      	ldr	r2, [r3, #4]
 8016422:	68fb      	ldr	r3, [r7, #12]
 8016424:	689b      	ldr	r3, [r3, #8]
 8016426:	429a      	cmp	r2, r3
 8016428:	d32b      	bcc.n	8016482 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801642a:	68fb      	ldr	r3, [r7, #12]
 801642c:	681a      	ldr	r2, [r3, #0]
 801642e:	68fb      	ldr	r3, [r7, #12]
 8016430:	605a      	str	r2, [r3, #4]
 8016432:	e026      	b.n	8016482 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8016434:	68fb      	ldr	r3, [r7, #12]
 8016436:	68d8      	ldr	r0, [r3, #12]
 8016438:	68fb      	ldr	r3, [r7, #12]
 801643a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801643c:	461a      	mov	r2, r3
 801643e:	68b9      	ldr	r1, [r7, #8]
 8016440:	f002 f838 	bl	80184b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8016444:	68fb      	ldr	r3, [r7, #12]
 8016446:	68da      	ldr	r2, [r3, #12]
 8016448:	68fb      	ldr	r3, [r7, #12]
 801644a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801644c:	425b      	negs	r3, r3
 801644e:	441a      	add	r2, r3
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016454:	68fb      	ldr	r3, [r7, #12]
 8016456:	68da      	ldr	r2, [r3, #12]
 8016458:	68fb      	ldr	r3, [r7, #12]
 801645a:	681b      	ldr	r3, [r3, #0]
 801645c:	429a      	cmp	r2, r3
 801645e:	d207      	bcs.n	8016470 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8016460:	68fb      	ldr	r3, [r7, #12]
 8016462:	689a      	ldr	r2, [r3, #8]
 8016464:	68fb      	ldr	r3, [r7, #12]
 8016466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016468:	425b      	negs	r3, r3
 801646a:	441a      	add	r2, r3
 801646c:	68fb      	ldr	r3, [r7, #12]
 801646e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	2b02      	cmp	r3, #2
 8016474:	d105      	bne.n	8016482 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016476:	693b      	ldr	r3, [r7, #16]
 8016478:	2b00      	cmp	r3, #0
 801647a:	d002      	beq.n	8016482 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801647c:	693b      	ldr	r3, [r7, #16]
 801647e:	3b01      	subs	r3, #1
 8016480:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016482:	693b      	ldr	r3, [r7, #16]
 8016484:	1c5a      	adds	r2, r3, #1
 8016486:	68fb      	ldr	r3, [r7, #12]
 8016488:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801648a:	697b      	ldr	r3, [r7, #20]
}
 801648c:	4618      	mov	r0, r3
 801648e:	3718      	adds	r7, #24
 8016490:	46bd      	mov	sp, r7
 8016492:	bd80      	pop	{r7, pc}

08016494 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8016494:	b580      	push	{r7, lr}
 8016496:	b082      	sub	sp, #8
 8016498:	af00      	add	r7, sp, #0
 801649a:	6078      	str	r0, [r7, #4]
 801649c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801649e:	687b      	ldr	r3, [r7, #4]
 80164a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80164a2:	2b00      	cmp	r3, #0
 80164a4:	d018      	beq.n	80164d8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	68da      	ldr	r2, [r3, #12]
 80164aa:	687b      	ldr	r3, [r7, #4]
 80164ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80164ae:	441a      	add	r2, r3
 80164b0:	687b      	ldr	r3, [r7, #4]
 80164b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80164b4:	687b      	ldr	r3, [r7, #4]
 80164b6:	68da      	ldr	r2, [r3, #12]
 80164b8:	687b      	ldr	r3, [r7, #4]
 80164ba:	689b      	ldr	r3, [r3, #8]
 80164bc:	429a      	cmp	r2, r3
 80164be:	d303      	bcc.n	80164c8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	681a      	ldr	r2, [r3, #0]
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80164c8:	687b      	ldr	r3, [r7, #4]
 80164ca:	68d9      	ldr	r1, [r3, #12]
 80164cc:	687b      	ldr	r3, [r7, #4]
 80164ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80164d0:	461a      	mov	r2, r3
 80164d2:	6838      	ldr	r0, [r7, #0]
 80164d4:	f001 ffee 	bl	80184b4 <memcpy>
	}
}
 80164d8:	bf00      	nop
 80164da:	3708      	adds	r7, #8
 80164dc:	46bd      	mov	sp, r7
 80164de:	bd80      	pop	{r7, pc}

080164e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80164e0:	b580      	push	{r7, lr}
 80164e2:	b084      	sub	sp, #16
 80164e4:	af00      	add	r7, sp, #0
 80164e6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80164e8:	f001 f8e0 	bl	80176ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80164ec:	687b      	ldr	r3, [r7, #4]
 80164ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80164f2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80164f4:	e011      	b.n	801651a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80164f6:	687b      	ldr	r3, [r7, #4]
 80164f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80164fa:	2b00      	cmp	r3, #0
 80164fc:	d012      	beq.n	8016524 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80164fe:	687b      	ldr	r3, [r7, #4]
 8016500:	3324      	adds	r3, #36	@ 0x24
 8016502:	4618      	mov	r0, r3
 8016504:	f000 fcec 	bl	8016ee0 <xTaskRemoveFromEventList>
 8016508:	4603      	mov	r3, r0
 801650a:	2b00      	cmp	r3, #0
 801650c:	d001      	beq.n	8016512 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801650e:	f000 fdcb 	bl	80170a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8016512:	7bfb      	ldrb	r3, [r7, #15]
 8016514:	3b01      	subs	r3, #1
 8016516:	b2db      	uxtb	r3, r3
 8016518:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801651a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801651e:	2b00      	cmp	r3, #0
 8016520:	dce9      	bgt.n	80164f6 <prvUnlockQueue+0x16>
 8016522:	e000      	b.n	8016526 <prvUnlockQueue+0x46>
					break;
 8016524:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8016526:	687b      	ldr	r3, [r7, #4]
 8016528:	22ff      	movs	r2, #255	@ 0xff
 801652a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801652e:	f001 f8f3 	bl	8017718 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8016532:	f001 f8bb 	bl	80176ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801653c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801653e:	e011      	b.n	8016564 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016540:	687b      	ldr	r3, [r7, #4]
 8016542:	691b      	ldr	r3, [r3, #16]
 8016544:	2b00      	cmp	r3, #0
 8016546:	d012      	beq.n	801656e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016548:	687b      	ldr	r3, [r7, #4]
 801654a:	3310      	adds	r3, #16
 801654c:	4618      	mov	r0, r3
 801654e:	f000 fcc7 	bl	8016ee0 <xTaskRemoveFromEventList>
 8016552:	4603      	mov	r3, r0
 8016554:	2b00      	cmp	r3, #0
 8016556:	d001      	beq.n	801655c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8016558:	f000 fda6 	bl	80170a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801655c:	7bbb      	ldrb	r3, [r7, #14]
 801655e:	3b01      	subs	r3, #1
 8016560:	b2db      	uxtb	r3, r3
 8016562:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8016564:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016568:	2b00      	cmp	r3, #0
 801656a:	dce9      	bgt.n	8016540 <prvUnlockQueue+0x60>
 801656c:	e000      	b.n	8016570 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801656e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	22ff      	movs	r2, #255	@ 0xff
 8016574:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8016578:	f001 f8ce 	bl	8017718 <vPortExitCritical>
}
 801657c:	bf00      	nop
 801657e:	3710      	adds	r7, #16
 8016580:	46bd      	mov	sp, r7
 8016582:	bd80      	pop	{r7, pc}

08016584 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8016584:	b580      	push	{r7, lr}
 8016586:	b084      	sub	sp, #16
 8016588:	af00      	add	r7, sp, #0
 801658a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801658c:	f001 f88e 	bl	80176ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016594:	2b00      	cmp	r3, #0
 8016596:	d102      	bne.n	801659e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8016598:	2301      	movs	r3, #1
 801659a:	60fb      	str	r3, [r7, #12]
 801659c:	e001      	b.n	80165a2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801659e:	2300      	movs	r3, #0
 80165a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80165a2:	f001 f8b9 	bl	8017718 <vPortExitCritical>

	return xReturn;
 80165a6:	68fb      	ldr	r3, [r7, #12]
}
 80165a8:	4618      	mov	r0, r3
 80165aa:	3710      	adds	r7, #16
 80165ac:	46bd      	mov	sp, r7
 80165ae:	bd80      	pop	{r7, pc}

080165b0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80165b0:	b580      	push	{r7, lr}
 80165b2:	b084      	sub	sp, #16
 80165b4:	af00      	add	r7, sp, #0
 80165b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80165b8:	f001 f878 	bl	80176ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80165bc:	687b      	ldr	r3, [r7, #4]
 80165be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80165c4:	429a      	cmp	r2, r3
 80165c6:	d102      	bne.n	80165ce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80165c8:	2301      	movs	r3, #1
 80165ca:	60fb      	str	r3, [r7, #12]
 80165cc:	e001      	b.n	80165d2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80165ce:	2300      	movs	r3, #0
 80165d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80165d2:	f001 f8a1 	bl	8017718 <vPortExitCritical>

	return xReturn;
 80165d6:	68fb      	ldr	r3, [r7, #12]
}
 80165d8:	4618      	mov	r0, r3
 80165da:	3710      	adds	r7, #16
 80165dc:	46bd      	mov	sp, r7
 80165de:	bd80      	pop	{r7, pc}

080165e0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80165e0:	b580      	push	{r7, lr}
 80165e2:	b08e      	sub	sp, #56	@ 0x38
 80165e4:	af04      	add	r7, sp, #16
 80165e6:	60f8      	str	r0, [r7, #12]
 80165e8:	60b9      	str	r1, [r7, #8]
 80165ea:	607a      	str	r2, [r7, #4]
 80165ec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80165ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80165f0:	2b00      	cmp	r3, #0
 80165f2:	d10d      	bne.n	8016610 <xTaskCreateStatic+0x30>
	__asm volatile
 80165f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165f8:	b672      	cpsid	i
 80165fa:	f383 8811 	msr	BASEPRI, r3
 80165fe:	f3bf 8f6f 	isb	sy
 8016602:	f3bf 8f4f 	dsb	sy
 8016606:	b662      	cpsie	i
 8016608:	623b      	str	r3, [r7, #32]
}
 801660a:	bf00      	nop
 801660c:	bf00      	nop
 801660e:	e7fd      	b.n	801660c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8016610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016612:	2b00      	cmp	r3, #0
 8016614:	d10d      	bne.n	8016632 <xTaskCreateStatic+0x52>
	__asm volatile
 8016616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801661a:	b672      	cpsid	i
 801661c:	f383 8811 	msr	BASEPRI, r3
 8016620:	f3bf 8f6f 	isb	sy
 8016624:	f3bf 8f4f 	dsb	sy
 8016628:	b662      	cpsie	i
 801662a:	61fb      	str	r3, [r7, #28]
}
 801662c:	bf00      	nop
 801662e:	bf00      	nop
 8016630:	e7fd      	b.n	801662e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8016632:	2358      	movs	r3, #88	@ 0x58
 8016634:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8016636:	693b      	ldr	r3, [r7, #16]
 8016638:	2b58      	cmp	r3, #88	@ 0x58
 801663a:	d00d      	beq.n	8016658 <xTaskCreateStatic+0x78>
	__asm volatile
 801663c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016640:	b672      	cpsid	i
 8016642:	f383 8811 	msr	BASEPRI, r3
 8016646:	f3bf 8f6f 	isb	sy
 801664a:	f3bf 8f4f 	dsb	sy
 801664e:	b662      	cpsie	i
 8016650:	61bb      	str	r3, [r7, #24]
}
 8016652:	bf00      	nop
 8016654:	bf00      	nop
 8016656:	e7fd      	b.n	8016654 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8016658:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801665a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801665c:	2b00      	cmp	r3, #0
 801665e:	d01e      	beq.n	801669e <xTaskCreateStatic+0xbe>
 8016660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016662:	2b00      	cmp	r3, #0
 8016664:	d01b      	beq.n	801669e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8016666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016668:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801666a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801666c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801666e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8016670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016672:	2202      	movs	r2, #2
 8016674:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8016678:	2300      	movs	r3, #0
 801667a:	9303      	str	r3, [sp, #12]
 801667c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801667e:	9302      	str	r3, [sp, #8]
 8016680:	f107 0314 	add.w	r3, r7, #20
 8016684:	9301      	str	r3, [sp, #4]
 8016686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016688:	9300      	str	r3, [sp, #0]
 801668a:	683b      	ldr	r3, [r7, #0]
 801668c:	687a      	ldr	r2, [r7, #4]
 801668e:	68b9      	ldr	r1, [r7, #8]
 8016690:	68f8      	ldr	r0, [r7, #12]
 8016692:	f000 f850 	bl	8016736 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8016696:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016698:	f000 f8e2 	bl	8016860 <prvAddNewTaskToReadyList>
 801669c:	e001      	b.n	80166a2 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 801669e:	2300      	movs	r3, #0
 80166a0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80166a2:	697b      	ldr	r3, [r7, #20]
	}
 80166a4:	4618      	mov	r0, r3
 80166a6:	3728      	adds	r7, #40	@ 0x28
 80166a8:	46bd      	mov	sp, r7
 80166aa:	bd80      	pop	{r7, pc}

080166ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80166ac:	b580      	push	{r7, lr}
 80166ae:	b08c      	sub	sp, #48	@ 0x30
 80166b0:	af04      	add	r7, sp, #16
 80166b2:	60f8      	str	r0, [r7, #12]
 80166b4:	60b9      	str	r1, [r7, #8]
 80166b6:	603b      	str	r3, [r7, #0]
 80166b8:	4613      	mov	r3, r2
 80166ba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80166bc:	88fb      	ldrh	r3, [r7, #6]
 80166be:	009b      	lsls	r3, r3, #2
 80166c0:	4618      	mov	r0, r3
 80166c2:	f001 f921 	bl	8017908 <pvPortMalloc>
 80166c6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80166c8:	697b      	ldr	r3, [r7, #20]
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	d00e      	beq.n	80166ec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80166ce:	2058      	movs	r0, #88	@ 0x58
 80166d0:	f001 f91a 	bl	8017908 <pvPortMalloc>
 80166d4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80166d6:	69fb      	ldr	r3, [r7, #28]
 80166d8:	2b00      	cmp	r3, #0
 80166da:	d003      	beq.n	80166e4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80166dc:	69fb      	ldr	r3, [r7, #28]
 80166de:	697a      	ldr	r2, [r7, #20]
 80166e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80166e2:	e005      	b.n	80166f0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80166e4:	6978      	ldr	r0, [r7, #20]
 80166e6:	f001 f9e1 	bl	8017aac <vPortFree>
 80166ea:	e001      	b.n	80166f0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80166ec:	2300      	movs	r3, #0
 80166ee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80166f0:	69fb      	ldr	r3, [r7, #28]
 80166f2:	2b00      	cmp	r3, #0
 80166f4:	d017      	beq.n	8016726 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80166f6:	69fb      	ldr	r3, [r7, #28]
 80166f8:	2200      	movs	r2, #0
 80166fa:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80166fe:	88fa      	ldrh	r2, [r7, #6]
 8016700:	2300      	movs	r3, #0
 8016702:	9303      	str	r3, [sp, #12]
 8016704:	69fb      	ldr	r3, [r7, #28]
 8016706:	9302      	str	r3, [sp, #8]
 8016708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801670a:	9301      	str	r3, [sp, #4]
 801670c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801670e:	9300      	str	r3, [sp, #0]
 8016710:	683b      	ldr	r3, [r7, #0]
 8016712:	68b9      	ldr	r1, [r7, #8]
 8016714:	68f8      	ldr	r0, [r7, #12]
 8016716:	f000 f80e 	bl	8016736 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801671a:	69f8      	ldr	r0, [r7, #28]
 801671c:	f000 f8a0 	bl	8016860 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8016720:	2301      	movs	r3, #1
 8016722:	61bb      	str	r3, [r7, #24]
 8016724:	e002      	b.n	801672c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8016726:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801672a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801672c:	69bb      	ldr	r3, [r7, #24]
	}
 801672e:	4618      	mov	r0, r3
 8016730:	3720      	adds	r7, #32
 8016732:	46bd      	mov	sp, r7
 8016734:	bd80      	pop	{r7, pc}

08016736 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8016736:	b580      	push	{r7, lr}
 8016738:	b088      	sub	sp, #32
 801673a:	af00      	add	r7, sp, #0
 801673c:	60f8      	str	r0, [r7, #12]
 801673e:	60b9      	str	r1, [r7, #8]
 8016740:	607a      	str	r2, [r7, #4]
 8016742:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8016744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016746:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8016748:	687b      	ldr	r3, [r7, #4]
 801674a:	009b      	lsls	r3, r3, #2
 801674c:	461a      	mov	r2, r3
 801674e:	21a5      	movs	r1, #165	@ 0xa5
 8016750:	f001 fe6c 	bl	801842c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8016754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016756:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016758:	6879      	ldr	r1, [r7, #4]
 801675a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801675e:	440b      	add	r3, r1
 8016760:	009b      	lsls	r3, r3, #2
 8016762:	4413      	add	r3, r2
 8016764:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8016766:	69bb      	ldr	r3, [r7, #24]
 8016768:	f023 0307 	bic.w	r3, r3, #7
 801676c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801676e:	69bb      	ldr	r3, [r7, #24]
 8016770:	f003 0307 	and.w	r3, r3, #7
 8016774:	2b00      	cmp	r3, #0
 8016776:	d00d      	beq.n	8016794 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8016778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801677c:	b672      	cpsid	i
 801677e:	f383 8811 	msr	BASEPRI, r3
 8016782:	f3bf 8f6f 	isb	sy
 8016786:	f3bf 8f4f 	dsb	sy
 801678a:	b662      	cpsie	i
 801678c:	617b      	str	r3, [r7, #20]
}
 801678e:	bf00      	nop
 8016790:	bf00      	nop
 8016792:	e7fd      	b.n	8016790 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8016794:	68bb      	ldr	r3, [r7, #8]
 8016796:	2b00      	cmp	r3, #0
 8016798:	d01f      	beq.n	80167da <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801679a:	2300      	movs	r3, #0
 801679c:	61fb      	str	r3, [r7, #28]
 801679e:	e012      	b.n	80167c6 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80167a0:	68ba      	ldr	r2, [r7, #8]
 80167a2:	69fb      	ldr	r3, [r7, #28]
 80167a4:	4413      	add	r3, r2
 80167a6:	7819      	ldrb	r1, [r3, #0]
 80167a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80167aa:	69fb      	ldr	r3, [r7, #28]
 80167ac:	4413      	add	r3, r2
 80167ae:	3334      	adds	r3, #52	@ 0x34
 80167b0:	460a      	mov	r2, r1
 80167b2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80167b4:	68ba      	ldr	r2, [r7, #8]
 80167b6:	69fb      	ldr	r3, [r7, #28]
 80167b8:	4413      	add	r3, r2
 80167ba:	781b      	ldrb	r3, [r3, #0]
 80167bc:	2b00      	cmp	r3, #0
 80167be:	d006      	beq.n	80167ce <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80167c0:	69fb      	ldr	r3, [r7, #28]
 80167c2:	3301      	adds	r3, #1
 80167c4:	61fb      	str	r3, [r7, #28]
 80167c6:	69fb      	ldr	r3, [r7, #28]
 80167c8:	2b0f      	cmp	r3, #15
 80167ca:	d9e9      	bls.n	80167a0 <prvInitialiseNewTask+0x6a>
 80167cc:	e000      	b.n	80167d0 <prvInitialiseNewTask+0x9a>
			{
				break;
 80167ce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80167d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80167d2:	2200      	movs	r2, #0
 80167d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80167d8:	e003      	b.n	80167e2 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80167da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80167dc:	2200      	movs	r2, #0
 80167de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80167e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167e4:	2b06      	cmp	r3, #6
 80167e6:	d901      	bls.n	80167ec <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80167e8:	2306      	movs	r3, #6
 80167ea:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80167ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80167ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80167f0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80167f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80167f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80167f6:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80167f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80167fa:	2200      	movs	r2, #0
 80167fc:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80167fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016800:	3304      	adds	r3, #4
 8016802:	4618      	mov	r0, r3
 8016804:	f7ff f892 	bl	801592c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8016808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801680a:	3318      	adds	r3, #24
 801680c:	4618      	mov	r0, r3
 801680e:	f7ff f88d 	bl	801592c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8016812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016814:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016816:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801681a:	f1c3 0207 	rsb	r2, r3, #7
 801681e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016820:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8016822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016824:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016826:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8016828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801682a:	2200      	movs	r2, #0
 801682c:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801682e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016830:	2200      	movs	r2, #0
 8016832:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016836:	2200      	movs	r2, #0
 8016838:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801683c:	683a      	ldr	r2, [r7, #0]
 801683e:	68f9      	ldr	r1, [r7, #12]
 8016840:	69b8      	ldr	r0, [r7, #24]
 8016842:	f000 fe27 	bl	8017494 <pxPortInitialiseStack>
 8016846:	4602      	mov	r2, r0
 8016848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801684a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801684c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801684e:	2b00      	cmp	r3, #0
 8016850:	d002      	beq.n	8016858 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8016852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016854:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016856:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016858:	bf00      	nop
 801685a:	3720      	adds	r7, #32
 801685c:	46bd      	mov	sp, r7
 801685e:	bd80      	pop	{r7, pc}

08016860 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8016860:	b580      	push	{r7, lr}
 8016862:	b082      	sub	sp, #8
 8016864:	af00      	add	r7, sp, #0
 8016866:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8016868:	f000 ff20 	bl	80176ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801686c:	4b2a      	ldr	r3, [pc, #168]	@ (8016918 <prvAddNewTaskToReadyList+0xb8>)
 801686e:	681b      	ldr	r3, [r3, #0]
 8016870:	3301      	adds	r3, #1
 8016872:	4a29      	ldr	r2, [pc, #164]	@ (8016918 <prvAddNewTaskToReadyList+0xb8>)
 8016874:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8016876:	4b29      	ldr	r3, [pc, #164]	@ (801691c <prvAddNewTaskToReadyList+0xbc>)
 8016878:	681b      	ldr	r3, [r3, #0]
 801687a:	2b00      	cmp	r3, #0
 801687c:	d109      	bne.n	8016892 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801687e:	4a27      	ldr	r2, [pc, #156]	@ (801691c <prvAddNewTaskToReadyList+0xbc>)
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016884:	4b24      	ldr	r3, [pc, #144]	@ (8016918 <prvAddNewTaskToReadyList+0xb8>)
 8016886:	681b      	ldr	r3, [r3, #0]
 8016888:	2b01      	cmp	r3, #1
 801688a:	d110      	bne.n	80168ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801688c:	f000 fc32 	bl	80170f4 <prvInitialiseTaskLists>
 8016890:	e00d      	b.n	80168ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8016892:	4b23      	ldr	r3, [pc, #140]	@ (8016920 <prvAddNewTaskToReadyList+0xc0>)
 8016894:	681b      	ldr	r3, [r3, #0]
 8016896:	2b00      	cmp	r3, #0
 8016898:	d109      	bne.n	80168ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801689a:	4b20      	ldr	r3, [pc, #128]	@ (801691c <prvAddNewTaskToReadyList+0xbc>)
 801689c:	681b      	ldr	r3, [r3, #0]
 801689e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80168a0:	687b      	ldr	r3, [r7, #4]
 80168a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168a4:	429a      	cmp	r2, r3
 80168a6:	d802      	bhi.n	80168ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80168a8:	4a1c      	ldr	r2, [pc, #112]	@ (801691c <prvAddNewTaskToReadyList+0xbc>)
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80168ae:	4b1d      	ldr	r3, [pc, #116]	@ (8016924 <prvAddNewTaskToReadyList+0xc4>)
 80168b0:	681b      	ldr	r3, [r3, #0]
 80168b2:	3301      	adds	r3, #1
 80168b4:	4a1b      	ldr	r2, [pc, #108]	@ (8016924 <prvAddNewTaskToReadyList+0xc4>)
 80168b6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80168b8:	687b      	ldr	r3, [r7, #4]
 80168ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168bc:	2201      	movs	r2, #1
 80168be:	409a      	lsls	r2, r3
 80168c0:	4b19      	ldr	r3, [pc, #100]	@ (8016928 <prvAddNewTaskToReadyList+0xc8>)
 80168c2:	681b      	ldr	r3, [r3, #0]
 80168c4:	4313      	orrs	r3, r2
 80168c6:	4a18      	ldr	r2, [pc, #96]	@ (8016928 <prvAddNewTaskToReadyList+0xc8>)
 80168c8:	6013      	str	r3, [r2, #0]
 80168ca:	687b      	ldr	r3, [r7, #4]
 80168cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80168ce:	4613      	mov	r3, r2
 80168d0:	009b      	lsls	r3, r3, #2
 80168d2:	4413      	add	r3, r2
 80168d4:	009b      	lsls	r3, r3, #2
 80168d6:	4a15      	ldr	r2, [pc, #84]	@ (801692c <prvAddNewTaskToReadyList+0xcc>)
 80168d8:	441a      	add	r2, r3
 80168da:	687b      	ldr	r3, [r7, #4]
 80168dc:	3304      	adds	r3, #4
 80168de:	4619      	mov	r1, r3
 80168e0:	4610      	mov	r0, r2
 80168e2:	f7ff f830 	bl	8015946 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80168e6:	f000 ff17 	bl	8017718 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80168ea:	4b0d      	ldr	r3, [pc, #52]	@ (8016920 <prvAddNewTaskToReadyList+0xc0>)
 80168ec:	681b      	ldr	r3, [r3, #0]
 80168ee:	2b00      	cmp	r3, #0
 80168f0:	d00e      	beq.n	8016910 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80168f2:	4b0a      	ldr	r3, [pc, #40]	@ (801691c <prvAddNewTaskToReadyList+0xbc>)
 80168f4:	681b      	ldr	r3, [r3, #0]
 80168f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80168f8:	687b      	ldr	r3, [r7, #4]
 80168fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168fc:	429a      	cmp	r2, r3
 80168fe:	d207      	bcs.n	8016910 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8016900:	4b0b      	ldr	r3, [pc, #44]	@ (8016930 <prvAddNewTaskToReadyList+0xd0>)
 8016902:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016906:	601a      	str	r2, [r3, #0]
 8016908:	f3bf 8f4f 	dsb	sy
 801690c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016910:	bf00      	nop
 8016912:	3708      	adds	r7, #8
 8016914:	46bd      	mov	sp, r7
 8016916:	bd80      	pop	{r7, pc}
 8016918:	20014c00 	.word	0x20014c00
 801691c:	20014b00 	.word	0x20014b00
 8016920:	20014c0c 	.word	0x20014c0c
 8016924:	20014c1c 	.word	0x20014c1c
 8016928:	20014c08 	.word	0x20014c08
 801692c:	20014b04 	.word	0x20014b04
 8016930:	e000ed04 	.word	0xe000ed04

08016934 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8016934:	b580      	push	{r7, lr}
 8016936:	b084      	sub	sp, #16
 8016938:	af00      	add	r7, sp, #0
 801693a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801693c:	2300      	movs	r3, #0
 801693e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016940:	687b      	ldr	r3, [r7, #4]
 8016942:	2b00      	cmp	r3, #0
 8016944:	d01a      	beq.n	801697c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8016946:	4b15      	ldr	r3, [pc, #84]	@ (801699c <vTaskDelay+0x68>)
 8016948:	681b      	ldr	r3, [r3, #0]
 801694a:	2b00      	cmp	r3, #0
 801694c:	d00d      	beq.n	801696a <vTaskDelay+0x36>
	__asm volatile
 801694e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016952:	b672      	cpsid	i
 8016954:	f383 8811 	msr	BASEPRI, r3
 8016958:	f3bf 8f6f 	isb	sy
 801695c:	f3bf 8f4f 	dsb	sy
 8016960:	b662      	cpsie	i
 8016962:	60bb      	str	r3, [r7, #8]
}
 8016964:	bf00      	nop
 8016966:	bf00      	nop
 8016968:	e7fd      	b.n	8016966 <vTaskDelay+0x32>
			vTaskSuspendAll();
 801696a:	f000 f881 	bl	8016a70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801696e:	2100      	movs	r1, #0
 8016970:	6878      	ldr	r0, [r7, #4]
 8016972:	f000 fd29 	bl	80173c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8016976:	f000 f889 	bl	8016a8c <xTaskResumeAll>
 801697a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801697c:	68fb      	ldr	r3, [r7, #12]
 801697e:	2b00      	cmp	r3, #0
 8016980:	d107      	bne.n	8016992 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8016982:	4b07      	ldr	r3, [pc, #28]	@ (80169a0 <vTaskDelay+0x6c>)
 8016984:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016988:	601a      	str	r2, [r3, #0]
 801698a:	f3bf 8f4f 	dsb	sy
 801698e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016992:	bf00      	nop
 8016994:	3710      	adds	r7, #16
 8016996:	46bd      	mov	sp, r7
 8016998:	bd80      	pop	{r7, pc}
 801699a:	bf00      	nop
 801699c:	20014c28 	.word	0x20014c28
 80169a0:	e000ed04 	.word	0xe000ed04

080169a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80169a4:	b580      	push	{r7, lr}
 80169a6:	b08a      	sub	sp, #40	@ 0x28
 80169a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80169aa:	2300      	movs	r3, #0
 80169ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80169ae:	2300      	movs	r3, #0
 80169b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80169b2:	463a      	mov	r2, r7
 80169b4:	1d39      	adds	r1, r7, #4
 80169b6:	f107 0308 	add.w	r3, r7, #8
 80169ba:	4618      	mov	r0, r3
 80169bc:	f7e9 fdd8 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80169c0:	6839      	ldr	r1, [r7, #0]
 80169c2:	687b      	ldr	r3, [r7, #4]
 80169c4:	68ba      	ldr	r2, [r7, #8]
 80169c6:	9202      	str	r2, [sp, #8]
 80169c8:	9301      	str	r3, [sp, #4]
 80169ca:	2300      	movs	r3, #0
 80169cc:	9300      	str	r3, [sp, #0]
 80169ce:	2300      	movs	r3, #0
 80169d0:	460a      	mov	r2, r1
 80169d2:	4921      	ldr	r1, [pc, #132]	@ (8016a58 <vTaskStartScheduler+0xb4>)
 80169d4:	4821      	ldr	r0, [pc, #132]	@ (8016a5c <vTaskStartScheduler+0xb8>)
 80169d6:	f7ff fe03 	bl	80165e0 <xTaskCreateStatic>
 80169da:	4603      	mov	r3, r0
 80169dc:	4a20      	ldr	r2, [pc, #128]	@ (8016a60 <vTaskStartScheduler+0xbc>)
 80169de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80169e0:	4b1f      	ldr	r3, [pc, #124]	@ (8016a60 <vTaskStartScheduler+0xbc>)
 80169e2:	681b      	ldr	r3, [r3, #0]
 80169e4:	2b00      	cmp	r3, #0
 80169e6:	d002      	beq.n	80169ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80169e8:	2301      	movs	r3, #1
 80169ea:	617b      	str	r3, [r7, #20]
 80169ec:	e001      	b.n	80169f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80169ee:	2300      	movs	r3, #0
 80169f0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80169f2:	697b      	ldr	r3, [r7, #20]
 80169f4:	2b01      	cmp	r3, #1
 80169f6:	d118      	bne.n	8016a2a <vTaskStartScheduler+0x86>
	__asm volatile
 80169f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169fc:	b672      	cpsid	i
 80169fe:	f383 8811 	msr	BASEPRI, r3
 8016a02:	f3bf 8f6f 	isb	sy
 8016a06:	f3bf 8f4f 	dsb	sy
 8016a0a:	b662      	cpsie	i
 8016a0c:	613b      	str	r3, [r7, #16]
}
 8016a0e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8016a10:	4b14      	ldr	r3, [pc, #80]	@ (8016a64 <vTaskStartScheduler+0xc0>)
 8016a12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016a16:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8016a18:	4b13      	ldr	r3, [pc, #76]	@ (8016a68 <vTaskStartScheduler+0xc4>)
 8016a1a:	2201      	movs	r2, #1
 8016a1c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8016a1e:	4b13      	ldr	r3, [pc, #76]	@ (8016a6c <vTaskStartScheduler+0xc8>)
 8016a20:	2200      	movs	r2, #0
 8016a22:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8016a24:	f000 fdc4 	bl	80175b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8016a28:	e011      	b.n	8016a4e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8016a2a:	697b      	ldr	r3, [r7, #20]
 8016a2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016a30:	d10d      	bne.n	8016a4e <vTaskStartScheduler+0xaa>
	__asm volatile
 8016a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a36:	b672      	cpsid	i
 8016a38:	f383 8811 	msr	BASEPRI, r3
 8016a3c:	f3bf 8f6f 	isb	sy
 8016a40:	f3bf 8f4f 	dsb	sy
 8016a44:	b662      	cpsie	i
 8016a46:	60fb      	str	r3, [r7, #12]
}
 8016a48:	bf00      	nop
 8016a4a:	bf00      	nop
 8016a4c:	e7fd      	b.n	8016a4a <vTaskStartScheduler+0xa6>
}
 8016a4e:	bf00      	nop
 8016a50:	3718      	adds	r7, #24
 8016a52:	46bd      	mov	sp, r7
 8016a54:	bd80      	pop	{r7, pc}
 8016a56:	bf00      	nop
 8016a58:	080185f0 	.word	0x080185f0
 8016a5c:	080170c1 	.word	0x080170c1
 8016a60:	20014c24 	.word	0x20014c24
 8016a64:	20014c20 	.word	0x20014c20
 8016a68:	20014c0c 	.word	0x20014c0c
 8016a6c:	20014c04 	.word	0x20014c04

08016a70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8016a70:	b480      	push	{r7}
 8016a72:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8016a74:	4b04      	ldr	r3, [pc, #16]	@ (8016a88 <vTaskSuspendAll+0x18>)
 8016a76:	681b      	ldr	r3, [r3, #0]
 8016a78:	3301      	adds	r3, #1
 8016a7a:	4a03      	ldr	r2, [pc, #12]	@ (8016a88 <vTaskSuspendAll+0x18>)
 8016a7c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8016a7e:	bf00      	nop
 8016a80:	46bd      	mov	sp, r7
 8016a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a86:	4770      	bx	lr
 8016a88:	20014c28 	.word	0x20014c28

08016a8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8016a8c:	b580      	push	{r7, lr}
 8016a8e:	b084      	sub	sp, #16
 8016a90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8016a92:	2300      	movs	r3, #0
 8016a94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8016a96:	2300      	movs	r3, #0
 8016a98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8016a9a:	4b43      	ldr	r3, [pc, #268]	@ (8016ba8 <xTaskResumeAll+0x11c>)
 8016a9c:	681b      	ldr	r3, [r3, #0]
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	d10d      	bne.n	8016abe <xTaskResumeAll+0x32>
	__asm volatile
 8016aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016aa6:	b672      	cpsid	i
 8016aa8:	f383 8811 	msr	BASEPRI, r3
 8016aac:	f3bf 8f6f 	isb	sy
 8016ab0:	f3bf 8f4f 	dsb	sy
 8016ab4:	b662      	cpsie	i
 8016ab6:	603b      	str	r3, [r7, #0]
}
 8016ab8:	bf00      	nop
 8016aba:	bf00      	nop
 8016abc:	e7fd      	b.n	8016aba <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8016abe:	f000 fdf5 	bl	80176ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8016ac2:	4b39      	ldr	r3, [pc, #228]	@ (8016ba8 <xTaskResumeAll+0x11c>)
 8016ac4:	681b      	ldr	r3, [r3, #0]
 8016ac6:	3b01      	subs	r3, #1
 8016ac8:	4a37      	ldr	r2, [pc, #220]	@ (8016ba8 <xTaskResumeAll+0x11c>)
 8016aca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016acc:	4b36      	ldr	r3, [pc, #216]	@ (8016ba8 <xTaskResumeAll+0x11c>)
 8016ace:	681b      	ldr	r3, [r3, #0]
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	d161      	bne.n	8016b98 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8016ad4:	4b35      	ldr	r3, [pc, #212]	@ (8016bac <xTaskResumeAll+0x120>)
 8016ad6:	681b      	ldr	r3, [r3, #0]
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	d05d      	beq.n	8016b98 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016adc:	e02e      	b.n	8016b3c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016ade:	4b34      	ldr	r3, [pc, #208]	@ (8016bb0 <xTaskResumeAll+0x124>)
 8016ae0:	68db      	ldr	r3, [r3, #12]
 8016ae2:	68db      	ldr	r3, [r3, #12]
 8016ae4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016ae6:	68fb      	ldr	r3, [r7, #12]
 8016ae8:	3318      	adds	r3, #24
 8016aea:	4618      	mov	r0, r3
 8016aec:	f7fe ff88 	bl	8015a00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016af0:	68fb      	ldr	r3, [r7, #12]
 8016af2:	3304      	adds	r3, #4
 8016af4:	4618      	mov	r0, r3
 8016af6:	f7fe ff83 	bl	8015a00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8016afa:	68fb      	ldr	r3, [r7, #12]
 8016afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016afe:	2201      	movs	r2, #1
 8016b00:	409a      	lsls	r2, r3
 8016b02:	4b2c      	ldr	r3, [pc, #176]	@ (8016bb4 <xTaskResumeAll+0x128>)
 8016b04:	681b      	ldr	r3, [r3, #0]
 8016b06:	4313      	orrs	r3, r2
 8016b08:	4a2a      	ldr	r2, [pc, #168]	@ (8016bb4 <xTaskResumeAll+0x128>)
 8016b0a:	6013      	str	r3, [r2, #0]
 8016b0c:	68fb      	ldr	r3, [r7, #12]
 8016b0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016b10:	4613      	mov	r3, r2
 8016b12:	009b      	lsls	r3, r3, #2
 8016b14:	4413      	add	r3, r2
 8016b16:	009b      	lsls	r3, r3, #2
 8016b18:	4a27      	ldr	r2, [pc, #156]	@ (8016bb8 <xTaskResumeAll+0x12c>)
 8016b1a:	441a      	add	r2, r3
 8016b1c:	68fb      	ldr	r3, [r7, #12]
 8016b1e:	3304      	adds	r3, #4
 8016b20:	4619      	mov	r1, r3
 8016b22:	4610      	mov	r0, r2
 8016b24:	f7fe ff0f 	bl	8015946 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016b28:	68fb      	ldr	r3, [r7, #12]
 8016b2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016b2c:	4b23      	ldr	r3, [pc, #140]	@ (8016bbc <xTaskResumeAll+0x130>)
 8016b2e:	681b      	ldr	r3, [r3, #0]
 8016b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b32:	429a      	cmp	r2, r3
 8016b34:	d302      	bcc.n	8016b3c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8016b36:	4b22      	ldr	r3, [pc, #136]	@ (8016bc0 <xTaskResumeAll+0x134>)
 8016b38:	2201      	movs	r2, #1
 8016b3a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8016bb0 <xTaskResumeAll+0x124>)
 8016b3e:	681b      	ldr	r3, [r3, #0]
 8016b40:	2b00      	cmp	r3, #0
 8016b42:	d1cc      	bne.n	8016ade <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8016b44:	68fb      	ldr	r3, [r7, #12]
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d001      	beq.n	8016b4e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8016b4a:	f000 fb73 	bl	8017234 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8016b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8016bc4 <xTaskResumeAll+0x138>)
 8016b50:	681b      	ldr	r3, [r3, #0]
 8016b52:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d010      	beq.n	8016b7c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8016b5a:	f000 f859 	bl	8016c10 <xTaskIncrementTick>
 8016b5e:	4603      	mov	r3, r0
 8016b60:	2b00      	cmp	r3, #0
 8016b62:	d002      	beq.n	8016b6a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8016b64:	4b16      	ldr	r3, [pc, #88]	@ (8016bc0 <xTaskResumeAll+0x134>)
 8016b66:	2201      	movs	r2, #1
 8016b68:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8016b6a:	687b      	ldr	r3, [r7, #4]
 8016b6c:	3b01      	subs	r3, #1
 8016b6e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016b70:	687b      	ldr	r3, [r7, #4]
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	d1f1      	bne.n	8016b5a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8016b76:	4b13      	ldr	r3, [pc, #76]	@ (8016bc4 <xTaskResumeAll+0x138>)
 8016b78:	2200      	movs	r2, #0
 8016b7a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016b7c:	4b10      	ldr	r3, [pc, #64]	@ (8016bc0 <xTaskResumeAll+0x134>)
 8016b7e:	681b      	ldr	r3, [r3, #0]
 8016b80:	2b00      	cmp	r3, #0
 8016b82:	d009      	beq.n	8016b98 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8016b84:	2301      	movs	r3, #1
 8016b86:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8016b88:	4b0f      	ldr	r3, [pc, #60]	@ (8016bc8 <xTaskResumeAll+0x13c>)
 8016b8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016b8e:	601a      	str	r2, [r3, #0]
 8016b90:	f3bf 8f4f 	dsb	sy
 8016b94:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016b98:	f000 fdbe 	bl	8017718 <vPortExitCritical>

	return xAlreadyYielded;
 8016b9c:	68bb      	ldr	r3, [r7, #8]
}
 8016b9e:	4618      	mov	r0, r3
 8016ba0:	3710      	adds	r7, #16
 8016ba2:	46bd      	mov	sp, r7
 8016ba4:	bd80      	pop	{r7, pc}
 8016ba6:	bf00      	nop
 8016ba8:	20014c28 	.word	0x20014c28
 8016bac:	20014c00 	.word	0x20014c00
 8016bb0:	20014bc0 	.word	0x20014bc0
 8016bb4:	20014c08 	.word	0x20014c08
 8016bb8:	20014b04 	.word	0x20014b04
 8016bbc:	20014b00 	.word	0x20014b00
 8016bc0:	20014c14 	.word	0x20014c14
 8016bc4:	20014c10 	.word	0x20014c10
 8016bc8:	e000ed04 	.word	0xe000ed04

08016bcc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8016bcc:	b480      	push	{r7}
 8016bce:	b083      	sub	sp, #12
 8016bd0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8016bd2:	4b05      	ldr	r3, [pc, #20]	@ (8016be8 <xTaskGetTickCount+0x1c>)
 8016bd4:	681b      	ldr	r3, [r3, #0]
 8016bd6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8016bd8:	687b      	ldr	r3, [r7, #4]
}
 8016bda:	4618      	mov	r0, r3
 8016bdc:	370c      	adds	r7, #12
 8016bde:	46bd      	mov	sp, r7
 8016be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016be4:	4770      	bx	lr
 8016be6:	bf00      	nop
 8016be8:	20014c04 	.word	0x20014c04

08016bec <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8016bec:	b580      	push	{r7, lr}
 8016bee:	b082      	sub	sp, #8
 8016bf0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016bf2:	f000 fe43 	bl	801787c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8016bf6:	2300      	movs	r3, #0
 8016bf8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8016bfa:	4b04      	ldr	r3, [pc, #16]	@ (8016c0c <xTaskGetTickCountFromISR+0x20>)
 8016bfc:	681b      	ldr	r3, [r3, #0]
 8016bfe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016c00:	683b      	ldr	r3, [r7, #0]
}
 8016c02:	4618      	mov	r0, r3
 8016c04:	3708      	adds	r7, #8
 8016c06:	46bd      	mov	sp, r7
 8016c08:	bd80      	pop	{r7, pc}
 8016c0a:	bf00      	nop
 8016c0c:	20014c04 	.word	0x20014c04

08016c10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8016c10:	b580      	push	{r7, lr}
 8016c12:	b086      	sub	sp, #24
 8016c14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8016c16:	2300      	movs	r3, #0
 8016c18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016c1a:	4b50      	ldr	r3, [pc, #320]	@ (8016d5c <xTaskIncrementTick+0x14c>)
 8016c1c:	681b      	ldr	r3, [r3, #0]
 8016c1e:	2b00      	cmp	r3, #0
 8016c20:	f040 808b 	bne.w	8016d3a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8016c24:	4b4e      	ldr	r3, [pc, #312]	@ (8016d60 <xTaskIncrementTick+0x150>)
 8016c26:	681b      	ldr	r3, [r3, #0]
 8016c28:	3301      	adds	r3, #1
 8016c2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016c2c:	4a4c      	ldr	r2, [pc, #304]	@ (8016d60 <xTaskIncrementTick+0x150>)
 8016c2e:	693b      	ldr	r3, [r7, #16]
 8016c30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8016c32:	693b      	ldr	r3, [r7, #16]
 8016c34:	2b00      	cmp	r3, #0
 8016c36:	d123      	bne.n	8016c80 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8016c38:	4b4a      	ldr	r3, [pc, #296]	@ (8016d64 <xTaskIncrementTick+0x154>)
 8016c3a:	681b      	ldr	r3, [r3, #0]
 8016c3c:	681b      	ldr	r3, [r3, #0]
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	d00d      	beq.n	8016c5e <xTaskIncrementTick+0x4e>
	__asm volatile
 8016c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c46:	b672      	cpsid	i
 8016c48:	f383 8811 	msr	BASEPRI, r3
 8016c4c:	f3bf 8f6f 	isb	sy
 8016c50:	f3bf 8f4f 	dsb	sy
 8016c54:	b662      	cpsie	i
 8016c56:	603b      	str	r3, [r7, #0]
}
 8016c58:	bf00      	nop
 8016c5a:	bf00      	nop
 8016c5c:	e7fd      	b.n	8016c5a <xTaskIncrementTick+0x4a>
 8016c5e:	4b41      	ldr	r3, [pc, #260]	@ (8016d64 <xTaskIncrementTick+0x154>)
 8016c60:	681b      	ldr	r3, [r3, #0]
 8016c62:	60fb      	str	r3, [r7, #12]
 8016c64:	4b40      	ldr	r3, [pc, #256]	@ (8016d68 <xTaskIncrementTick+0x158>)
 8016c66:	681b      	ldr	r3, [r3, #0]
 8016c68:	4a3e      	ldr	r2, [pc, #248]	@ (8016d64 <xTaskIncrementTick+0x154>)
 8016c6a:	6013      	str	r3, [r2, #0]
 8016c6c:	4a3e      	ldr	r2, [pc, #248]	@ (8016d68 <xTaskIncrementTick+0x158>)
 8016c6e:	68fb      	ldr	r3, [r7, #12]
 8016c70:	6013      	str	r3, [r2, #0]
 8016c72:	4b3e      	ldr	r3, [pc, #248]	@ (8016d6c <xTaskIncrementTick+0x15c>)
 8016c74:	681b      	ldr	r3, [r3, #0]
 8016c76:	3301      	adds	r3, #1
 8016c78:	4a3c      	ldr	r2, [pc, #240]	@ (8016d6c <xTaskIncrementTick+0x15c>)
 8016c7a:	6013      	str	r3, [r2, #0]
 8016c7c:	f000 fada 	bl	8017234 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016c80:	4b3b      	ldr	r3, [pc, #236]	@ (8016d70 <xTaskIncrementTick+0x160>)
 8016c82:	681b      	ldr	r3, [r3, #0]
 8016c84:	693a      	ldr	r2, [r7, #16]
 8016c86:	429a      	cmp	r2, r3
 8016c88:	d348      	bcc.n	8016d1c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016c8a:	4b36      	ldr	r3, [pc, #216]	@ (8016d64 <xTaskIncrementTick+0x154>)
 8016c8c:	681b      	ldr	r3, [r3, #0]
 8016c8e:	681b      	ldr	r3, [r3, #0]
 8016c90:	2b00      	cmp	r3, #0
 8016c92:	d104      	bne.n	8016c9e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016c94:	4b36      	ldr	r3, [pc, #216]	@ (8016d70 <xTaskIncrementTick+0x160>)
 8016c96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016c9a:	601a      	str	r2, [r3, #0]
					break;
 8016c9c:	e03e      	b.n	8016d1c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016c9e:	4b31      	ldr	r3, [pc, #196]	@ (8016d64 <xTaskIncrementTick+0x154>)
 8016ca0:	681b      	ldr	r3, [r3, #0]
 8016ca2:	68db      	ldr	r3, [r3, #12]
 8016ca4:	68db      	ldr	r3, [r3, #12]
 8016ca6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016ca8:	68bb      	ldr	r3, [r7, #8]
 8016caa:	685b      	ldr	r3, [r3, #4]
 8016cac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8016cae:	693a      	ldr	r2, [r7, #16]
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	429a      	cmp	r2, r3
 8016cb4:	d203      	bcs.n	8016cbe <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8016cb6:	4a2e      	ldr	r2, [pc, #184]	@ (8016d70 <xTaskIncrementTick+0x160>)
 8016cb8:	687b      	ldr	r3, [r7, #4]
 8016cba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8016cbc:	e02e      	b.n	8016d1c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016cbe:	68bb      	ldr	r3, [r7, #8]
 8016cc0:	3304      	adds	r3, #4
 8016cc2:	4618      	mov	r0, r3
 8016cc4:	f7fe fe9c 	bl	8015a00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8016cc8:	68bb      	ldr	r3, [r7, #8]
 8016cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d004      	beq.n	8016cda <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016cd0:	68bb      	ldr	r3, [r7, #8]
 8016cd2:	3318      	adds	r3, #24
 8016cd4:	4618      	mov	r0, r3
 8016cd6:	f7fe fe93 	bl	8015a00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8016cda:	68bb      	ldr	r3, [r7, #8]
 8016cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016cde:	2201      	movs	r2, #1
 8016ce0:	409a      	lsls	r2, r3
 8016ce2:	4b24      	ldr	r3, [pc, #144]	@ (8016d74 <xTaskIncrementTick+0x164>)
 8016ce4:	681b      	ldr	r3, [r3, #0]
 8016ce6:	4313      	orrs	r3, r2
 8016ce8:	4a22      	ldr	r2, [pc, #136]	@ (8016d74 <xTaskIncrementTick+0x164>)
 8016cea:	6013      	str	r3, [r2, #0]
 8016cec:	68bb      	ldr	r3, [r7, #8]
 8016cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016cf0:	4613      	mov	r3, r2
 8016cf2:	009b      	lsls	r3, r3, #2
 8016cf4:	4413      	add	r3, r2
 8016cf6:	009b      	lsls	r3, r3, #2
 8016cf8:	4a1f      	ldr	r2, [pc, #124]	@ (8016d78 <xTaskIncrementTick+0x168>)
 8016cfa:	441a      	add	r2, r3
 8016cfc:	68bb      	ldr	r3, [r7, #8]
 8016cfe:	3304      	adds	r3, #4
 8016d00:	4619      	mov	r1, r3
 8016d02:	4610      	mov	r0, r2
 8016d04:	f7fe fe1f 	bl	8015946 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016d08:	68bb      	ldr	r3, [r7, #8]
 8016d0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8016d7c <xTaskIncrementTick+0x16c>)
 8016d0e:	681b      	ldr	r3, [r3, #0]
 8016d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d12:	429a      	cmp	r2, r3
 8016d14:	d3b9      	bcc.n	8016c8a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8016d16:	2301      	movs	r3, #1
 8016d18:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016d1a:	e7b6      	b.n	8016c8a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8016d1c:	4b17      	ldr	r3, [pc, #92]	@ (8016d7c <xTaskIncrementTick+0x16c>)
 8016d1e:	681b      	ldr	r3, [r3, #0]
 8016d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d22:	4915      	ldr	r1, [pc, #84]	@ (8016d78 <xTaskIncrementTick+0x168>)
 8016d24:	4613      	mov	r3, r2
 8016d26:	009b      	lsls	r3, r3, #2
 8016d28:	4413      	add	r3, r2
 8016d2a:	009b      	lsls	r3, r3, #2
 8016d2c:	440b      	add	r3, r1
 8016d2e:	681b      	ldr	r3, [r3, #0]
 8016d30:	2b01      	cmp	r3, #1
 8016d32:	d907      	bls.n	8016d44 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8016d34:	2301      	movs	r3, #1
 8016d36:	617b      	str	r3, [r7, #20]
 8016d38:	e004      	b.n	8016d44 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8016d3a:	4b11      	ldr	r3, [pc, #68]	@ (8016d80 <xTaskIncrementTick+0x170>)
 8016d3c:	681b      	ldr	r3, [r3, #0]
 8016d3e:	3301      	adds	r3, #1
 8016d40:	4a0f      	ldr	r2, [pc, #60]	@ (8016d80 <xTaskIncrementTick+0x170>)
 8016d42:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8016d44:	4b0f      	ldr	r3, [pc, #60]	@ (8016d84 <xTaskIncrementTick+0x174>)
 8016d46:	681b      	ldr	r3, [r3, #0]
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d001      	beq.n	8016d50 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8016d4c:	2301      	movs	r3, #1
 8016d4e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8016d50:	697b      	ldr	r3, [r7, #20]
}
 8016d52:	4618      	mov	r0, r3
 8016d54:	3718      	adds	r7, #24
 8016d56:	46bd      	mov	sp, r7
 8016d58:	bd80      	pop	{r7, pc}
 8016d5a:	bf00      	nop
 8016d5c:	20014c28 	.word	0x20014c28
 8016d60:	20014c04 	.word	0x20014c04
 8016d64:	20014bb8 	.word	0x20014bb8
 8016d68:	20014bbc 	.word	0x20014bbc
 8016d6c:	20014c18 	.word	0x20014c18
 8016d70:	20014c20 	.word	0x20014c20
 8016d74:	20014c08 	.word	0x20014c08
 8016d78:	20014b04 	.word	0x20014b04
 8016d7c:	20014b00 	.word	0x20014b00
 8016d80:	20014c10 	.word	0x20014c10
 8016d84:	20014c14 	.word	0x20014c14

08016d88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8016d88:	b580      	push	{r7, lr}
 8016d8a:	b088      	sub	sp, #32
 8016d8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8016d8e:	4b3b      	ldr	r3, [pc, #236]	@ (8016e7c <vTaskSwitchContext+0xf4>)
 8016d90:	681b      	ldr	r3, [r3, #0]
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	d003      	beq.n	8016d9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016d96:	4b3a      	ldr	r3, [pc, #232]	@ (8016e80 <vTaskSwitchContext+0xf8>)
 8016d98:	2201      	movs	r2, #1
 8016d9a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8016d9c:	e069      	b.n	8016e72 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8016d9e:	4b38      	ldr	r3, [pc, #224]	@ (8016e80 <vTaskSwitchContext+0xf8>)
 8016da0:	2200      	movs	r2, #0
 8016da2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8016da4:	4b37      	ldr	r3, [pc, #220]	@ (8016e84 <vTaskSwitchContext+0xfc>)
 8016da6:	681b      	ldr	r3, [r3, #0]
 8016da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016daa:	61fb      	str	r3, [r7, #28]
 8016dac:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8016db0:	61bb      	str	r3, [r7, #24]
 8016db2:	69fb      	ldr	r3, [r7, #28]
 8016db4:	681b      	ldr	r3, [r3, #0]
 8016db6:	69ba      	ldr	r2, [r7, #24]
 8016db8:	429a      	cmp	r2, r3
 8016dba:	d111      	bne.n	8016de0 <vTaskSwitchContext+0x58>
 8016dbc:	69fb      	ldr	r3, [r7, #28]
 8016dbe:	3304      	adds	r3, #4
 8016dc0:	681b      	ldr	r3, [r3, #0]
 8016dc2:	69ba      	ldr	r2, [r7, #24]
 8016dc4:	429a      	cmp	r2, r3
 8016dc6:	d10b      	bne.n	8016de0 <vTaskSwitchContext+0x58>
 8016dc8:	69fb      	ldr	r3, [r7, #28]
 8016dca:	3308      	adds	r3, #8
 8016dcc:	681b      	ldr	r3, [r3, #0]
 8016dce:	69ba      	ldr	r2, [r7, #24]
 8016dd0:	429a      	cmp	r2, r3
 8016dd2:	d105      	bne.n	8016de0 <vTaskSwitchContext+0x58>
 8016dd4:	69fb      	ldr	r3, [r7, #28]
 8016dd6:	330c      	adds	r3, #12
 8016dd8:	681b      	ldr	r3, [r3, #0]
 8016dda:	69ba      	ldr	r2, [r7, #24]
 8016ddc:	429a      	cmp	r2, r3
 8016dde:	d008      	beq.n	8016df2 <vTaskSwitchContext+0x6a>
 8016de0:	4b28      	ldr	r3, [pc, #160]	@ (8016e84 <vTaskSwitchContext+0xfc>)
 8016de2:	681a      	ldr	r2, [r3, #0]
 8016de4:	4b27      	ldr	r3, [pc, #156]	@ (8016e84 <vTaskSwitchContext+0xfc>)
 8016de6:	681b      	ldr	r3, [r3, #0]
 8016de8:	3334      	adds	r3, #52	@ 0x34
 8016dea:	4619      	mov	r1, r3
 8016dec:	4610      	mov	r0, r2
 8016dee:	f7e9 fbac 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016df2:	4b25      	ldr	r3, [pc, #148]	@ (8016e88 <vTaskSwitchContext+0x100>)
 8016df4:	681b      	ldr	r3, [r3, #0]
 8016df6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8016df8:	68fb      	ldr	r3, [r7, #12]
 8016dfa:	fab3 f383 	clz	r3, r3
 8016dfe:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8016e00:	7afb      	ldrb	r3, [r7, #11]
 8016e02:	f1c3 031f 	rsb	r3, r3, #31
 8016e06:	617b      	str	r3, [r7, #20]
 8016e08:	4920      	ldr	r1, [pc, #128]	@ (8016e8c <vTaskSwitchContext+0x104>)
 8016e0a:	697a      	ldr	r2, [r7, #20]
 8016e0c:	4613      	mov	r3, r2
 8016e0e:	009b      	lsls	r3, r3, #2
 8016e10:	4413      	add	r3, r2
 8016e12:	009b      	lsls	r3, r3, #2
 8016e14:	440b      	add	r3, r1
 8016e16:	681b      	ldr	r3, [r3, #0]
 8016e18:	2b00      	cmp	r3, #0
 8016e1a:	d10d      	bne.n	8016e38 <vTaskSwitchContext+0xb0>
	__asm volatile
 8016e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e20:	b672      	cpsid	i
 8016e22:	f383 8811 	msr	BASEPRI, r3
 8016e26:	f3bf 8f6f 	isb	sy
 8016e2a:	f3bf 8f4f 	dsb	sy
 8016e2e:	b662      	cpsie	i
 8016e30:	607b      	str	r3, [r7, #4]
}
 8016e32:	bf00      	nop
 8016e34:	bf00      	nop
 8016e36:	e7fd      	b.n	8016e34 <vTaskSwitchContext+0xac>
 8016e38:	697a      	ldr	r2, [r7, #20]
 8016e3a:	4613      	mov	r3, r2
 8016e3c:	009b      	lsls	r3, r3, #2
 8016e3e:	4413      	add	r3, r2
 8016e40:	009b      	lsls	r3, r3, #2
 8016e42:	4a12      	ldr	r2, [pc, #72]	@ (8016e8c <vTaskSwitchContext+0x104>)
 8016e44:	4413      	add	r3, r2
 8016e46:	613b      	str	r3, [r7, #16]
 8016e48:	693b      	ldr	r3, [r7, #16]
 8016e4a:	685b      	ldr	r3, [r3, #4]
 8016e4c:	685a      	ldr	r2, [r3, #4]
 8016e4e:	693b      	ldr	r3, [r7, #16]
 8016e50:	605a      	str	r2, [r3, #4]
 8016e52:	693b      	ldr	r3, [r7, #16]
 8016e54:	685a      	ldr	r2, [r3, #4]
 8016e56:	693b      	ldr	r3, [r7, #16]
 8016e58:	3308      	adds	r3, #8
 8016e5a:	429a      	cmp	r2, r3
 8016e5c:	d104      	bne.n	8016e68 <vTaskSwitchContext+0xe0>
 8016e5e:	693b      	ldr	r3, [r7, #16]
 8016e60:	685b      	ldr	r3, [r3, #4]
 8016e62:	685a      	ldr	r2, [r3, #4]
 8016e64:	693b      	ldr	r3, [r7, #16]
 8016e66:	605a      	str	r2, [r3, #4]
 8016e68:	693b      	ldr	r3, [r7, #16]
 8016e6a:	685b      	ldr	r3, [r3, #4]
 8016e6c:	68db      	ldr	r3, [r3, #12]
 8016e6e:	4a05      	ldr	r2, [pc, #20]	@ (8016e84 <vTaskSwitchContext+0xfc>)
 8016e70:	6013      	str	r3, [r2, #0]
}
 8016e72:	bf00      	nop
 8016e74:	3720      	adds	r7, #32
 8016e76:	46bd      	mov	sp, r7
 8016e78:	bd80      	pop	{r7, pc}
 8016e7a:	bf00      	nop
 8016e7c:	20014c28 	.word	0x20014c28
 8016e80:	20014c14 	.word	0x20014c14
 8016e84:	20014b00 	.word	0x20014b00
 8016e88:	20014c08 	.word	0x20014c08
 8016e8c:	20014b04 	.word	0x20014b04

08016e90 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016e90:	b580      	push	{r7, lr}
 8016e92:	b084      	sub	sp, #16
 8016e94:	af00      	add	r7, sp, #0
 8016e96:	6078      	str	r0, [r7, #4]
 8016e98:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8016e9a:	687b      	ldr	r3, [r7, #4]
 8016e9c:	2b00      	cmp	r3, #0
 8016e9e:	d10d      	bne.n	8016ebc <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8016ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ea4:	b672      	cpsid	i
 8016ea6:	f383 8811 	msr	BASEPRI, r3
 8016eaa:	f3bf 8f6f 	isb	sy
 8016eae:	f3bf 8f4f 	dsb	sy
 8016eb2:	b662      	cpsie	i
 8016eb4:	60fb      	str	r3, [r7, #12]
}
 8016eb6:	bf00      	nop
 8016eb8:	bf00      	nop
 8016eba:	e7fd      	b.n	8016eb8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016ebc:	4b07      	ldr	r3, [pc, #28]	@ (8016edc <vTaskPlaceOnEventList+0x4c>)
 8016ebe:	681b      	ldr	r3, [r3, #0]
 8016ec0:	3318      	adds	r3, #24
 8016ec2:	4619      	mov	r1, r3
 8016ec4:	6878      	ldr	r0, [r7, #4]
 8016ec6:	f7fe fd62 	bl	801598e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016eca:	2101      	movs	r1, #1
 8016ecc:	6838      	ldr	r0, [r7, #0]
 8016ece:	f000 fa7b 	bl	80173c8 <prvAddCurrentTaskToDelayedList>
}
 8016ed2:	bf00      	nop
 8016ed4:	3710      	adds	r7, #16
 8016ed6:	46bd      	mov	sp, r7
 8016ed8:	bd80      	pop	{r7, pc}
 8016eda:	bf00      	nop
 8016edc:	20014b00 	.word	0x20014b00

08016ee0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016ee0:	b580      	push	{r7, lr}
 8016ee2:	b086      	sub	sp, #24
 8016ee4:	af00      	add	r7, sp, #0
 8016ee6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	68db      	ldr	r3, [r3, #12]
 8016eec:	68db      	ldr	r3, [r3, #12]
 8016eee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016ef0:	693b      	ldr	r3, [r7, #16]
 8016ef2:	2b00      	cmp	r3, #0
 8016ef4:	d10d      	bne.n	8016f12 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8016ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016efa:	b672      	cpsid	i
 8016efc:	f383 8811 	msr	BASEPRI, r3
 8016f00:	f3bf 8f6f 	isb	sy
 8016f04:	f3bf 8f4f 	dsb	sy
 8016f08:	b662      	cpsie	i
 8016f0a:	60fb      	str	r3, [r7, #12]
}
 8016f0c:	bf00      	nop
 8016f0e:	bf00      	nop
 8016f10:	e7fd      	b.n	8016f0e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016f12:	693b      	ldr	r3, [r7, #16]
 8016f14:	3318      	adds	r3, #24
 8016f16:	4618      	mov	r0, r3
 8016f18:	f7fe fd72 	bl	8015a00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8016f94 <xTaskRemoveFromEventList+0xb4>)
 8016f1e:	681b      	ldr	r3, [r3, #0]
 8016f20:	2b00      	cmp	r3, #0
 8016f22:	d11c      	bne.n	8016f5e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016f24:	693b      	ldr	r3, [r7, #16]
 8016f26:	3304      	adds	r3, #4
 8016f28:	4618      	mov	r0, r3
 8016f2a:	f7fe fd69 	bl	8015a00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016f2e:	693b      	ldr	r3, [r7, #16]
 8016f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016f32:	2201      	movs	r2, #1
 8016f34:	409a      	lsls	r2, r3
 8016f36:	4b18      	ldr	r3, [pc, #96]	@ (8016f98 <xTaskRemoveFromEventList+0xb8>)
 8016f38:	681b      	ldr	r3, [r3, #0]
 8016f3a:	4313      	orrs	r3, r2
 8016f3c:	4a16      	ldr	r2, [pc, #88]	@ (8016f98 <xTaskRemoveFromEventList+0xb8>)
 8016f3e:	6013      	str	r3, [r2, #0]
 8016f40:	693b      	ldr	r3, [r7, #16]
 8016f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016f44:	4613      	mov	r3, r2
 8016f46:	009b      	lsls	r3, r3, #2
 8016f48:	4413      	add	r3, r2
 8016f4a:	009b      	lsls	r3, r3, #2
 8016f4c:	4a13      	ldr	r2, [pc, #76]	@ (8016f9c <xTaskRemoveFromEventList+0xbc>)
 8016f4e:	441a      	add	r2, r3
 8016f50:	693b      	ldr	r3, [r7, #16]
 8016f52:	3304      	adds	r3, #4
 8016f54:	4619      	mov	r1, r3
 8016f56:	4610      	mov	r0, r2
 8016f58:	f7fe fcf5 	bl	8015946 <vListInsertEnd>
 8016f5c:	e005      	b.n	8016f6a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016f5e:	693b      	ldr	r3, [r7, #16]
 8016f60:	3318      	adds	r3, #24
 8016f62:	4619      	mov	r1, r3
 8016f64:	480e      	ldr	r0, [pc, #56]	@ (8016fa0 <xTaskRemoveFromEventList+0xc0>)
 8016f66:	f7fe fcee 	bl	8015946 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016f6a:	693b      	ldr	r3, [r7, #16]
 8016f6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8016fa4 <xTaskRemoveFromEventList+0xc4>)
 8016f70:	681b      	ldr	r3, [r3, #0]
 8016f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016f74:	429a      	cmp	r2, r3
 8016f76:	d905      	bls.n	8016f84 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016f78:	2301      	movs	r3, #1
 8016f7a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8016fa8 <xTaskRemoveFromEventList+0xc8>)
 8016f7e:	2201      	movs	r2, #1
 8016f80:	601a      	str	r2, [r3, #0]
 8016f82:	e001      	b.n	8016f88 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8016f84:	2300      	movs	r3, #0
 8016f86:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8016f88:	697b      	ldr	r3, [r7, #20]
}
 8016f8a:	4618      	mov	r0, r3
 8016f8c:	3718      	adds	r7, #24
 8016f8e:	46bd      	mov	sp, r7
 8016f90:	bd80      	pop	{r7, pc}
 8016f92:	bf00      	nop
 8016f94:	20014c28 	.word	0x20014c28
 8016f98:	20014c08 	.word	0x20014c08
 8016f9c:	20014b04 	.word	0x20014b04
 8016fa0:	20014bc0 	.word	0x20014bc0
 8016fa4:	20014b00 	.word	0x20014b00
 8016fa8:	20014c14 	.word	0x20014c14

08016fac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016fac:	b480      	push	{r7}
 8016fae:	b083      	sub	sp, #12
 8016fb0:	af00      	add	r7, sp, #0
 8016fb2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016fb4:	4b06      	ldr	r3, [pc, #24]	@ (8016fd0 <vTaskInternalSetTimeOutState+0x24>)
 8016fb6:	681a      	ldr	r2, [r3, #0]
 8016fb8:	687b      	ldr	r3, [r7, #4]
 8016fba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016fbc:	4b05      	ldr	r3, [pc, #20]	@ (8016fd4 <vTaskInternalSetTimeOutState+0x28>)
 8016fbe:	681a      	ldr	r2, [r3, #0]
 8016fc0:	687b      	ldr	r3, [r7, #4]
 8016fc2:	605a      	str	r2, [r3, #4]
}
 8016fc4:	bf00      	nop
 8016fc6:	370c      	adds	r7, #12
 8016fc8:	46bd      	mov	sp, r7
 8016fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fce:	4770      	bx	lr
 8016fd0:	20014c18 	.word	0x20014c18
 8016fd4:	20014c04 	.word	0x20014c04

08016fd8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8016fd8:	b580      	push	{r7, lr}
 8016fda:	b088      	sub	sp, #32
 8016fdc:	af00      	add	r7, sp, #0
 8016fde:	6078      	str	r0, [r7, #4]
 8016fe0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8016fe2:	687b      	ldr	r3, [r7, #4]
 8016fe4:	2b00      	cmp	r3, #0
 8016fe6:	d10d      	bne.n	8017004 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8016fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fec:	b672      	cpsid	i
 8016fee:	f383 8811 	msr	BASEPRI, r3
 8016ff2:	f3bf 8f6f 	isb	sy
 8016ff6:	f3bf 8f4f 	dsb	sy
 8016ffa:	b662      	cpsie	i
 8016ffc:	613b      	str	r3, [r7, #16]
}
 8016ffe:	bf00      	nop
 8017000:	bf00      	nop
 8017002:	e7fd      	b.n	8017000 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8017004:	683b      	ldr	r3, [r7, #0]
 8017006:	2b00      	cmp	r3, #0
 8017008:	d10d      	bne.n	8017026 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 801700a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801700e:	b672      	cpsid	i
 8017010:	f383 8811 	msr	BASEPRI, r3
 8017014:	f3bf 8f6f 	isb	sy
 8017018:	f3bf 8f4f 	dsb	sy
 801701c:	b662      	cpsie	i
 801701e:	60fb      	str	r3, [r7, #12]
}
 8017020:	bf00      	nop
 8017022:	bf00      	nop
 8017024:	e7fd      	b.n	8017022 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8017026:	f000 fb41 	bl	80176ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801702a:	4b1d      	ldr	r3, [pc, #116]	@ (80170a0 <xTaskCheckForTimeOut+0xc8>)
 801702c:	681b      	ldr	r3, [r3, #0]
 801702e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	685b      	ldr	r3, [r3, #4]
 8017034:	69ba      	ldr	r2, [r7, #24]
 8017036:	1ad3      	subs	r3, r2, r3
 8017038:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801703a:	683b      	ldr	r3, [r7, #0]
 801703c:	681b      	ldr	r3, [r3, #0]
 801703e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8017042:	d102      	bne.n	801704a <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8017044:	2300      	movs	r3, #0
 8017046:	61fb      	str	r3, [r7, #28]
 8017048:	e023      	b.n	8017092 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801704a:	687b      	ldr	r3, [r7, #4]
 801704c:	681a      	ldr	r2, [r3, #0]
 801704e:	4b15      	ldr	r3, [pc, #84]	@ (80170a4 <xTaskCheckForTimeOut+0xcc>)
 8017050:	681b      	ldr	r3, [r3, #0]
 8017052:	429a      	cmp	r2, r3
 8017054:	d007      	beq.n	8017066 <xTaskCheckForTimeOut+0x8e>
 8017056:	687b      	ldr	r3, [r7, #4]
 8017058:	685b      	ldr	r3, [r3, #4]
 801705a:	69ba      	ldr	r2, [r7, #24]
 801705c:	429a      	cmp	r2, r3
 801705e:	d302      	bcc.n	8017066 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8017060:	2301      	movs	r3, #1
 8017062:	61fb      	str	r3, [r7, #28]
 8017064:	e015      	b.n	8017092 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8017066:	683b      	ldr	r3, [r7, #0]
 8017068:	681b      	ldr	r3, [r3, #0]
 801706a:	697a      	ldr	r2, [r7, #20]
 801706c:	429a      	cmp	r2, r3
 801706e:	d20b      	bcs.n	8017088 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8017070:	683b      	ldr	r3, [r7, #0]
 8017072:	681a      	ldr	r2, [r3, #0]
 8017074:	697b      	ldr	r3, [r7, #20]
 8017076:	1ad2      	subs	r2, r2, r3
 8017078:	683b      	ldr	r3, [r7, #0]
 801707a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801707c:	6878      	ldr	r0, [r7, #4]
 801707e:	f7ff ff95 	bl	8016fac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8017082:	2300      	movs	r3, #0
 8017084:	61fb      	str	r3, [r7, #28]
 8017086:	e004      	b.n	8017092 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8017088:	683b      	ldr	r3, [r7, #0]
 801708a:	2200      	movs	r2, #0
 801708c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801708e:	2301      	movs	r3, #1
 8017090:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8017092:	f000 fb41 	bl	8017718 <vPortExitCritical>

	return xReturn;
 8017096:	69fb      	ldr	r3, [r7, #28]
}
 8017098:	4618      	mov	r0, r3
 801709a:	3720      	adds	r7, #32
 801709c:	46bd      	mov	sp, r7
 801709e:	bd80      	pop	{r7, pc}
 80170a0:	20014c04 	.word	0x20014c04
 80170a4:	20014c18 	.word	0x20014c18

080170a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80170a8:	b480      	push	{r7}
 80170aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80170ac:	4b03      	ldr	r3, [pc, #12]	@ (80170bc <vTaskMissedYield+0x14>)
 80170ae:	2201      	movs	r2, #1
 80170b0:	601a      	str	r2, [r3, #0]
}
 80170b2:	bf00      	nop
 80170b4:	46bd      	mov	sp, r7
 80170b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170ba:	4770      	bx	lr
 80170bc:	20014c14 	.word	0x20014c14

080170c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80170c0:	b580      	push	{r7, lr}
 80170c2:	b082      	sub	sp, #8
 80170c4:	af00      	add	r7, sp, #0
 80170c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80170c8:	f000 f854 	bl	8017174 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80170cc:	4b07      	ldr	r3, [pc, #28]	@ (80170ec <prvIdleTask+0x2c>)
 80170ce:	681b      	ldr	r3, [r3, #0]
 80170d0:	2b01      	cmp	r3, #1
 80170d2:	d907      	bls.n	80170e4 <prvIdleTask+0x24>
			{
				taskYIELD();
 80170d4:	4b06      	ldr	r3, [pc, #24]	@ (80170f0 <prvIdleTask+0x30>)
 80170d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80170da:	601a      	str	r2, [r3, #0]
 80170dc:	f3bf 8f4f 	dsb	sy
 80170e0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80170e4:	f7e9 fa2a 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80170e8:	e7ee      	b.n	80170c8 <prvIdleTask+0x8>
 80170ea:	bf00      	nop
 80170ec:	20014b04 	.word	0x20014b04
 80170f0:	e000ed04 	.word	0xe000ed04

080170f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80170f4:	b580      	push	{r7, lr}
 80170f6:	b082      	sub	sp, #8
 80170f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80170fa:	2300      	movs	r3, #0
 80170fc:	607b      	str	r3, [r7, #4]
 80170fe:	e00c      	b.n	801711a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8017100:	687a      	ldr	r2, [r7, #4]
 8017102:	4613      	mov	r3, r2
 8017104:	009b      	lsls	r3, r3, #2
 8017106:	4413      	add	r3, r2
 8017108:	009b      	lsls	r3, r3, #2
 801710a:	4a12      	ldr	r2, [pc, #72]	@ (8017154 <prvInitialiseTaskLists+0x60>)
 801710c:	4413      	add	r3, r2
 801710e:	4618      	mov	r0, r3
 8017110:	f7fe fbec 	bl	80158ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	3301      	adds	r3, #1
 8017118:	607b      	str	r3, [r7, #4]
 801711a:	687b      	ldr	r3, [r7, #4]
 801711c:	2b06      	cmp	r3, #6
 801711e:	d9ef      	bls.n	8017100 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8017120:	480d      	ldr	r0, [pc, #52]	@ (8017158 <prvInitialiseTaskLists+0x64>)
 8017122:	f7fe fbe3 	bl	80158ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8017126:	480d      	ldr	r0, [pc, #52]	@ (801715c <prvInitialiseTaskLists+0x68>)
 8017128:	f7fe fbe0 	bl	80158ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801712c:	480c      	ldr	r0, [pc, #48]	@ (8017160 <prvInitialiseTaskLists+0x6c>)
 801712e:	f7fe fbdd 	bl	80158ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8017132:	480c      	ldr	r0, [pc, #48]	@ (8017164 <prvInitialiseTaskLists+0x70>)
 8017134:	f7fe fbda 	bl	80158ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8017138:	480b      	ldr	r0, [pc, #44]	@ (8017168 <prvInitialiseTaskLists+0x74>)
 801713a:	f7fe fbd7 	bl	80158ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801713e:	4b0b      	ldr	r3, [pc, #44]	@ (801716c <prvInitialiseTaskLists+0x78>)
 8017140:	4a05      	ldr	r2, [pc, #20]	@ (8017158 <prvInitialiseTaskLists+0x64>)
 8017142:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8017144:	4b0a      	ldr	r3, [pc, #40]	@ (8017170 <prvInitialiseTaskLists+0x7c>)
 8017146:	4a05      	ldr	r2, [pc, #20]	@ (801715c <prvInitialiseTaskLists+0x68>)
 8017148:	601a      	str	r2, [r3, #0]
}
 801714a:	bf00      	nop
 801714c:	3708      	adds	r7, #8
 801714e:	46bd      	mov	sp, r7
 8017150:	bd80      	pop	{r7, pc}
 8017152:	bf00      	nop
 8017154:	20014b04 	.word	0x20014b04
 8017158:	20014b90 	.word	0x20014b90
 801715c:	20014ba4 	.word	0x20014ba4
 8017160:	20014bc0 	.word	0x20014bc0
 8017164:	20014bd4 	.word	0x20014bd4
 8017168:	20014bec 	.word	0x20014bec
 801716c:	20014bb8 	.word	0x20014bb8
 8017170:	20014bbc 	.word	0x20014bbc

08017174 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8017174:	b580      	push	{r7, lr}
 8017176:	b082      	sub	sp, #8
 8017178:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801717a:	e019      	b.n	80171b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801717c:	f000 fa96 	bl	80176ac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017180:	4b10      	ldr	r3, [pc, #64]	@ (80171c4 <prvCheckTasksWaitingTermination+0x50>)
 8017182:	68db      	ldr	r3, [r3, #12]
 8017184:	68db      	ldr	r3, [r3, #12]
 8017186:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017188:	687b      	ldr	r3, [r7, #4]
 801718a:	3304      	adds	r3, #4
 801718c:	4618      	mov	r0, r3
 801718e:	f7fe fc37 	bl	8015a00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8017192:	4b0d      	ldr	r3, [pc, #52]	@ (80171c8 <prvCheckTasksWaitingTermination+0x54>)
 8017194:	681b      	ldr	r3, [r3, #0]
 8017196:	3b01      	subs	r3, #1
 8017198:	4a0b      	ldr	r2, [pc, #44]	@ (80171c8 <prvCheckTasksWaitingTermination+0x54>)
 801719a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801719c:	4b0b      	ldr	r3, [pc, #44]	@ (80171cc <prvCheckTasksWaitingTermination+0x58>)
 801719e:	681b      	ldr	r3, [r3, #0]
 80171a0:	3b01      	subs	r3, #1
 80171a2:	4a0a      	ldr	r2, [pc, #40]	@ (80171cc <prvCheckTasksWaitingTermination+0x58>)
 80171a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80171a6:	f000 fab7 	bl	8017718 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80171aa:	6878      	ldr	r0, [r7, #4]
 80171ac:	f000 f810 	bl	80171d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80171b0:	4b06      	ldr	r3, [pc, #24]	@ (80171cc <prvCheckTasksWaitingTermination+0x58>)
 80171b2:	681b      	ldr	r3, [r3, #0]
 80171b4:	2b00      	cmp	r3, #0
 80171b6:	d1e1      	bne.n	801717c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80171b8:	bf00      	nop
 80171ba:	bf00      	nop
 80171bc:	3708      	adds	r7, #8
 80171be:	46bd      	mov	sp, r7
 80171c0:	bd80      	pop	{r7, pc}
 80171c2:	bf00      	nop
 80171c4:	20014bd4 	.word	0x20014bd4
 80171c8:	20014c00 	.word	0x20014c00
 80171cc:	20014be8 	.word	0x20014be8

080171d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80171d0:	b580      	push	{r7, lr}
 80171d2:	b084      	sub	sp, #16
 80171d4:	af00      	add	r7, sp, #0
 80171d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80171d8:	687b      	ldr	r3, [r7, #4]
 80171da:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80171de:	2b00      	cmp	r3, #0
 80171e0:	d108      	bne.n	80171f4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80171e6:	4618      	mov	r0, r3
 80171e8:	f000 fc60 	bl	8017aac <vPortFree>
				vPortFree( pxTCB );
 80171ec:	6878      	ldr	r0, [r7, #4]
 80171ee:	f000 fc5d 	bl	8017aac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80171f2:	e01b      	b.n	801722c <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80171f4:	687b      	ldr	r3, [r7, #4]
 80171f6:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80171fa:	2b01      	cmp	r3, #1
 80171fc:	d103      	bne.n	8017206 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80171fe:	6878      	ldr	r0, [r7, #4]
 8017200:	f000 fc54 	bl	8017aac <vPortFree>
	}
 8017204:	e012      	b.n	801722c <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8017206:	687b      	ldr	r3, [r7, #4]
 8017208:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801720c:	2b02      	cmp	r3, #2
 801720e:	d00d      	beq.n	801722c <prvDeleteTCB+0x5c>
	__asm volatile
 8017210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017214:	b672      	cpsid	i
 8017216:	f383 8811 	msr	BASEPRI, r3
 801721a:	f3bf 8f6f 	isb	sy
 801721e:	f3bf 8f4f 	dsb	sy
 8017222:	b662      	cpsie	i
 8017224:	60fb      	str	r3, [r7, #12]
}
 8017226:	bf00      	nop
 8017228:	bf00      	nop
 801722a:	e7fd      	b.n	8017228 <prvDeleteTCB+0x58>
	}
 801722c:	bf00      	nop
 801722e:	3710      	adds	r7, #16
 8017230:	46bd      	mov	sp, r7
 8017232:	bd80      	pop	{r7, pc}

08017234 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8017234:	b480      	push	{r7}
 8017236:	b083      	sub	sp, #12
 8017238:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801723a:	4b0c      	ldr	r3, [pc, #48]	@ (801726c <prvResetNextTaskUnblockTime+0x38>)
 801723c:	681b      	ldr	r3, [r3, #0]
 801723e:	681b      	ldr	r3, [r3, #0]
 8017240:	2b00      	cmp	r3, #0
 8017242:	d104      	bne.n	801724e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8017244:	4b0a      	ldr	r3, [pc, #40]	@ (8017270 <prvResetNextTaskUnblockTime+0x3c>)
 8017246:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801724a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801724c:	e008      	b.n	8017260 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801724e:	4b07      	ldr	r3, [pc, #28]	@ (801726c <prvResetNextTaskUnblockTime+0x38>)
 8017250:	681b      	ldr	r3, [r3, #0]
 8017252:	68db      	ldr	r3, [r3, #12]
 8017254:	68db      	ldr	r3, [r3, #12]
 8017256:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	685b      	ldr	r3, [r3, #4]
 801725c:	4a04      	ldr	r2, [pc, #16]	@ (8017270 <prvResetNextTaskUnblockTime+0x3c>)
 801725e:	6013      	str	r3, [r2, #0]
}
 8017260:	bf00      	nop
 8017262:	370c      	adds	r7, #12
 8017264:	46bd      	mov	sp, r7
 8017266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801726a:	4770      	bx	lr
 801726c:	20014bb8 	.word	0x20014bb8
 8017270:	20014c20 	.word	0x20014c20

08017274 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8017274:	b480      	push	{r7}
 8017276:	b083      	sub	sp, #12
 8017278:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801727a:	4b0b      	ldr	r3, [pc, #44]	@ (80172a8 <xTaskGetSchedulerState+0x34>)
 801727c:	681b      	ldr	r3, [r3, #0]
 801727e:	2b00      	cmp	r3, #0
 8017280:	d102      	bne.n	8017288 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8017282:	2301      	movs	r3, #1
 8017284:	607b      	str	r3, [r7, #4]
 8017286:	e008      	b.n	801729a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017288:	4b08      	ldr	r3, [pc, #32]	@ (80172ac <xTaskGetSchedulerState+0x38>)
 801728a:	681b      	ldr	r3, [r3, #0]
 801728c:	2b00      	cmp	r3, #0
 801728e:	d102      	bne.n	8017296 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8017290:	2302      	movs	r3, #2
 8017292:	607b      	str	r3, [r7, #4]
 8017294:	e001      	b.n	801729a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8017296:	2300      	movs	r3, #0
 8017298:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801729a:	687b      	ldr	r3, [r7, #4]
	}
 801729c:	4618      	mov	r0, r3
 801729e:	370c      	adds	r7, #12
 80172a0:	46bd      	mov	sp, r7
 80172a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172a6:	4770      	bx	lr
 80172a8:	20014c0c 	.word	0x20014c0c
 80172ac:	20014c28 	.word	0x20014c28

080172b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80172b0:	b580      	push	{r7, lr}
 80172b2:	b086      	sub	sp, #24
 80172b4:	af00      	add	r7, sp, #0
 80172b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80172bc:	2300      	movs	r3, #0
 80172be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80172c0:	687b      	ldr	r3, [r7, #4]
 80172c2:	2b00      	cmp	r3, #0
 80172c4:	d074      	beq.n	80173b0 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80172c6:	4b3d      	ldr	r3, [pc, #244]	@ (80173bc <xTaskPriorityDisinherit+0x10c>)
 80172c8:	681b      	ldr	r3, [r3, #0]
 80172ca:	693a      	ldr	r2, [r7, #16]
 80172cc:	429a      	cmp	r2, r3
 80172ce:	d00d      	beq.n	80172ec <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80172d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172d4:	b672      	cpsid	i
 80172d6:	f383 8811 	msr	BASEPRI, r3
 80172da:	f3bf 8f6f 	isb	sy
 80172de:	f3bf 8f4f 	dsb	sy
 80172e2:	b662      	cpsie	i
 80172e4:	60fb      	str	r3, [r7, #12]
}
 80172e6:	bf00      	nop
 80172e8:	bf00      	nop
 80172ea:	e7fd      	b.n	80172e8 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80172ec:	693b      	ldr	r3, [r7, #16]
 80172ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80172f0:	2b00      	cmp	r3, #0
 80172f2:	d10d      	bne.n	8017310 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80172f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172f8:	b672      	cpsid	i
 80172fa:	f383 8811 	msr	BASEPRI, r3
 80172fe:	f3bf 8f6f 	isb	sy
 8017302:	f3bf 8f4f 	dsb	sy
 8017306:	b662      	cpsie	i
 8017308:	60bb      	str	r3, [r7, #8]
}
 801730a:	bf00      	nop
 801730c:	bf00      	nop
 801730e:	e7fd      	b.n	801730c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8017310:	693b      	ldr	r3, [r7, #16]
 8017312:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017314:	1e5a      	subs	r2, r3, #1
 8017316:	693b      	ldr	r3, [r7, #16]
 8017318:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801731a:	693b      	ldr	r3, [r7, #16]
 801731c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801731e:	693b      	ldr	r3, [r7, #16]
 8017320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017322:	429a      	cmp	r2, r3
 8017324:	d044      	beq.n	80173b0 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8017326:	693b      	ldr	r3, [r7, #16]
 8017328:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801732a:	2b00      	cmp	r3, #0
 801732c:	d140      	bne.n	80173b0 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801732e:	693b      	ldr	r3, [r7, #16]
 8017330:	3304      	adds	r3, #4
 8017332:	4618      	mov	r0, r3
 8017334:	f7fe fb64 	bl	8015a00 <uxListRemove>
 8017338:	4603      	mov	r3, r0
 801733a:	2b00      	cmp	r3, #0
 801733c:	d115      	bne.n	801736a <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801733e:	693b      	ldr	r3, [r7, #16]
 8017340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017342:	491f      	ldr	r1, [pc, #124]	@ (80173c0 <xTaskPriorityDisinherit+0x110>)
 8017344:	4613      	mov	r3, r2
 8017346:	009b      	lsls	r3, r3, #2
 8017348:	4413      	add	r3, r2
 801734a:	009b      	lsls	r3, r3, #2
 801734c:	440b      	add	r3, r1
 801734e:	681b      	ldr	r3, [r3, #0]
 8017350:	2b00      	cmp	r3, #0
 8017352:	d10a      	bne.n	801736a <xTaskPriorityDisinherit+0xba>
 8017354:	693b      	ldr	r3, [r7, #16]
 8017356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017358:	2201      	movs	r2, #1
 801735a:	fa02 f303 	lsl.w	r3, r2, r3
 801735e:	43da      	mvns	r2, r3
 8017360:	4b18      	ldr	r3, [pc, #96]	@ (80173c4 <xTaskPriorityDisinherit+0x114>)
 8017362:	681b      	ldr	r3, [r3, #0]
 8017364:	4013      	ands	r3, r2
 8017366:	4a17      	ldr	r2, [pc, #92]	@ (80173c4 <xTaskPriorityDisinherit+0x114>)
 8017368:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801736a:	693b      	ldr	r3, [r7, #16]
 801736c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801736e:	693b      	ldr	r3, [r7, #16]
 8017370:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017372:	693b      	ldr	r3, [r7, #16]
 8017374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017376:	f1c3 0207 	rsb	r2, r3, #7
 801737a:	693b      	ldr	r3, [r7, #16]
 801737c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801737e:	693b      	ldr	r3, [r7, #16]
 8017380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017382:	2201      	movs	r2, #1
 8017384:	409a      	lsls	r2, r3
 8017386:	4b0f      	ldr	r3, [pc, #60]	@ (80173c4 <xTaskPriorityDisinherit+0x114>)
 8017388:	681b      	ldr	r3, [r3, #0]
 801738a:	4313      	orrs	r3, r2
 801738c:	4a0d      	ldr	r2, [pc, #52]	@ (80173c4 <xTaskPriorityDisinherit+0x114>)
 801738e:	6013      	str	r3, [r2, #0]
 8017390:	693b      	ldr	r3, [r7, #16]
 8017392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017394:	4613      	mov	r3, r2
 8017396:	009b      	lsls	r3, r3, #2
 8017398:	4413      	add	r3, r2
 801739a:	009b      	lsls	r3, r3, #2
 801739c:	4a08      	ldr	r2, [pc, #32]	@ (80173c0 <xTaskPriorityDisinherit+0x110>)
 801739e:	441a      	add	r2, r3
 80173a0:	693b      	ldr	r3, [r7, #16]
 80173a2:	3304      	adds	r3, #4
 80173a4:	4619      	mov	r1, r3
 80173a6:	4610      	mov	r0, r2
 80173a8:	f7fe facd 	bl	8015946 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80173ac:	2301      	movs	r3, #1
 80173ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80173b0:	697b      	ldr	r3, [r7, #20]
	}
 80173b2:	4618      	mov	r0, r3
 80173b4:	3718      	adds	r7, #24
 80173b6:	46bd      	mov	sp, r7
 80173b8:	bd80      	pop	{r7, pc}
 80173ba:	bf00      	nop
 80173bc:	20014b00 	.word	0x20014b00
 80173c0:	20014b04 	.word	0x20014b04
 80173c4:	20014c08 	.word	0x20014c08

080173c8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80173c8:	b580      	push	{r7, lr}
 80173ca:	b084      	sub	sp, #16
 80173cc:	af00      	add	r7, sp, #0
 80173ce:	6078      	str	r0, [r7, #4]
 80173d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80173d2:	4b29      	ldr	r3, [pc, #164]	@ (8017478 <prvAddCurrentTaskToDelayedList+0xb0>)
 80173d4:	681b      	ldr	r3, [r3, #0]
 80173d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80173d8:	4b28      	ldr	r3, [pc, #160]	@ (801747c <prvAddCurrentTaskToDelayedList+0xb4>)
 80173da:	681b      	ldr	r3, [r3, #0]
 80173dc:	3304      	adds	r3, #4
 80173de:	4618      	mov	r0, r3
 80173e0:	f7fe fb0e 	bl	8015a00 <uxListRemove>
 80173e4:	4603      	mov	r3, r0
 80173e6:	2b00      	cmp	r3, #0
 80173e8:	d10b      	bne.n	8017402 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80173ea:	4b24      	ldr	r3, [pc, #144]	@ (801747c <prvAddCurrentTaskToDelayedList+0xb4>)
 80173ec:	681b      	ldr	r3, [r3, #0]
 80173ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80173f0:	2201      	movs	r2, #1
 80173f2:	fa02 f303 	lsl.w	r3, r2, r3
 80173f6:	43da      	mvns	r2, r3
 80173f8:	4b21      	ldr	r3, [pc, #132]	@ (8017480 <prvAddCurrentTaskToDelayedList+0xb8>)
 80173fa:	681b      	ldr	r3, [r3, #0]
 80173fc:	4013      	ands	r3, r2
 80173fe:	4a20      	ldr	r2, [pc, #128]	@ (8017480 <prvAddCurrentTaskToDelayedList+0xb8>)
 8017400:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8017408:	d10a      	bne.n	8017420 <prvAddCurrentTaskToDelayedList+0x58>
 801740a:	683b      	ldr	r3, [r7, #0]
 801740c:	2b00      	cmp	r3, #0
 801740e:	d007      	beq.n	8017420 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017410:	4b1a      	ldr	r3, [pc, #104]	@ (801747c <prvAddCurrentTaskToDelayedList+0xb4>)
 8017412:	681b      	ldr	r3, [r3, #0]
 8017414:	3304      	adds	r3, #4
 8017416:	4619      	mov	r1, r3
 8017418:	481a      	ldr	r0, [pc, #104]	@ (8017484 <prvAddCurrentTaskToDelayedList+0xbc>)
 801741a:	f7fe fa94 	bl	8015946 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801741e:	e026      	b.n	801746e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8017420:	68fa      	ldr	r2, [r7, #12]
 8017422:	687b      	ldr	r3, [r7, #4]
 8017424:	4413      	add	r3, r2
 8017426:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8017428:	4b14      	ldr	r3, [pc, #80]	@ (801747c <prvAddCurrentTaskToDelayedList+0xb4>)
 801742a:	681b      	ldr	r3, [r3, #0]
 801742c:	68ba      	ldr	r2, [r7, #8]
 801742e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8017430:	68ba      	ldr	r2, [r7, #8]
 8017432:	68fb      	ldr	r3, [r7, #12]
 8017434:	429a      	cmp	r2, r3
 8017436:	d209      	bcs.n	801744c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017438:	4b13      	ldr	r3, [pc, #76]	@ (8017488 <prvAddCurrentTaskToDelayedList+0xc0>)
 801743a:	681a      	ldr	r2, [r3, #0]
 801743c:	4b0f      	ldr	r3, [pc, #60]	@ (801747c <prvAddCurrentTaskToDelayedList+0xb4>)
 801743e:	681b      	ldr	r3, [r3, #0]
 8017440:	3304      	adds	r3, #4
 8017442:	4619      	mov	r1, r3
 8017444:	4610      	mov	r0, r2
 8017446:	f7fe faa2 	bl	801598e <vListInsert>
}
 801744a:	e010      	b.n	801746e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801744c:	4b0f      	ldr	r3, [pc, #60]	@ (801748c <prvAddCurrentTaskToDelayedList+0xc4>)
 801744e:	681a      	ldr	r2, [r3, #0]
 8017450:	4b0a      	ldr	r3, [pc, #40]	@ (801747c <prvAddCurrentTaskToDelayedList+0xb4>)
 8017452:	681b      	ldr	r3, [r3, #0]
 8017454:	3304      	adds	r3, #4
 8017456:	4619      	mov	r1, r3
 8017458:	4610      	mov	r0, r2
 801745a:	f7fe fa98 	bl	801598e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801745e:	4b0c      	ldr	r3, [pc, #48]	@ (8017490 <prvAddCurrentTaskToDelayedList+0xc8>)
 8017460:	681b      	ldr	r3, [r3, #0]
 8017462:	68ba      	ldr	r2, [r7, #8]
 8017464:	429a      	cmp	r2, r3
 8017466:	d202      	bcs.n	801746e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8017468:	4a09      	ldr	r2, [pc, #36]	@ (8017490 <prvAddCurrentTaskToDelayedList+0xc8>)
 801746a:	68bb      	ldr	r3, [r7, #8]
 801746c:	6013      	str	r3, [r2, #0]
}
 801746e:	bf00      	nop
 8017470:	3710      	adds	r7, #16
 8017472:	46bd      	mov	sp, r7
 8017474:	bd80      	pop	{r7, pc}
 8017476:	bf00      	nop
 8017478:	20014c04 	.word	0x20014c04
 801747c:	20014b00 	.word	0x20014b00
 8017480:	20014c08 	.word	0x20014c08
 8017484:	20014bec 	.word	0x20014bec
 8017488:	20014bbc 	.word	0x20014bbc
 801748c:	20014bb8 	.word	0x20014bb8
 8017490:	20014c20 	.word	0x20014c20

08017494 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8017494:	b480      	push	{r7}
 8017496:	b085      	sub	sp, #20
 8017498:	af00      	add	r7, sp, #0
 801749a:	60f8      	str	r0, [r7, #12]
 801749c:	60b9      	str	r1, [r7, #8]
 801749e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80174a0:	68fb      	ldr	r3, [r7, #12]
 80174a2:	3b04      	subs	r3, #4
 80174a4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80174a6:	68fb      	ldr	r3, [r7, #12]
 80174a8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80174ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80174ae:	68fb      	ldr	r3, [r7, #12]
 80174b0:	3b04      	subs	r3, #4
 80174b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80174b4:	68bb      	ldr	r3, [r7, #8]
 80174b6:	f023 0201 	bic.w	r2, r3, #1
 80174ba:	68fb      	ldr	r3, [r7, #12]
 80174bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80174be:	68fb      	ldr	r3, [r7, #12]
 80174c0:	3b04      	subs	r3, #4
 80174c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80174c4:	4a0c      	ldr	r2, [pc, #48]	@ (80174f8 <pxPortInitialiseStack+0x64>)
 80174c6:	68fb      	ldr	r3, [r7, #12]
 80174c8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80174ca:	68fb      	ldr	r3, [r7, #12]
 80174cc:	3b14      	subs	r3, #20
 80174ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80174d0:	687a      	ldr	r2, [r7, #4]
 80174d2:	68fb      	ldr	r3, [r7, #12]
 80174d4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80174d6:	68fb      	ldr	r3, [r7, #12]
 80174d8:	3b04      	subs	r3, #4
 80174da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80174dc:	68fb      	ldr	r3, [r7, #12]
 80174de:	f06f 0202 	mvn.w	r2, #2
 80174e2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80174e4:	68fb      	ldr	r3, [r7, #12]
 80174e6:	3b20      	subs	r3, #32
 80174e8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80174ea:	68fb      	ldr	r3, [r7, #12]
}
 80174ec:	4618      	mov	r0, r3
 80174ee:	3714      	adds	r7, #20
 80174f0:	46bd      	mov	sp, r7
 80174f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174f6:	4770      	bx	lr
 80174f8:	080174fd 	.word	0x080174fd

080174fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80174fc:	b480      	push	{r7}
 80174fe:	b085      	sub	sp, #20
 8017500:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8017502:	2300      	movs	r3, #0
 8017504:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8017506:	4b15      	ldr	r3, [pc, #84]	@ (801755c <prvTaskExitError+0x60>)
 8017508:	681b      	ldr	r3, [r3, #0]
 801750a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801750e:	d00d      	beq.n	801752c <prvTaskExitError+0x30>
	__asm volatile
 8017510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017514:	b672      	cpsid	i
 8017516:	f383 8811 	msr	BASEPRI, r3
 801751a:	f3bf 8f6f 	isb	sy
 801751e:	f3bf 8f4f 	dsb	sy
 8017522:	b662      	cpsie	i
 8017524:	60fb      	str	r3, [r7, #12]
}
 8017526:	bf00      	nop
 8017528:	bf00      	nop
 801752a:	e7fd      	b.n	8017528 <prvTaskExitError+0x2c>
	__asm volatile
 801752c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017530:	b672      	cpsid	i
 8017532:	f383 8811 	msr	BASEPRI, r3
 8017536:	f3bf 8f6f 	isb	sy
 801753a:	f3bf 8f4f 	dsb	sy
 801753e:	b662      	cpsie	i
 8017540:	60bb      	str	r3, [r7, #8]
}
 8017542:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8017544:	bf00      	nop
 8017546:	687b      	ldr	r3, [r7, #4]
 8017548:	2b00      	cmp	r3, #0
 801754a:	d0fc      	beq.n	8017546 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801754c:	bf00      	nop
 801754e:	bf00      	nop
 8017550:	3714      	adds	r7, #20
 8017552:	46bd      	mov	sp, r7
 8017554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017558:	4770      	bx	lr
 801755a:	bf00      	nop
 801755c:	20012060 	.word	0x20012060

08017560 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8017560:	4b07      	ldr	r3, [pc, #28]	@ (8017580 <pxCurrentTCBConst2>)
 8017562:	6819      	ldr	r1, [r3, #0]
 8017564:	6808      	ldr	r0, [r1, #0]
 8017566:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801756a:	f380 8809 	msr	PSP, r0
 801756e:	f3bf 8f6f 	isb	sy
 8017572:	f04f 0000 	mov.w	r0, #0
 8017576:	f380 8811 	msr	BASEPRI, r0
 801757a:	4770      	bx	lr
 801757c:	f3af 8000 	nop.w

08017580 <pxCurrentTCBConst2>:
 8017580:	20014b00 	.word	0x20014b00
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8017584:	bf00      	nop
 8017586:	bf00      	nop

08017588 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8017588:	4808      	ldr	r0, [pc, #32]	@ (80175ac <prvPortStartFirstTask+0x24>)
 801758a:	6800      	ldr	r0, [r0, #0]
 801758c:	6800      	ldr	r0, [r0, #0]
 801758e:	f380 8808 	msr	MSP, r0
 8017592:	f04f 0000 	mov.w	r0, #0
 8017596:	f380 8814 	msr	CONTROL, r0
 801759a:	b662      	cpsie	i
 801759c:	b661      	cpsie	f
 801759e:	f3bf 8f4f 	dsb	sy
 80175a2:	f3bf 8f6f 	isb	sy
 80175a6:	df00      	svc	0
 80175a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80175aa:	bf00      	nop
 80175ac:	e000ed08 	.word	0xe000ed08

080175b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80175b0:	b580      	push	{r7, lr}
 80175b2:	b084      	sub	sp, #16
 80175b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80175b6:	4b37      	ldr	r3, [pc, #220]	@ (8017694 <xPortStartScheduler+0xe4>)
 80175b8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80175ba:	68fb      	ldr	r3, [r7, #12]
 80175bc:	781b      	ldrb	r3, [r3, #0]
 80175be:	b2db      	uxtb	r3, r3
 80175c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80175c2:	68fb      	ldr	r3, [r7, #12]
 80175c4:	22ff      	movs	r2, #255	@ 0xff
 80175c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80175c8:	68fb      	ldr	r3, [r7, #12]
 80175ca:	781b      	ldrb	r3, [r3, #0]
 80175cc:	b2db      	uxtb	r3, r3
 80175ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80175d0:	78fb      	ldrb	r3, [r7, #3]
 80175d2:	b2db      	uxtb	r3, r3
 80175d4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80175d8:	b2da      	uxtb	r2, r3
 80175da:	4b2f      	ldr	r3, [pc, #188]	@ (8017698 <xPortStartScheduler+0xe8>)
 80175dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80175de:	4b2f      	ldr	r3, [pc, #188]	@ (801769c <xPortStartScheduler+0xec>)
 80175e0:	2207      	movs	r2, #7
 80175e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80175e4:	e009      	b.n	80175fa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80175e6:	4b2d      	ldr	r3, [pc, #180]	@ (801769c <xPortStartScheduler+0xec>)
 80175e8:	681b      	ldr	r3, [r3, #0]
 80175ea:	3b01      	subs	r3, #1
 80175ec:	4a2b      	ldr	r2, [pc, #172]	@ (801769c <xPortStartScheduler+0xec>)
 80175ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80175f0:	78fb      	ldrb	r3, [r7, #3]
 80175f2:	b2db      	uxtb	r3, r3
 80175f4:	005b      	lsls	r3, r3, #1
 80175f6:	b2db      	uxtb	r3, r3
 80175f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80175fa:	78fb      	ldrb	r3, [r7, #3]
 80175fc:	b2db      	uxtb	r3, r3
 80175fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017602:	2b80      	cmp	r3, #128	@ 0x80
 8017604:	d0ef      	beq.n	80175e6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8017606:	4b25      	ldr	r3, [pc, #148]	@ (801769c <xPortStartScheduler+0xec>)
 8017608:	681b      	ldr	r3, [r3, #0]
 801760a:	f1c3 0307 	rsb	r3, r3, #7
 801760e:	2b04      	cmp	r3, #4
 8017610:	d00d      	beq.n	801762e <xPortStartScheduler+0x7e>
	__asm volatile
 8017612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017616:	b672      	cpsid	i
 8017618:	f383 8811 	msr	BASEPRI, r3
 801761c:	f3bf 8f6f 	isb	sy
 8017620:	f3bf 8f4f 	dsb	sy
 8017624:	b662      	cpsie	i
 8017626:	60bb      	str	r3, [r7, #8]
}
 8017628:	bf00      	nop
 801762a:	bf00      	nop
 801762c:	e7fd      	b.n	801762a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801762e:	4b1b      	ldr	r3, [pc, #108]	@ (801769c <xPortStartScheduler+0xec>)
 8017630:	681b      	ldr	r3, [r3, #0]
 8017632:	021b      	lsls	r3, r3, #8
 8017634:	4a19      	ldr	r2, [pc, #100]	@ (801769c <xPortStartScheduler+0xec>)
 8017636:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017638:	4b18      	ldr	r3, [pc, #96]	@ (801769c <xPortStartScheduler+0xec>)
 801763a:	681b      	ldr	r3, [r3, #0]
 801763c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017640:	4a16      	ldr	r2, [pc, #88]	@ (801769c <xPortStartScheduler+0xec>)
 8017642:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	b2da      	uxtb	r2, r3
 8017648:	68fb      	ldr	r3, [r7, #12]
 801764a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801764c:	4b14      	ldr	r3, [pc, #80]	@ (80176a0 <xPortStartScheduler+0xf0>)
 801764e:	681b      	ldr	r3, [r3, #0]
 8017650:	4a13      	ldr	r2, [pc, #76]	@ (80176a0 <xPortStartScheduler+0xf0>)
 8017652:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017656:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017658:	4b11      	ldr	r3, [pc, #68]	@ (80176a0 <xPortStartScheduler+0xf0>)
 801765a:	681b      	ldr	r3, [r3, #0]
 801765c:	4a10      	ldr	r2, [pc, #64]	@ (80176a0 <xPortStartScheduler+0xf0>)
 801765e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017662:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017664:	f000 f8dc 	bl	8017820 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017668:	4b0e      	ldr	r3, [pc, #56]	@ (80176a4 <xPortStartScheduler+0xf4>)
 801766a:	2200      	movs	r2, #0
 801766c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801766e:	f000 f8fb 	bl	8017868 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017672:	4b0d      	ldr	r3, [pc, #52]	@ (80176a8 <xPortStartScheduler+0xf8>)
 8017674:	681b      	ldr	r3, [r3, #0]
 8017676:	4a0c      	ldr	r2, [pc, #48]	@ (80176a8 <xPortStartScheduler+0xf8>)
 8017678:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801767c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801767e:	f7ff ff83 	bl	8017588 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017682:	f7ff fb81 	bl	8016d88 <vTaskSwitchContext>
	prvTaskExitError();
 8017686:	f7ff ff39 	bl	80174fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801768a:	2300      	movs	r3, #0
}
 801768c:	4618      	mov	r0, r3
 801768e:	3710      	adds	r7, #16
 8017690:	46bd      	mov	sp, r7
 8017692:	bd80      	pop	{r7, pc}
 8017694:	e000e400 	.word	0xe000e400
 8017698:	20014c2c 	.word	0x20014c2c
 801769c:	20014c30 	.word	0x20014c30
 80176a0:	e000ed20 	.word	0xe000ed20
 80176a4:	20012060 	.word	0x20012060
 80176a8:	e000ef34 	.word	0xe000ef34

080176ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80176ac:	b480      	push	{r7}
 80176ae:	b083      	sub	sp, #12
 80176b0:	af00      	add	r7, sp, #0
	__asm volatile
 80176b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80176b6:	b672      	cpsid	i
 80176b8:	f383 8811 	msr	BASEPRI, r3
 80176bc:	f3bf 8f6f 	isb	sy
 80176c0:	f3bf 8f4f 	dsb	sy
 80176c4:	b662      	cpsie	i
 80176c6:	607b      	str	r3, [r7, #4]
}
 80176c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80176ca:	4b11      	ldr	r3, [pc, #68]	@ (8017710 <vPortEnterCritical+0x64>)
 80176cc:	681b      	ldr	r3, [r3, #0]
 80176ce:	3301      	adds	r3, #1
 80176d0:	4a0f      	ldr	r2, [pc, #60]	@ (8017710 <vPortEnterCritical+0x64>)
 80176d2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80176d4:	4b0e      	ldr	r3, [pc, #56]	@ (8017710 <vPortEnterCritical+0x64>)
 80176d6:	681b      	ldr	r3, [r3, #0]
 80176d8:	2b01      	cmp	r3, #1
 80176da:	d112      	bne.n	8017702 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80176dc:	4b0d      	ldr	r3, [pc, #52]	@ (8017714 <vPortEnterCritical+0x68>)
 80176de:	681b      	ldr	r3, [r3, #0]
 80176e0:	b2db      	uxtb	r3, r3
 80176e2:	2b00      	cmp	r3, #0
 80176e4:	d00d      	beq.n	8017702 <vPortEnterCritical+0x56>
	__asm volatile
 80176e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80176ea:	b672      	cpsid	i
 80176ec:	f383 8811 	msr	BASEPRI, r3
 80176f0:	f3bf 8f6f 	isb	sy
 80176f4:	f3bf 8f4f 	dsb	sy
 80176f8:	b662      	cpsie	i
 80176fa:	603b      	str	r3, [r7, #0]
}
 80176fc:	bf00      	nop
 80176fe:	bf00      	nop
 8017700:	e7fd      	b.n	80176fe <vPortEnterCritical+0x52>
	}
}
 8017702:	bf00      	nop
 8017704:	370c      	adds	r7, #12
 8017706:	46bd      	mov	sp, r7
 8017708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801770c:	4770      	bx	lr
 801770e:	bf00      	nop
 8017710:	20012060 	.word	0x20012060
 8017714:	e000ed04 	.word	0xe000ed04

08017718 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8017718:	b480      	push	{r7}
 801771a:	b083      	sub	sp, #12
 801771c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801771e:	4b13      	ldr	r3, [pc, #76]	@ (801776c <vPortExitCritical+0x54>)
 8017720:	681b      	ldr	r3, [r3, #0]
 8017722:	2b00      	cmp	r3, #0
 8017724:	d10d      	bne.n	8017742 <vPortExitCritical+0x2a>
	__asm volatile
 8017726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801772a:	b672      	cpsid	i
 801772c:	f383 8811 	msr	BASEPRI, r3
 8017730:	f3bf 8f6f 	isb	sy
 8017734:	f3bf 8f4f 	dsb	sy
 8017738:	b662      	cpsie	i
 801773a:	607b      	str	r3, [r7, #4]
}
 801773c:	bf00      	nop
 801773e:	bf00      	nop
 8017740:	e7fd      	b.n	801773e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8017742:	4b0a      	ldr	r3, [pc, #40]	@ (801776c <vPortExitCritical+0x54>)
 8017744:	681b      	ldr	r3, [r3, #0]
 8017746:	3b01      	subs	r3, #1
 8017748:	4a08      	ldr	r2, [pc, #32]	@ (801776c <vPortExitCritical+0x54>)
 801774a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801774c:	4b07      	ldr	r3, [pc, #28]	@ (801776c <vPortExitCritical+0x54>)
 801774e:	681b      	ldr	r3, [r3, #0]
 8017750:	2b00      	cmp	r3, #0
 8017752:	d105      	bne.n	8017760 <vPortExitCritical+0x48>
 8017754:	2300      	movs	r3, #0
 8017756:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017758:	683b      	ldr	r3, [r7, #0]
 801775a:	f383 8811 	msr	BASEPRI, r3
}
 801775e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017760:	bf00      	nop
 8017762:	370c      	adds	r7, #12
 8017764:	46bd      	mov	sp, r7
 8017766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801776a:	4770      	bx	lr
 801776c:	20012060 	.word	0x20012060

08017770 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017770:	f3ef 8009 	mrs	r0, PSP
 8017774:	f3bf 8f6f 	isb	sy
 8017778:	4b15      	ldr	r3, [pc, #84]	@ (80177d0 <pxCurrentTCBConst>)
 801777a:	681a      	ldr	r2, [r3, #0]
 801777c:	f01e 0f10 	tst.w	lr, #16
 8017780:	bf08      	it	eq
 8017782:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017786:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801778a:	6010      	str	r0, [r2, #0]
 801778c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017790:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017794:	b672      	cpsid	i
 8017796:	f380 8811 	msr	BASEPRI, r0
 801779a:	f3bf 8f4f 	dsb	sy
 801779e:	f3bf 8f6f 	isb	sy
 80177a2:	b662      	cpsie	i
 80177a4:	f7ff faf0 	bl	8016d88 <vTaskSwitchContext>
 80177a8:	f04f 0000 	mov.w	r0, #0
 80177ac:	f380 8811 	msr	BASEPRI, r0
 80177b0:	bc09      	pop	{r0, r3}
 80177b2:	6819      	ldr	r1, [r3, #0]
 80177b4:	6808      	ldr	r0, [r1, #0]
 80177b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177ba:	f01e 0f10 	tst.w	lr, #16
 80177be:	bf08      	it	eq
 80177c0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80177c4:	f380 8809 	msr	PSP, r0
 80177c8:	f3bf 8f6f 	isb	sy
 80177cc:	4770      	bx	lr
 80177ce:	bf00      	nop

080177d0 <pxCurrentTCBConst>:
 80177d0:	20014b00 	.word	0x20014b00
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80177d4:	bf00      	nop
 80177d6:	bf00      	nop

080177d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80177d8:	b580      	push	{r7, lr}
 80177da:	b082      	sub	sp, #8
 80177dc:	af00      	add	r7, sp, #0
	__asm volatile
 80177de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80177e2:	b672      	cpsid	i
 80177e4:	f383 8811 	msr	BASEPRI, r3
 80177e8:	f3bf 8f6f 	isb	sy
 80177ec:	f3bf 8f4f 	dsb	sy
 80177f0:	b662      	cpsie	i
 80177f2:	607b      	str	r3, [r7, #4]
}
 80177f4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80177f6:	f7ff fa0b 	bl	8016c10 <xTaskIncrementTick>
 80177fa:	4603      	mov	r3, r0
 80177fc:	2b00      	cmp	r3, #0
 80177fe:	d003      	beq.n	8017808 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8017800:	4b06      	ldr	r3, [pc, #24]	@ (801781c <SysTick_Handler+0x44>)
 8017802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017806:	601a      	str	r2, [r3, #0]
 8017808:	2300      	movs	r3, #0
 801780a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801780c:	683b      	ldr	r3, [r7, #0]
 801780e:	f383 8811 	msr	BASEPRI, r3
}
 8017812:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8017814:	bf00      	nop
 8017816:	3708      	adds	r7, #8
 8017818:	46bd      	mov	sp, r7
 801781a:	bd80      	pop	{r7, pc}
 801781c:	e000ed04 	.word	0xe000ed04

08017820 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8017820:	b480      	push	{r7}
 8017822:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8017824:	4b0b      	ldr	r3, [pc, #44]	@ (8017854 <vPortSetupTimerInterrupt+0x34>)
 8017826:	2200      	movs	r2, #0
 8017828:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801782a:	4b0b      	ldr	r3, [pc, #44]	@ (8017858 <vPortSetupTimerInterrupt+0x38>)
 801782c:	2200      	movs	r2, #0
 801782e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8017830:	4b0a      	ldr	r3, [pc, #40]	@ (801785c <vPortSetupTimerInterrupt+0x3c>)
 8017832:	681b      	ldr	r3, [r3, #0]
 8017834:	4a0a      	ldr	r2, [pc, #40]	@ (8017860 <vPortSetupTimerInterrupt+0x40>)
 8017836:	fba2 2303 	umull	r2, r3, r2, r3
 801783a:	099b      	lsrs	r3, r3, #6
 801783c:	4a09      	ldr	r2, [pc, #36]	@ (8017864 <vPortSetupTimerInterrupt+0x44>)
 801783e:	3b01      	subs	r3, #1
 8017840:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8017842:	4b04      	ldr	r3, [pc, #16]	@ (8017854 <vPortSetupTimerInterrupt+0x34>)
 8017844:	2207      	movs	r2, #7
 8017846:	601a      	str	r2, [r3, #0]
}
 8017848:	bf00      	nop
 801784a:	46bd      	mov	sp, r7
 801784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017850:	4770      	bx	lr
 8017852:	bf00      	nop
 8017854:	e000e010 	.word	0xe000e010
 8017858:	e000e018 	.word	0xe000e018
 801785c:	20012000 	.word	0x20012000
 8017860:	10624dd3 	.word	0x10624dd3
 8017864:	e000e014 	.word	0xe000e014

08017868 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017868:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017878 <vPortEnableVFP+0x10>
 801786c:	6801      	ldr	r1, [r0, #0]
 801786e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8017872:	6001      	str	r1, [r0, #0]
 8017874:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017876:	bf00      	nop
 8017878:	e000ed88 	.word	0xe000ed88

0801787c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801787c:	b480      	push	{r7}
 801787e:	b085      	sub	sp, #20
 8017880:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8017882:	f3ef 8305 	mrs	r3, IPSR
 8017886:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017888:	68fb      	ldr	r3, [r7, #12]
 801788a:	2b0f      	cmp	r3, #15
 801788c:	d917      	bls.n	80178be <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801788e:	4a1a      	ldr	r2, [pc, #104]	@ (80178f8 <vPortValidateInterruptPriority+0x7c>)
 8017890:	68fb      	ldr	r3, [r7, #12]
 8017892:	4413      	add	r3, r2
 8017894:	781b      	ldrb	r3, [r3, #0]
 8017896:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017898:	4b18      	ldr	r3, [pc, #96]	@ (80178fc <vPortValidateInterruptPriority+0x80>)
 801789a:	781b      	ldrb	r3, [r3, #0]
 801789c:	7afa      	ldrb	r2, [r7, #11]
 801789e:	429a      	cmp	r2, r3
 80178a0:	d20d      	bcs.n	80178be <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80178a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178a6:	b672      	cpsid	i
 80178a8:	f383 8811 	msr	BASEPRI, r3
 80178ac:	f3bf 8f6f 	isb	sy
 80178b0:	f3bf 8f4f 	dsb	sy
 80178b4:	b662      	cpsie	i
 80178b6:	607b      	str	r3, [r7, #4]
}
 80178b8:	bf00      	nop
 80178ba:	bf00      	nop
 80178bc:	e7fd      	b.n	80178ba <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80178be:	4b10      	ldr	r3, [pc, #64]	@ (8017900 <vPortValidateInterruptPriority+0x84>)
 80178c0:	681b      	ldr	r3, [r3, #0]
 80178c2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80178c6:	4b0f      	ldr	r3, [pc, #60]	@ (8017904 <vPortValidateInterruptPriority+0x88>)
 80178c8:	681b      	ldr	r3, [r3, #0]
 80178ca:	429a      	cmp	r2, r3
 80178cc:	d90d      	bls.n	80178ea <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80178ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178d2:	b672      	cpsid	i
 80178d4:	f383 8811 	msr	BASEPRI, r3
 80178d8:	f3bf 8f6f 	isb	sy
 80178dc:	f3bf 8f4f 	dsb	sy
 80178e0:	b662      	cpsie	i
 80178e2:	603b      	str	r3, [r7, #0]
}
 80178e4:	bf00      	nop
 80178e6:	bf00      	nop
 80178e8:	e7fd      	b.n	80178e6 <vPortValidateInterruptPriority+0x6a>
	}
 80178ea:	bf00      	nop
 80178ec:	3714      	adds	r7, #20
 80178ee:	46bd      	mov	sp, r7
 80178f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178f4:	4770      	bx	lr
 80178f6:	bf00      	nop
 80178f8:	e000e3f0 	.word	0xe000e3f0
 80178fc:	20014c2c 	.word	0x20014c2c
 8017900:	e000ed0c 	.word	0xe000ed0c
 8017904:	20014c30 	.word	0x20014c30

08017908 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8017908:	b580      	push	{r7, lr}
 801790a:	b08a      	sub	sp, #40	@ 0x28
 801790c:	af00      	add	r7, sp, #0
 801790e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8017910:	2300      	movs	r3, #0
 8017912:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8017914:	f7ff f8ac 	bl	8016a70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8017918:	4b5f      	ldr	r3, [pc, #380]	@ (8017a98 <pvPortMalloc+0x190>)
 801791a:	681b      	ldr	r3, [r3, #0]
 801791c:	2b00      	cmp	r3, #0
 801791e:	d101      	bne.n	8017924 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017920:	f000 f924 	bl	8017b6c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017924:	4b5d      	ldr	r3, [pc, #372]	@ (8017a9c <pvPortMalloc+0x194>)
 8017926:	681a      	ldr	r2, [r3, #0]
 8017928:	687b      	ldr	r3, [r7, #4]
 801792a:	4013      	ands	r3, r2
 801792c:	2b00      	cmp	r3, #0
 801792e:	f040 8094 	bne.w	8017a5a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017932:	687b      	ldr	r3, [r7, #4]
 8017934:	2b00      	cmp	r3, #0
 8017936:	d020      	beq.n	801797a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8017938:	2208      	movs	r2, #8
 801793a:	687b      	ldr	r3, [r7, #4]
 801793c:	4413      	add	r3, r2
 801793e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017940:	687b      	ldr	r3, [r7, #4]
 8017942:	f003 0307 	and.w	r3, r3, #7
 8017946:	2b00      	cmp	r3, #0
 8017948:	d017      	beq.n	801797a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801794a:	687b      	ldr	r3, [r7, #4]
 801794c:	f023 0307 	bic.w	r3, r3, #7
 8017950:	3308      	adds	r3, #8
 8017952:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017954:	687b      	ldr	r3, [r7, #4]
 8017956:	f003 0307 	and.w	r3, r3, #7
 801795a:	2b00      	cmp	r3, #0
 801795c:	d00d      	beq.n	801797a <pvPortMalloc+0x72>
	__asm volatile
 801795e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017962:	b672      	cpsid	i
 8017964:	f383 8811 	msr	BASEPRI, r3
 8017968:	f3bf 8f6f 	isb	sy
 801796c:	f3bf 8f4f 	dsb	sy
 8017970:	b662      	cpsie	i
 8017972:	617b      	str	r3, [r7, #20]
}
 8017974:	bf00      	nop
 8017976:	bf00      	nop
 8017978:	e7fd      	b.n	8017976 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801797a:	687b      	ldr	r3, [r7, #4]
 801797c:	2b00      	cmp	r3, #0
 801797e:	d06c      	beq.n	8017a5a <pvPortMalloc+0x152>
 8017980:	4b47      	ldr	r3, [pc, #284]	@ (8017aa0 <pvPortMalloc+0x198>)
 8017982:	681b      	ldr	r3, [r3, #0]
 8017984:	687a      	ldr	r2, [r7, #4]
 8017986:	429a      	cmp	r2, r3
 8017988:	d867      	bhi.n	8017a5a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801798a:	4b46      	ldr	r3, [pc, #280]	@ (8017aa4 <pvPortMalloc+0x19c>)
 801798c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801798e:	4b45      	ldr	r3, [pc, #276]	@ (8017aa4 <pvPortMalloc+0x19c>)
 8017990:	681b      	ldr	r3, [r3, #0]
 8017992:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017994:	e004      	b.n	80179a0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8017996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017998:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801799a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801799c:	681b      	ldr	r3, [r3, #0]
 801799e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80179a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80179a2:	685b      	ldr	r3, [r3, #4]
 80179a4:	687a      	ldr	r2, [r7, #4]
 80179a6:	429a      	cmp	r2, r3
 80179a8:	d903      	bls.n	80179b2 <pvPortMalloc+0xaa>
 80179aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80179ac:	681b      	ldr	r3, [r3, #0]
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d1f1      	bne.n	8017996 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80179b2:	4b39      	ldr	r3, [pc, #228]	@ (8017a98 <pvPortMalloc+0x190>)
 80179b4:	681b      	ldr	r3, [r3, #0]
 80179b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80179b8:	429a      	cmp	r2, r3
 80179ba:	d04e      	beq.n	8017a5a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80179bc:	6a3b      	ldr	r3, [r7, #32]
 80179be:	681b      	ldr	r3, [r3, #0]
 80179c0:	2208      	movs	r2, #8
 80179c2:	4413      	add	r3, r2
 80179c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80179c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80179c8:	681a      	ldr	r2, [r3, #0]
 80179ca:	6a3b      	ldr	r3, [r7, #32]
 80179cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80179ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80179d0:	685a      	ldr	r2, [r3, #4]
 80179d2:	687b      	ldr	r3, [r7, #4]
 80179d4:	1ad2      	subs	r2, r2, r3
 80179d6:	2308      	movs	r3, #8
 80179d8:	005b      	lsls	r3, r3, #1
 80179da:	429a      	cmp	r2, r3
 80179dc:	d922      	bls.n	8017a24 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80179de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80179e0:	687b      	ldr	r3, [r7, #4]
 80179e2:	4413      	add	r3, r2
 80179e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80179e6:	69bb      	ldr	r3, [r7, #24]
 80179e8:	f003 0307 	and.w	r3, r3, #7
 80179ec:	2b00      	cmp	r3, #0
 80179ee:	d00d      	beq.n	8017a0c <pvPortMalloc+0x104>
	__asm volatile
 80179f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80179f4:	b672      	cpsid	i
 80179f6:	f383 8811 	msr	BASEPRI, r3
 80179fa:	f3bf 8f6f 	isb	sy
 80179fe:	f3bf 8f4f 	dsb	sy
 8017a02:	b662      	cpsie	i
 8017a04:	613b      	str	r3, [r7, #16]
}
 8017a06:	bf00      	nop
 8017a08:	bf00      	nop
 8017a0a:	e7fd      	b.n	8017a08 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8017a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017a0e:	685a      	ldr	r2, [r3, #4]
 8017a10:	687b      	ldr	r3, [r7, #4]
 8017a12:	1ad2      	subs	r2, r2, r3
 8017a14:	69bb      	ldr	r3, [r7, #24]
 8017a16:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8017a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017a1a:	687a      	ldr	r2, [r7, #4]
 8017a1c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8017a1e:	69b8      	ldr	r0, [r7, #24]
 8017a20:	f000 f906 	bl	8017c30 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017a24:	4b1e      	ldr	r3, [pc, #120]	@ (8017aa0 <pvPortMalloc+0x198>)
 8017a26:	681a      	ldr	r2, [r3, #0]
 8017a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017a2a:	685b      	ldr	r3, [r3, #4]
 8017a2c:	1ad3      	subs	r3, r2, r3
 8017a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8017aa0 <pvPortMalloc+0x198>)
 8017a30:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017a32:	4b1b      	ldr	r3, [pc, #108]	@ (8017aa0 <pvPortMalloc+0x198>)
 8017a34:	681a      	ldr	r2, [r3, #0]
 8017a36:	4b1c      	ldr	r3, [pc, #112]	@ (8017aa8 <pvPortMalloc+0x1a0>)
 8017a38:	681b      	ldr	r3, [r3, #0]
 8017a3a:	429a      	cmp	r2, r3
 8017a3c:	d203      	bcs.n	8017a46 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8017a3e:	4b18      	ldr	r3, [pc, #96]	@ (8017aa0 <pvPortMalloc+0x198>)
 8017a40:	681b      	ldr	r3, [r3, #0]
 8017a42:	4a19      	ldr	r2, [pc, #100]	@ (8017aa8 <pvPortMalloc+0x1a0>)
 8017a44:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017a48:	685a      	ldr	r2, [r3, #4]
 8017a4a:	4b14      	ldr	r3, [pc, #80]	@ (8017a9c <pvPortMalloc+0x194>)
 8017a4c:	681b      	ldr	r3, [r3, #0]
 8017a4e:	431a      	orrs	r2, r3
 8017a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017a52:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017a56:	2200      	movs	r2, #0
 8017a58:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8017a5a:	f7ff f817 	bl	8016a8c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8017a5e:	69fb      	ldr	r3, [r7, #28]
 8017a60:	2b00      	cmp	r3, #0
 8017a62:	d101      	bne.n	8017a68 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8017a64:	f7e8 fd7c 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017a68:	69fb      	ldr	r3, [r7, #28]
 8017a6a:	f003 0307 	and.w	r3, r3, #7
 8017a6e:	2b00      	cmp	r3, #0
 8017a70:	d00d      	beq.n	8017a8e <pvPortMalloc+0x186>
	__asm volatile
 8017a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a76:	b672      	cpsid	i
 8017a78:	f383 8811 	msr	BASEPRI, r3
 8017a7c:	f3bf 8f6f 	isb	sy
 8017a80:	f3bf 8f4f 	dsb	sy
 8017a84:	b662      	cpsie	i
 8017a86:	60fb      	str	r3, [r7, #12]
}
 8017a88:	bf00      	nop
 8017a8a:	bf00      	nop
 8017a8c:	e7fd      	b.n	8017a8a <pvPortMalloc+0x182>
	return pvReturn;
 8017a8e:	69fb      	ldr	r3, [r7, #28]
}
 8017a90:	4618      	mov	r0, r3
 8017a92:	3728      	adds	r7, #40	@ 0x28
 8017a94:	46bd      	mov	sp, r7
 8017a96:	bd80      	pop	{r7, pc}
 8017a98:	2001cc3c 	.word	0x2001cc3c
 8017a9c:	2001cc48 	.word	0x2001cc48
 8017aa0:	2001cc40 	.word	0x2001cc40
 8017aa4:	2001cc34 	.word	0x2001cc34
 8017aa8:	2001cc44 	.word	0x2001cc44

08017aac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8017aac:	b580      	push	{r7, lr}
 8017aae:	b086      	sub	sp, #24
 8017ab0:	af00      	add	r7, sp, #0
 8017ab2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017ab4:	687b      	ldr	r3, [r7, #4]
 8017ab6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017ab8:	687b      	ldr	r3, [r7, #4]
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d04e      	beq.n	8017b5c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8017abe:	2308      	movs	r3, #8
 8017ac0:	425b      	negs	r3, r3
 8017ac2:	697a      	ldr	r2, [r7, #20]
 8017ac4:	4413      	add	r3, r2
 8017ac6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8017ac8:	697b      	ldr	r3, [r7, #20]
 8017aca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8017acc:	693b      	ldr	r3, [r7, #16]
 8017ace:	685a      	ldr	r2, [r3, #4]
 8017ad0:	4b24      	ldr	r3, [pc, #144]	@ (8017b64 <vPortFree+0xb8>)
 8017ad2:	681b      	ldr	r3, [r3, #0]
 8017ad4:	4013      	ands	r3, r2
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d10d      	bne.n	8017af6 <vPortFree+0x4a>
	__asm volatile
 8017ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ade:	b672      	cpsid	i
 8017ae0:	f383 8811 	msr	BASEPRI, r3
 8017ae4:	f3bf 8f6f 	isb	sy
 8017ae8:	f3bf 8f4f 	dsb	sy
 8017aec:	b662      	cpsie	i
 8017aee:	60fb      	str	r3, [r7, #12]
}
 8017af0:	bf00      	nop
 8017af2:	bf00      	nop
 8017af4:	e7fd      	b.n	8017af2 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8017af6:	693b      	ldr	r3, [r7, #16]
 8017af8:	681b      	ldr	r3, [r3, #0]
 8017afa:	2b00      	cmp	r3, #0
 8017afc:	d00d      	beq.n	8017b1a <vPortFree+0x6e>
	__asm volatile
 8017afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b02:	b672      	cpsid	i
 8017b04:	f383 8811 	msr	BASEPRI, r3
 8017b08:	f3bf 8f6f 	isb	sy
 8017b0c:	f3bf 8f4f 	dsb	sy
 8017b10:	b662      	cpsie	i
 8017b12:	60bb      	str	r3, [r7, #8]
}
 8017b14:	bf00      	nop
 8017b16:	bf00      	nop
 8017b18:	e7fd      	b.n	8017b16 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8017b1a:	693b      	ldr	r3, [r7, #16]
 8017b1c:	685a      	ldr	r2, [r3, #4]
 8017b1e:	4b11      	ldr	r3, [pc, #68]	@ (8017b64 <vPortFree+0xb8>)
 8017b20:	681b      	ldr	r3, [r3, #0]
 8017b22:	4013      	ands	r3, r2
 8017b24:	2b00      	cmp	r3, #0
 8017b26:	d019      	beq.n	8017b5c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017b28:	693b      	ldr	r3, [r7, #16]
 8017b2a:	681b      	ldr	r3, [r3, #0]
 8017b2c:	2b00      	cmp	r3, #0
 8017b2e:	d115      	bne.n	8017b5c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017b30:	693b      	ldr	r3, [r7, #16]
 8017b32:	685a      	ldr	r2, [r3, #4]
 8017b34:	4b0b      	ldr	r3, [pc, #44]	@ (8017b64 <vPortFree+0xb8>)
 8017b36:	681b      	ldr	r3, [r3, #0]
 8017b38:	43db      	mvns	r3, r3
 8017b3a:	401a      	ands	r2, r3
 8017b3c:	693b      	ldr	r3, [r7, #16]
 8017b3e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017b40:	f7fe ff96 	bl	8016a70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017b44:	693b      	ldr	r3, [r7, #16]
 8017b46:	685a      	ldr	r2, [r3, #4]
 8017b48:	4b07      	ldr	r3, [pc, #28]	@ (8017b68 <vPortFree+0xbc>)
 8017b4a:	681b      	ldr	r3, [r3, #0]
 8017b4c:	4413      	add	r3, r2
 8017b4e:	4a06      	ldr	r2, [pc, #24]	@ (8017b68 <vPortFree+0xbc>)
 8017b50:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017b52:	6938      	ldr	r0, [r7, #16]
 8017b54:	f000 f86c 	bl	8017c30 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8017b58:	f7fe ff98 	bl	8016a8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8017b5c:	bf00      	nop
 8017b5e:	3718      	adds	r7, #24
 8017b60:	46bd      	mov	sp, r7
 8017b62:	bd80      	pop	{r7, pc}
 8017b64:	2001cc48 	.word	0x2001cc48
 8017b68:	2001cc40 	.word	0x2001cc40

08017b6c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8017b6c:	b480      	push	{r7}
 8017b6e:	b085      	sub	sp, #20
 8017b70:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017b72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8017b76:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017b78:	4b27      	ldr	r3, [pc, #156]	@ (8017c18 <prvHeapInit+0xac>)
 8017b7a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8017b7c:	68fb      	ldr	r3, [r7, #12]
 8017b7e:	f003 0307 	and.w	r3, r3, #7
 8017b82:	2b00      	cmp	r3, #0
 8017b84:	d00c      	beq.n	8017ba0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017b86:	68fb      	ldr	r3, [r7, #12]
 8017b88:	3307      	adds	r3, #7
 8017b8a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017b8c:	68fb      	ldr	r3, [r7, #12]
 8017b8e:	f023 0307 	bic.w	r3, r3, #7
 8017b92:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017b94:	68ba      	ldr	r2, [r7, #8]
 8017b96:	68fb      	ldr	r3, [r7, #12]
 8017b98:	1ad3      	subs	r3, r2, r3
 8017b9a:	4a1f      	ldr	r2, [pc, #124]	@ (8017c18 <prvHeapInit+0xac>)
 8017b9c:	4413      	add	r3, r2
 8017b9e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017ba0:	68fb      	ldr	r3, [r7, #12]
 8017ba2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017ba4:	4a1d      	ldr	r2, [pc, #116]	@ (8017c1c <prvHeapInit+0xb0>)
 8017ba6:	687b      	ldr	r3, [r7, #4]
 8017ba8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8017baa:	4b1c      	ldr	r3, [pc, #112]	@ (8017c1c <prvHeapInit+0xb0>)
 8017bac:	2200      	movs	r2, #0
 8017bae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	68ba      	ldr	r2, [r7, #8]
 8017bb4:	4413      	add	r3, r2
 8017bb6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017bb8:	2208      	movs	r2, #8
 8017bba:	68fb      	ldr	r3, [r7, #12]
 8017bbc:	1a9b      	subs	r3, r3, r2
 8017bbe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017bc0:	68fb      	ldr	r3, [r7, #12]
 8017bc2:	f023 0307 	bic.w	r3, r3, #7
 8017bc6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017bc8:	68fb      	ldr	r3, [r7, #12]
 8017bca:	4a15      	ldr	r2, [pc, #84]	@ (8017c20 <prvHeapInit+0xb4>)
 8017bcc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8017bce:	4b14      	ldr	r3, [pc, #80]	@ (8017c20 <prvHeapInit+0xb4>)
 8017bd0:	681b      	ldr	r3, [r3, #0]
 8017bd2:	2200      	movs	r2, #0
 8017bd4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8017bd6:	4b12      	ldr	r3, [pc, #72]	@ (8017c20 <prvHeapInit+0xb4>)
 8017bd8:	681b      	ldr	r3, [r3, #0]
 8017bda:	2200      	movs	r2, #0
 8017bdc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017be2:	683b      	ldr	r3, [r7, #0]
 8017be4:	68fa      	ldr	r2, [r7, #12]
 8017be6:	1ad2      	subs	r2, r2, r3
 8017be8:	683b      	ldr	r3, [r7, #0]
 8017bea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8017bec:	4b0c      	ldr	r3, [pc, #48]	@ (8017c20 <prvHeapInit+0xb4>)
 8017bee:	681a      	ldr	r2, [r3, #0]
 8017bf0:	683b      	ldr	r3, [r7, #0]
 8017bf2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017bf4:	683b      	ldr	r3, [r7, #0]
 8017bf6:	685b      	ldr	r3, [r3, #4]
 8017bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8017c24 <prvHeapInit+0xb8>)
 8017bfa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017bfc:	683b      	ldr	r3, [r7, #0]
 8017bfe:	685b      	ldr	r3, [r3, #4]
 8017c00:	4a09      	ldr	r2, [pc, #36]	@ (8017c28 <prvHeapInit+0xbc>)
 8017c02:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017c04:	4b09      	ldr	r3, [pc, #36]	@ (8017c2c <prvHeapInit+0xc0>)
 8017c06:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8017c0a:	601a      	str	r2, [r3, #0]
}
 8017c0c:	bf00      	nop
 8017c0e:	3714      	adds	r7, #20
 8017c10:	46bd      	mov	sp, r7
 8017c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c16:	4770      	bx	lr
 8017c18:	20014c34 	.word	0x20014c34
 8017c1c:	2001cc34 	.word	0x2001cc34
 8017c20:	2001cc3c 	.word	0x2001cc3c
 8017c24:	2001cc44 	.word	0x2001cc44
 8017c28:	2001cc40 	.word	0x2001cc40
 8017c2c:	2001cc48 	.word	0x2001cc48

08017c30 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017c30:	b480      	push	{r7}
 8017c32:	b085      	sub	sp, #20
 8017c34:	af00      	add	r7, sp, #0
 8017c36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017c38:	4b28      	ldr	r3, [pc, #160]	@ (8017cdc <prvInsertBlockIntoFreeList+0xac>)
 8017c3a:	60fb      	str	r3, [r7, #12]
 8017c3c:	e002      	b.n	8017c44 <prvInsertBlockIntoFreeList+0x14>
 8017c3e:	68fb      	ldr	r3, [r7, #12]
 8017c40:	681b      	ldr	r3, [r3, #0]
 8017c42:	60fb      	str	r3, [r7, #12]
 8017c44:	68fb      	ldr	r3, [r7, #12]
 8017c46:	681b      	ldr	r3, [r3, #0]
 8017c48:	687a      	ldr	r2, [r7, #4]
 8017c4a:	429a      	cmp	r2, r3
 8017c4c:	d8f7      	bhi.n	8017c3e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8017c4e:	68fb      	ldr	r3, [r7, #12]
 8017c50:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017c52:	68fb      	ldr	r3, [r7, #12]
 8017c54:	685b      	ldr	r3, [r3, #4]
 8017c56:	68ba      	ldr	r2, [r7, #8]
 8017c58:	4413      	add	r3, r2
 8017c5a:	687a      	ldr	r2, [r7, #4]
 8017c5c:	429a      	cmp	r2, r3
 8017c5e:	d108      	bne.n	8017c72 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017c60:	68fb      	ldr	r3, [r7, #12]
 8017c62:	685a      	ldr	r2, [r3, #4]
 8017c64:	687b      	ldr	r3, [r7, #4]
 8017c66:	685b      	ldr	r3, [r3, #4]
 8017c68:	441a      	add	r2, r3
 8017c6a:	68fb      	ldr	r3, [r7, #12]
 8017c6c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8017c6e:	68fb      	ldr	r3, [r7, #12]
 8017c70:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017c72:	687b      	ldr	r3, [r7, #4]
 8017c74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017c76:	687b      	ldr	r3, [r7, #4]
 8017c78:	685b      	ldr	r3, [r3, #4]
 8017c7a:	68ba      	ldr	r2, [r7, #8]
 8017c7c:	441a      	add	r2, r3
 8017c7e:	68fb      	ldr	r3, [r7, #12]
 8017c80:	681b      	ldr	r3, [r3, #0]
 8017c82:	429a      	cmp	r2, r3
 8017c84:	d118      	bne.n	8017cb8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017c86:	68fb      	ldr	r3, [r7, #12]
 8017c88:	681a      	ldr	r2, [r3, #0]
 8017c8a:	4b15      	ldr	r3, [pc, #84]	@ (8017ce0 <prvInsertBlockIntoFreeList+0xb0>)
 8017c8c:	681b      	ldr	r3, [r3, #0]
 8017c8e:	429a      	cmp	r2, r3
 8017c90:	d00d      	beq.n	8017cae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	685a      	ldr	r2, [r3, #4]
 8017c96:	68fb      	ldr	r3, [r7, #12]
 8017c98:	681b      	ldr	r3, [r3, #0]
 8017c9a:	685b      	ldr	r3, [r3, #4]
 8017c9c:	441a      	add	r2, r3
 8017c9e:	687b      	ldr	r3, [r7, #4]
 8017ca0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017ca2:	68fb      	ldr	r3, [r7, #12]
 8017ca4:	681b      	ldr	r3, [r3, #0]
 8017ca6:	681a      	ldr	r2, [r3, #0]
 8017ca8:	687b      	ldr	r3, [r7, #4]
 8017caa:	601a      	str	r2, [r3, #0]
 8017cac:	e008      	b.n	8017cc0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8017cae:	4b0c      	ldr	r3, [pc, #48]	@ (8017ce0 <prvInsertBlockIntoFreeList+0xb0>)
 8017cb0:	681a      	ldr	r2, [r3, #0]
 8017cb2:	687b      	ldr	r3, [r7, #4]
 8017cb4:	601a      	str	r2, [r3, #0]
 8017cb6:	e003      	b.n	8017cc0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017cb8:	68fb      	ldr	r3, [r7, #12]
 8017cba:	681a      	ldr	r2, [r3, #0]
 8017cbc:	687b      	ldr	r3, [r7, #4]
 8017cbe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017cc0:	68fa      	ldr	r2, [r7, #12]
 8017cc2:	687b      	ldr	r3, [r7, #4]
 8017cc4:	429a      	cmp	r2, r3
 8017cc6:	d002      	beq.n	8017cce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017cc8:	68fb      	ldr	r3, [r7, #12]
 8017cca:	687a      	ldr	r2, [r7, #4]
 8017ccc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017cce:	bf00      	nop
 8017cd0:	3714      	adds	r7, #20
 8017cd2:	46bd      	mov	sp, r7
 8017cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cd8:	4770      	bx	lr
 8017cda:	bf00      	nop
 8017cdc:	2001cc34 	.word	0x2001cc34
 8017ce0:	2001cc3c 	.word	0x2001cc3c

08017ce4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8017ce4:	b580      	push	{r7, lr}
 8017ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8017ce8:	2201      	movs	r2, #1
 8017cea:	490e      	ldr	r1, [pc, #56]	@ (8017d24 <MX_USB_HOST_Init+0x40>)
 8017cec:	480e      	ldr	r0, [pc, #56]	@ (8017d28 <MX_USB_HOST_Init+0x44>)
 8017cee:	f7fb fde3 	bl	80138b8 <USBH_Init>
 8017cf2:	4603      	mov	r3, r0
 8017cf4:	2b00      	cmp	r3, #0
 8017cf6:	d001      	beq.n	8017cfc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8017cf8:	f7ea f93c 	bl	8001f74 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8017cfc:	490b      	ldr	r1, [pc, #44]	@ (8017d2c <MX_USB_HOST_Init+0x48>)
 8017cfe:	480a      	ldr	r0, [pc, #40]	@ (8017d28 <MX_USB_HOST_Init+0x44>)
 8017d00:	f7fb fead 	bl	8013a5e <USBH_RegisterClass>
 8017d04:	4603      	mov	r3, r0
 8017d06:	2b00      	cmp	r3, #0
 8017d08:	d001      	beq.n	8017d0e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8017d0a:	f7ea f933 	bl	8001f74 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8017d0e:	4806      	ldr	r0, [pc, #24]	@ (8017d28 <MX_USB_HOST_Init+0x44>)
 8017d10:	f7fb ff31 	bl	8013b76 <USBH_Start>
 8017d14:	4603      	mov	r3, r0
 8017d16:	2b00      	cmp	r3, #0
 8017d18:	d001      	beq.n	8017d1e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8017d1a:	f7ea f92b 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8017d1e:	bf00      	nop
 8017d20:	bd80      	pop	{r7, pc}
 8017d22:	bf00      	nop
 8017d24:	08017d31 	.word	0x08017d31
 8017d28:	2001cc4c 	.word	0x2001cc4c
 8017d2c:	20012040 	.word	0x20012040

08017d30 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8017d30:	b480      	push	{r7}
 8017d32:	b083      	sub	sp, #12
 8017d34:	af00      	add	r7, sp, #0
 8017d36:	6078      	str	r0, [r7, #4]
 8017d38:	460b      	mov	r3, r1
 8017d3a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8017d3c:	78fb      	ldrb	r3, [r7, #3]
 8017d3e:	3b01      	subs	r3, #1
 8017d40:	2b04      	cmp	r3, #4
 8017d42:	d819      	bhi.n	8017d78 <USBH_UserProcess+0x48>
 8017d44:	a201      	add	r2, pc, #4	@ (adr r2, 8017d4c <USBH_UserProcess+0x1c>)
 8017d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017d4a:	bf00      	nop
 8017d4c:	08017d79 	.word	0x08017d79
 8017d50:	08017d69 	.word	0x08017d69
 8017d54:	08017d79 	.word	0x08017d79
 8017d58:	08017d71 	.word	0x08017d71
 8017d5c:	08017d61 	.word	0x08017d61
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8017d60:	4b09      	ldr	r3, [pc, #36]	@ (8017d88 <USBH_UserProcess+0x58>)
 8017d62:	2203      	movs	r2, #3
 8017d64:	701a      	strb	r2, [r3, #0]
  break;
 8017d66:	e008      	b.n	8017d7a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8017d68:	4b07      	ldr	r3, [pc, #28]	@ (8017d88 <USBH_UserProcess+0x58>)
 8017d6a:	2202      	movs	r2, #2
 8017d6c:	701a      	strb	r2, [r3, #0]
  break;
 8017d6e:	e004      	b.n	8017d7a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8017d70:	4b05      	ldr	r3, [pc, #20]	@ (8017d88 <USBH_UserProcess+0x58>)
 8017d72:	2201      	movs	r2, #1
 8017d74:	701a      	strb	r2, [r3, #0]
  break;
 8017d76:	e000      	b.n	8017d7a <USBH_UserProcess+0x4a>

  default:
  break;
 8017d78:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8017d7a:	bf00      	nop
 8017d7c:	370c      	adds	r7, #12
 8017d7e:	46bd      	mov	sp, r7
 8017d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d84:	4770      	bx	lr
 8017d86:	bf00      	nop
 8017d88:	2001d030 	.word	0x2001d030

08017d8c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8017d8c:	b580      	push	{r7, lr}
 8017d8e:	b08a      	sub	sp, #40	@ 0x28
 8017d90:	af00      	add	r7, sp, #0
 8017d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017d94:	f107 0314 	add.w	r3, r7, #20
 8017d98:	2200      	movs	r2, #0
 8017d9a:	601a      	str	r2, [r3, #0]
 8017d9c:	605a      	str	r2, [r3, #4]
 8017d9e:	609a      	str	r2, [r3, #8]
 8017da0:	60da      	str	r2, [r3, #12]
 8017da2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8017da4:	687b      	ldr	r3, [r7, #4]
 8017da6:	681b      	ldr	r3, [r3, #0]
 8017da8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8017dac:	d13c      	bne.n	8017e28 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017dae:	4b20      	ldr	r3, [pc, #128]	@ (8017e30 <HAL_HCD_MspInit+0xa4>)
 8017db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017db2:	4a1f      	ldr	r2, [pc, #124]	@ (8017e30 <HAL_HCD_MspInit+0xa4>)
 8017db4:	f043 0301 	orr.w	r3, r3, #1
 8017db8:	6313      	str	r3, [r2, #48]	@ 0x30
 8017dba:	4b1d      	ldr	r3, [pc, #116]	@ (8017e30 <HAL_HCD_MspInit+0xa4>)
 8017dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017dbe:	f003 0301 	and.w	r3, r3, #1
 8017dc2:	613b      	str	r3, [r7, #16]
 8017dc4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8017dc6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8017dca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017dcc:	2302      	movs	r3, #2
 8017dce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017dd0:	2300      	movs	r3, #0
 8017dd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017dd4:	2303      	movs	r3, #3
 8017dd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8017dd8:	230a      	movs	r3, #10
 8017dda:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017ddc:	f107 0314 	add.w	r3, r7, #20
 8017de0:	4619      	mov	r1, r3
 8017de2:	4814      	ldr	r0, [pc, #80]	@ (8017e34 <HAL_HCD_MspInit+0xa8>)
 8017de4:	f7ef fd22 	bl	800782c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017de8:	4b11      	ldr	r3, [pc, #68]	@ (8017e30 <HAL_HCD_MspInit+0xa4>)
 8017dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017dec:	4a10      	ldr	r2, [pc, #64]	@ (8017e30 <HAL_HCD_MspInit+0xa4>)
 8017dee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017df2:	6353      	str	r3, [r2, #52]	@ 0x34
 8017df4:	4b0e      	ldr	r3, [pc, #56]	@ (8017e30 <HAL_HCD_MspInit+0xa4>)
 8017df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017df8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017dfc:	60fb      	str	r3, [r7, #12]
 8017dfe:	68fb      	ldr	r3, [r7, #12]
 8017e00:	4b0b      	ldr	r3, [pc, #44]	@ (8017e30 <HAL_HCD_MspInit+0xa4>)
 8017e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017e04:	4a0a      	ldr	r2, [pc, #40]	@ (8017e30 <HAL_HCD_MspInit+0xa4>)
 8017e06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8017e0a:	6453      	str	r3, [r2, #68]	@ 0x44
 8017e0c:	4b08      	ldr	r3, [pc, #32]	@ (8017e30 <HAL_HCD_MspInit+0xa4>)
 8017e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017e10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8017e14:	60bb      	str	r3, [r7, #8]
 8017e16:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8017e18:	2200      	movs	r2, #0
 8017e1a:	2105      	movs	r1, #5
 8017e1c:	2043      	movs	r0, #67	@ 0x43
 8017e1e:	f7ee f9db 	bl	80061d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017e22:	2043      	movs	r0, #67	@ 0x43
 8017e24:	f7ee f9f4 	bl	8006210 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017e28:	bf00      	nop
 8017e2a:	3728      	adds	r7, #40	@ 0x28
 8017e2c:	46bd      	mov	sp, r7
 8017e2e:	bd80      	pop	{r7, pc}
 8017e30:	40023800 	.word	0x40023800
 8017e34:	40020000 	.word	0x40020000

08017e38 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8017e38:	b580      	push	{r7, lr}
 8017e3a:	b082      	sub	sp, #8
 8017e3c:	af00      	add	r7, sp, #0
 8017e3e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8017e40:	687b      	ldr	r3, [r7, #4]
 8017e42:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017e46:	4618      	mov	r0, r3
 8017e48:	f7fc facd 	bl	80143e6 <USBH_LL_IncTimer>
}
 8017e4c:	bf00      	nop
 8017e4e:	3708      	adds	r7, #8
 8017e50:	46bd      	mov	sp, r7
 8017e52:	bd80      	pop	{r7, pc}

08017e54 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017e54:	b580      	push	{r7, lr}
 8017e56:	b082      	sub	sp, #8
 8017e58:	af00      	add	r7, sp, #0
 8017e5a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8017e5c:	687b      	ldr	r3, [r7, #4]
 8017e5e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017e62:	4618      	mov	r0, r3
 8017e64:	f7fc fb0d 	bl	8014482 <USBH_LL_Connect>
}
 8017e68:	bf00      	nop
 8017e6a:	3708      	adds	r7, #8
 8017e6c:	46bd      	mov	sp, r7
 8017e6e:	bd80      	pop	{r7, pc}

08017e70 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017e70:	b580      	push	{r7, lr}
 8017e72:	b082      	sub	sp, #8
 8017e74:	af00      	add	r7, sp, #0
 8017e76:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8017e78:	687b      	ldr	r3, [r7, #4]
 8017e7a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017e7e:	4618      	mov	r0, r3
 8017e80:	f7fc fb1a 	bl	80144b8 <USBH_LL_Disconnect>
}
 8017e84:	bf00      	nop
 8017e86:	3708      	adds	r7, #8
 8017e88:	46bd      	mov	sp, r7
 8017e8a:	bd80      	pop	{r7, pc}

08017e8c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8017e8c:	b580      	push	{r7, lr}
 8017e8e:	b082      	sub	sp, #8
 8017e90:	af00      	add	r7, sp, #0
 8017e92:	6078      	str	r0, [r7, #4]
 8017e94:	460b      	mov	r3, r1
 8017e96:	70fb      	strb	r3, [r7, #3]
 8017e98:	4613      	mov	r3, r2
 8017e9a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8017e9c:	687b      	ldr	r3, [r7, #4]
 8017e9e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017ea2:	4618      	mov	r0, r3
 8017ea4:	f7fc fb6e 	bl	8014584 <USBH_LL_NotifyURBChange>
#endif
}
 8017ea8:	bf00      	nop
 8017eaa:	3708      	adds	r7, #8
 8017eac:	46bd      	mov	sp, r7
 8017eae:	bd80      	pop	{r7, pc}

08017eb0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017eb0:	b580      	push	{r7, lr}
 8017eb2:	b082      	sub	sp, #8
 8017eb4:	af00      	add	r7, sp, #0
 8017eb6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8017eb8:	687b      	ldr	r3, [r7, #4]
 8017eba:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017ebe:	4618      	mov	r0, r3
 8017ec0:	f7fc fabb 	bl	801443a <USBH_LL_PortEnabled>
}
 8017ec4:	bf00      	nop
 8017ec6:	3708      	adds	r7, #8
 8017ec8:	46bd      	mov	sp, r7
 8017eca:	bd80      	pop	{r7, pc}

08017ecc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017ecc:	b580      	push	{r7, lr}
 8017ece:	b082      	sub	sp, #8
 8017ed0:	af00      	add	r7, sp, #0
 8017ed2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8017ed4:	687b      	ldr	r3, [r7, #4]
 8017ed6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017eda:	4618      	mov	r0, r3
 8017edc:	f7fc fabf 	bl	801445e <USBH_LL_PortDisabled>
}
 8017ee0:	bf00      	nop
 8017ee2:	3708      	adds	r7, #8
 8017ee4:	46bd      	mov	sp, r7
 8017ee6:	bd80      	pop	{r7, pc}

08017ee8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8017ee8:	b580      	push	{r7, lr}
 8017eea:	b082      	sub	sp, #8
 8017eec:	af00      	add	r7, sp, #0
 8017eee:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8017ef0:	687b      	ldr	r3, [r7, #4]
 8017ef2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8017ef6:	2b01      	cmp	r3, #1
 8017ef8:	d12a      	bne.n	8017f50 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8017efa:	4a18      	ldr	r2, [pc, #96]	@ (8017f5c <USBH_LL_Init+0x74>)
 8017efc:	687b      	ldr	r3, [r7, #4]
 8017efe:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8017f02:	687b      	ldr	r3, [r7, #4]
 8017f04:	4a15      	ldr	r2, [pc, #84]	@ (8017f5c <USBH_LL_Init+0x74>)
 8017f06:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8017f0a:	4b14      	ldr	r3, [pc, #80]	@ (8017f5c <USBH_LL_Init+0x74>)
 8017f0c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8017f10:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8017f12:	4b12      	ldr	r3, [pc, #72]	@ (8017f5c <USBH_LL_Init+0x74>)
 8017f14:	2208      	movs	r2, #8
 8017f16:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8017f18:	4b10      	ldr	r3, [pc, #64]	@ (8017f5c <USBH_LL_Init+0x74>)
 8017f1a:	2201      	movs	r2, #1
 8017f1c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8017f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8017f5c <USBH_LL_Init+0x74>)
 8017f20:	2200      	movs	r2, #0
 8017f22:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8017f24:	4b0d      	ldr	r3, [pc, #52]	@ (8017f5c <USBH_LL_Init+0x74>)
 8017f26:	2202      	movs	r2, #2
 8017f28:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8017f5c <USBH_LL_Init+0x74>)
 8017f2c:	2200      	movs	r2, #0
 8017f2e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8017f30:	480a      	ldr	r0, [pc, #40]	@ (8017f5c <USBH_LL_Init+0x74>)
 8017f32:	f7ef ff64 	bl	8007dfe <HAL_HCD_Init>
 8017f36:	4603      	mov	r3, r0
 8017f38:	2b00      	cmp	r3, #0
 8017f3a:	d001      	beq.n	8017f40 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8017f3c:	f7ea f81a 	bl	8001f74 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8017f40:	4806      	ldr	r0, [pc, #24]	@ (8017f5c <USBH_LL_Init+0x74>)
 8017f42:	f7f0 fba1 	bl	8008688 <HAL_HCD_GetCurrentFrame>
 8017f46:	4603      	mov	r3, r0
 8017f48:	4619      	mov	r1, r3
 8017f4a:	6878      	ldr	r0, [r7, #4]
 8017f4c:	f7fc fa3c 	bl	80143c8 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8017f50:	2300      	movs	r3, #0
}
 8017f52:	4618      	mov	r0, r3
 8017f54:	3708      	adds	r7, #8
 8017f56:	46bd      	mov	sp, r7
 8017f58:	bd80      	pop	{r7, pc}
 8017f5a:	bf00      	nop
 8017f5c:	2001d034 	.word	0x2001d034

08017f60 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8017f60:	b580      	push	{r7, lr}
 8017f62:	b084      	sub	sp, #16
 8017f64:	af00      	add	r7, sp, #0
 8017f66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f68:	2300      	movs	r3, #0
 8017f6a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017f6c:	2300      	movs	r3, #0
 8017f6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8017f70:	687b      	ldr	r3, [r7, #4]
 8017f72:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017f76:	4618      	mov	r0, r3
 8017f78:	f7f0 fb0e 	bl	8008598 <HAL_HCD_Start>
 8017f7c:	4603      	mov	r3, r0
 8017f7e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017f80:	7bfb      	ldrb	r3, [r7, #15]
 8017f82:	4618      	mov	r0, r3
 8017f84:	f000 f94c 	bl	8018220 <USBH_Get_USB_Status>
 8017f88:	4603      	mov	r3, r0
 8017f8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f8c:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f8e:	4618      	mov	r0, r3
 8017f90:	3710      	adds	r7, #16
 8017f92:	46bd      	mov	sp, r7
 8017f94:	bd80      	pop	{r7, pc}

08017f96 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8017f96:	b580      	push	{r7, lr}
 8017f98:	b084      	sub	sp, #16
 8017f9a:	af00      	add	r7, sp, #0
 8017f9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f9e:	2300      	movs	r3, #0
 8017fa0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017fa2:	2300      	movs	r3, #0
 8017fa4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8017fa6:	687b      	ldr	r3, [r7, #4]
 8017fa8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017fac:	4618      	mov	r0, r3
 8017fae:	f7f0 fb16 	bl	80085de <HAL_HCD_Stop>
 8017fb2:	4603      	mov	r3, r0
 8017fb4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017fb6:	7bfb      	ldrb	r3, [r7, #15]
 8017fb8:	4618      	mov	r0, r3
 8017fba:	f000 f931 	bl	8018220 <USBH_Get_USB_Status>
 8017fbe:	4603      	mov	r3, r0
 8017fc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017fc2:	7bbb      	ldrb	r3, [r7, #14]
}
 8017fc4:	4618      	mov	r0, r3
 8017fc6:	3710      	adds	r7, #16
 8017fc8:	46bd      	mov	sp, r7
 8017fca:	bd80      	pop	{r7, pc}

08017fcc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8017fcc:	b580      	push	{r7, lr}
 8017fce:	b084      	sub	sp, #16
 8017fd0:	af00      	add	r7, sp, #0
 8017fd2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8017fd4:	2301      	movs	r3, #1
 8017fd6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8017fd8:	687b      	ldr	r3, [r7, #4]
 8017fda:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017fde:	4618      	mov	r0, r3
 8017fe0:	f7f0 fb60 	bl	80086a4 <HAL_HCD_GetCurrentSpeed>
 8017fe4:	4603      	mov	r3, r0
 8017fe6:	2b02      	cmp	r3, #2
 8017fe8:	d00c      	beq.n	8018004 <USBH_LL_GetSpeed+0x38>
 8017fea:	2b02      	cmp	r3, #2
 8017fec:	d80d      	bhi.n	801800a <USBH_LL_GetSpeed+0x3e>
 8017fee:	2b00      	cmp	r3, #0
 8017ff0:	d002      	beq.n	8017ff8 <USBH_LL_GetSpeed+0x2c>
 8017ff2:	2b01      	cmp	r3, #1
 8017ff4:	d003      	beq.n	8017ffe <USBH_LL_GetSpeed+0x32>
 8017ff6:	e008      	b.n	801800a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8017ff8:	2300      	movs	r3, #0
 8017ffa:	73fb      	strb	r3, [r7, #15]
    break;
 8017ffc:	e008      	b.n	8018010 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8017ffe:	2301      	movs	r3, #1
 8018000:	73fb      	strb	r3, [r7, #15]
    break;
 8018002:	e005      	b.n	8018010 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8018004:	2302      	movs	r3, #2
 8018006:	73fb      	strb	r3, [r7, #15]
    break;
 8018008:	e002      	b.n	8018010 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 801800a:	2301      	movs	r3, #1
 801800c:	73fb      	strb	r3, [r7, #15]
    break;
 801800e:	bf00      	nop
  }
  return  speed;
 8018010:	7bfb      	ldrb	r3, [r7, #15]
}
 8018012:	4618      	mov	r0, r3
 8018014:	3710      	adds	r7, #16
 8018016:	46bd      	mov	sp, r7
 8018018:	bd80      	pop	{r7, pc}

0801801a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801801a:	b580      	push	{r7, lr}
 801801c:	b084      	sub	sp, #16
 801801e:	af00      	add	r7, sp, #0
 8018020:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018022:	2300      	movs	r3, #0
 8018024:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018026:	2300      	movs	r3, #0
 8018028:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801802a:	687b      	ldr	r3, [r7, #4]
 801802c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8018030:	4618      	mov	r0, r3
 8018032:	f7f0 faf1 	bl	8008618 <HAL_HCD_ResetPort>
 8018036:	4603      	mov	r3, r0
 8018038:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801803a:	7bfb      	ldrb	r3, [r7, #15]
 801803c:	4618      	mov	r0, r3
 801803e:	f000 f8ef 	bl	8018220 <USBH_Get_USB_Status>
 8018042:	4603      	mov	r3, r0
 8018044:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018046:	7bbb      	ldrb	r3, [r7, #14]
}
 8018048:	4618      	mov	r0, r3
 801804a:	3710      	adds	r7, #16
 801804c:	46bd      	mov	sp, r7
 801804e:	bd80      	pop	{r7, pc}

08018050 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8018050:	b580      	push	{r7, lr}
 8018052:	b082      	sub	sp, #8
 8018054:	af00      	add	r7, sp, #0
 8018056:	6078      	str	r0, [r7, #4]
 8018058:	460b      	mov	r3, r1
 801805a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 801805c:	687b      	ldr	r3, [r7, #4]
 801805e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8018062:	78fa      	ldrb	r2, [r7, #3]
 8018064:	4611      	mov	r1, r2
 8018066:	4618      	mov	r0, r3
 8018068:	f7f0 faf9 	bl	800865e <HAL_HCD_HC_GetXferCount>
 801806c:	4603      	mov	r3, r0
}
 801806e:	4618      	mov	r0, r3
 8018070:	3708      	adds	r7, #8
 8018072:	46bd      	mov	sp, r7
 8018074:	bd80      	pop	{r7, pc}

08018076 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8018076:	b590      	push	{r4, r7, lr}
 8018078:	b089      	sub	sp, #36	@ 0x24
 801807a:	af04      	add	r7, sp, #16
 801807c:	6078      	str	r0, [r7, #4]
 801807e:	4608      	mov	r0, r1
 8018080:	4611      	mov	r1, r2
 8018082:	461a      	mov	r2, r3
 8018084:	4603      	mov	r3, r0
 8018086:	70fb      	strb	r3, [r7, #3]
 8018088:	460b      	mov	r3, r1
 801808a:	70bb      	strb	r3, [r7, #2]
 801808c:	4613      	mov	r3, r2
 801808e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018090:	2300      	movs	r3, #0
 8018092:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018094:	2300      	movs	r3, #0
 8018096:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8018098:	687b      	ldr	r3, [r7, #4]
 801809a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 801809e:	787c      	ldrb	r4, [r7, #1]
 80180a0:	78ba      	ldrb	r2, [r7, #2]
 80180a2:	78f9      	ldrb	r1, [r7, #3]
 80180a4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80180a6:	9302      	str	r3, [sp, #8]
 80180a8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80180ac:	9301      	str	r3, [sp, #4]
 80180ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80180b2:	9300      	str	r3, [sp, #0]
 80180b4:	4623      	mov	r3, r4
 80180b6:	f7ef ff09 	bl	8007ecc <HAL_HCD_HC_Init>
 80180ba:	4603      	mov	r3, r0
 80180bc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80180be:	7bfb      	ldrb	r3, [r7, #15]
 80180c0:	4618      	mov	r0, r3
 80180c2:	f000 f8ad 	bl	8018220 <USBH_Get_USB_Status>
 80180c6:	4603      	mov	r3, r0
 80180c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80180ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80180cc:	4618      	mov	r0, r3
 80180ce:	3714      	adds	r7, #20
 80180d0:	46bd      	mov	sp, r7
 80180d2:	bd90      	pop	{r4, r7, pc}

080180d4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80180d4:	b480      	push	{r7}
 80180d6:	b083      	sub	sp, #12
 80180d8:	af00      	add	r7, sp, #0
 80180da:	6078      	str	r0, [r7, #4]
 80180dc:	460b      	mov	r3, r1
 80180de:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 80180e0:	2300      	movs	r3, #0
}
 80180e2:	4618      	mov	r0, r3
 80180e4:	370c      	adds	r7, #12
 80180e6:	46bd      	mov	sp, r7
 80180e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180ec:	4770      	bx	lr

080180ee <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80180ee:	b590      	push	{r4, r7, lr}
 80180f0:	b089      	sub	sp, #36	@ 0x24
 80180f2:	af04      	add	r7, sp, #16
 80180f4:	6078      	str	r0, [r7, #4]
 80180f6:	4608      	mov	r0, r1
 80180f8:	4611      	mov	r1, r2
 80180fa:	461a      	mov	r2, r3
 80180fc:	4603      	mov	r3, r0
 80180fe:	70fb      	strb	r3, [r7, #3]
 8018100:	460b      	mov	r3, r1
 8018102:	70bb      	strb	r3, [r7, #2]
 8018104:	4613      	mov	r3, r2
 8018106:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018108:	2300      	movs	r3, #0
 801810a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801810c:	2300      	movs	r3, #0
 801810e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8018110:	687b      	ldr	r3, [r7, #4]
 8018112:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8018116:	787c      	ldrb	r4, [r7, #1]
 8018118:	78ba      	ldrb	r2, [r7, #2]
 801811a:	78f9      	ldrb	r1, [r7, #3]
 801811c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8018120:	9303      	str	r3, [sp, #12]
 8018122:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018124:	9302      	str	r3, [sp, #8]
 8018126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018128:	9301      	str	r3, [sp, #4]
 801812a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801812e:	9300      	str	r3, [sp, #0]
 8018130:	4623      	mov	r3, r4
 8018132:	f7ef ff83 	bl	800803c <HAL_HCD_HC_SubmitRequest>
 8018136:	4603      	mov	r3, r0
 8018138:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801813a:	7bfb      	ldrb	r3, [r7, #15]
 801813c:	4618      	mov	r0, r3
 801813e:	f000 f86f 	bl	8018220 <USBH_Get_USB_Status>
 8018142:	4603      	mov	r3, r0
 8018144:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018146:	7bbb      	ldrb	r3, [r7, #14]
}
 8018148:	4618      	mov	r0, r3
 801814a:	3714      	adds	r7, #20
 801814c:	46bd      	mov	sp, r7
 801814e:	bd90      	pop	{r4, r7, pc}

08018150 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8018150:	b580      	push	{r7, lr}
 8018152:	b082      	sub	sp, #8
 8018154:	af00      	add	r7, sp, #0
 8018156:	6078      	str	r0, [r7, #4]
 8018158:	460b      	mov	r3, r1
 801815a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801815c:	687b      	ldr	r3, [r7, #4]
 801815e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8018162:	78fa      	ldrb	r2, [r7, #3]
 8018164:	4611      	mov	r1, r2
 8018166:	4618      	mov	r0, r3
 8018168:	f7f0 fa64 	bl	8008634 <HAL_HCD_HC_GetURBState>
 801816c:	4603      	mov	r3, r0
}
 801816e:	4618      	mov	r0, r3
 8018170:	3708      	adds	r7, #8
 8018172:	46bd      	mov	sp, r7
 8018174:	bd80      	pop	{r7, pc}

08018176 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8018176:	b580      	push	{r7, lr}
 8018178:	b082      	sub	sp, #8
 801817a:	af00      	add	r7, sp, #0
 801817c:	6078      	str	r0, [r7, #4]
 801817e:	460b      	mov	r3, r1
 8018180:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8018182:	687b      	ldr	r3, [r7, #4]
 8018184:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8018188:	2b01      	cmp	r3, #1
 801818a:	d103      	bne.n	8018194 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 801818c:	78fb      	ldrb	r3, [r7, #3]
 801818e:	4618      	mov	r0, r3
 8018190:	f000 f872 	bl	8018278 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8018194:	20c8      	movs	r0, #200	@ 0xc8
 8018196:	f7ed fcab 	bl	8005af0 <HAL_Delay>
  return USBH_OK;
 801819a:	2300      	movs	r3, #0
}
 801819c:	4618      	mov	r0, r3
 801819e:	3708      	adds	r7, #8
 80181a0:	46bd      	mov	sp, r7
 80181a2:	bd80      	pop	{r7, pc}

080181a4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80181a4:	b480      	push	{r7}
 80181a6:	b085      	sub	sp, #20
 80181a8:	af00      	add	r7, sp, #0
 80181aa:	6078      	str	r0, [r7, #4]
 80181ac:	460b      	mov	r3, r1
 80181ae:	70fb      	strb	r3, [r7, #3]
 80181b0:	4613      	mov	r3, r2
 80181b2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80181b4:	687b      	ldr	r3, [r7, #4]
 80181b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80181ba:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80181bc:	78fa      	ldrb	r2, [r7, #3]
 80181be:	68f9      	ldr	r1, [r7, #12]
 80181c0:	4613      	mov	r3, r2
 80181c2:	011b      	lsls	r3, r3, #4
 80181c4:	1a9b      	subs	r3, r3, r2
 80181c6:	009b      	lsls	r3, r3, #2
 80181c8:	440b      	add	r3, r1
 80181ca:	3317      	adds	r3, #23
 80181cc:	781b      	ldrb	r3, [r3, #0]
 80181ce:	2b00      	cmp	r3, #0
 80181d0:	d00a      	beq.n	80181e8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80181d2:	78fa      	ldrb	r2, [r7, #3]
 80181d4:	68f9      	ldr	r1, [r7, #12]
 80181d6:	4613      	mov	r3, r2
 80181d8:	011b      	lsls	r3, r3, #4
 80181da:	1a9b      	subs	r3, r3, r2
 80181dc:	009b      	lsls	r3, r3, #2
 80181de:	440b      	add	r3, r1
 80181e0:	333c      	adds	r3, #60	@ 0x3c
 80181e2:	78ba      	ldrb	r2, [r7, #2]
 80181e4:	701a      	strb	r2, [r3, #0]
 80181e6:	e009      	b.n	80181fc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80181e8:	78fa      	ldrb	r2, [r7, #3]
 80181ea:	68f9      	ldr	r1, [r7, #12]
 80181ec:	4613      	mov	r3, r2
 80181ee:	011b      	lsls	r3, r3, #4
 80181f0:	1a9b      	subs	r3, r3, r2
 80181f2:	009b      	lsls	r3, r3, #2
 80181f4:	440b      	add	r3, r1
 80181f6:	333d      	adds	r3, #61	@ 0x3d
 80181f8:	78ba      	ldrb	r2, [r7, #2]
 80181fa:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80181fc:	2300      	movs	r3, #0
}
 80181fe:	4618      	mov	r0, r3
 8018200:	3714      	adds	r7, #20
 8018202:	46bd      	mov	sp, r7
 8018204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018208:	4770      	bx	lr

0801820a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801820a:	b580      	push	{r7, lr}
 801820c:	b082      	sub	sp, #8
 801820e:	af00      	add	r7, sp, #0
 8018210:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8018212:	6878      	ldr	r0, [r7, #4]
 8018214:	f7ed fc6c 	bl	8005af0 <HAL_Delay>
}
 8018218:	bf00      	nop
 801821a:	3708      	adds	r7, #8
 801821c:	46bd      	mov	sp, r7
 801821e:	bd80      	pop	{r7, pc}

08018220 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018220:	b480      	push	{r7}
 8018222:	b085      	sub	sp, #20
 8018224:	af00      	add	r7, sp, #0
 8018226:	4603      	mov	r3, r0
 8018228:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801822a:	2300      	movs	r3, #0
 801822c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801822e:	79fb      	ldrb	r3, [r7, #7]
 8018230:	2b03      	cmp	r3, #3
 8018232:	d817      	bhi.n	8018264 <USBH_Get_USB_Status+0x44>
 8018234:	a201      	add	r2, pc, #4	@ (adr r2, 801823c <USBH_Get_USB_Status+0x1c>)
 8018236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801823a:	bf00      	nop
 801823c:	0801824d 	.word	0x0801824d
 8018240:	08018253 	.word	0x08018253
 8018244:	08018259 	.word	0x08018259
 8018248:	0801825f 	.word	0x0801825f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801824c:	2300      	movs	r3, #0
 801824e:	73fb      	strb	r3, [r7, #15]
    break;
 8018250:	e00b      	b.n	801826a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8018252:	2302      	movs	r3, #2
 8018254:	73fb      	strb	r3, [r7, #15]
    break;
 8018256:	e008      	b.n	801826a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8018258:	2301      	movs	r3, #1
 801825a:	73fb      	strb	r3, [r7, #15]
    break;
 801825c:	e005      	b.n	801826a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801825e:	2302      	movs	r3, #2
 8018260:	73fb      	strb	r3, [r7, #15]
    break;
 8018262:	e002      	b.n	801826a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8018264:	2302      	movs	r3, #2
 8018266:	73fb      	strb	r3, [r7, #15]
    break;
 8018268:	bf00      	nop
  }
  return usb_status;
 801826a:	7bfb      	ldrb	r3, [r7, #15]
}
 801826c:	4618      	mov	r0, r3
 801826e:	3714      	adds	r7, #20
 8018270:	46bd      	mov	sp, r7
 8018272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018276:	4770      	bx	lr

08018278 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8018278:	b580      	push	{r7, lr}
 801827a:	b084      	sub	sp, #16
 801827c:	af00      	add	r7, sp, #0
 801827e:	4603      	mov	r3, r0
 8018280:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8018282:	79fb      	ldrb	r3, [r7, #7]
 8018284:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8018286:	79fb      	ldrb	r3, [r7, #7]
 8018288:	2b00      	cmp	r3, #0
 801828a:	d102      	bne.n	8018292 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 801828c:	2300      	movs	r3, #0
 801828e:	73fb      	strb	r3, [r7, #15]
 8018290:	e001      	b.n	8018296 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8018292:	2301      	movs	r3, #1
 8018294:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 8018296:	7bfb      	ldrb	r3, [r7, #15]
 8018298:	461a      	mov	r2, r3
 801829a:	2120      	movs	r1, #32
 801829c:	4803      	ldr	r0, [pc, #12]	@ (80182ac <MX_DriverVbusFS+0x34>)
 801829e:	f7ef fd95 	bl	8007dcc <HAL_GPIO_WritePin>
}
 80182a2:	bf00      	nop
 80182a4:	3710      	adds	r7, #16
 80182a6:	46bd      	mov	sp, r7
 80182a8:	bd80      	pop	{r7, pc}
 80182aa:	bf00      	nop
 80182ac:	40020c00 	.word	0x40020c00

080182b0 <malloc>:
 80182b0:	4b02      	ldr	r3, [pc, #8]	@ (80182bc <malloc+0xc>)
 80182b2:	4601      	mov	r1, r0
 80182b4:	6818      	ldr	r0, [r3, #0]
 80182b6:	f000 b82d 	b.w	8018314 <_malloc_r>
 80182ba:	bf00      	nop
 80182bc:	20012064 	.word	0x20012064

080182c0 <free>:
 80182c0:	4b02      	ldr	r3, [pc, #8]	@ (80182cc <free+0xc>)
 80182c2:	4601      	mov	r1, r0
 80182c4:	6818      	ldr	r0, [r3, #0]
 80182c6:	f000 b903 	b.w	80184d0 <_free_r>
 80182ca:	bf00      	nop
 80182cc:	20012064 	.word	0x20012064

080182d0 <sbrk_aligned>:
 80182d0:	b570      	push	{r4, r5, r6, lr}
 80182d2:	4e0f      	ldr	r6, [pc, #60]	@ (8018310 <sbrk_aligned+0x40>)
 80182d4:	460c      	mov	r4, r1
 80182d6:	6831      	ldr	r1, [r6, #0]
 80182d8:	4605      	mov	r5, r0
 80182da:	b911      	cbnz	r1, 80182e2 <sbrk_aligned+0x12>
 80182dc:	f000 f8ae 	bl	801843c <_sbrk_r>
 80182e0:	6030      	str	r0, [r6, #0]
 80182e2:	4621      	mov	r1, r4
 80182e4:	4628      	mov	r0, r5
 80182e6:	f000 f8a9 	bl	801843c <_sbrk_r>
 80182ea:	1c43      	adds	r3, r0, #1
 80182ec:	d103      	bne.n	80182f6 <sbrk_aligned+0x26>
 80182ee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80182f2:	4620      	mov	r0, r4
 80182f4:	bd70      	pop	{r4, r5, r6, pc}
 80182f6:	1cc4      	adds	r4, r0, #3
 80182f8:	f024 0403 	bic.w	r4, r4, #3
 80182fc:	42a0      	cmp	r0, r4
 80182fe:	d0f8      	beq.n	80182f2 <sbrk_aligned+0x22>
 8018300:	1a21      	subs	r1, r4, r0
 8018302:	4628      	mov	r0, r5
 8018304:	f000 f89a 	bl	801843c <_sbrk_r>
 8018308:	3001      	adds	r0, #1
 801830a:	d1f2      	bne.n	80182f2 <sbrk_aligned+0x22>
 801830c:	e7ef      	b.n	80182ee <sbrk_aligned+0x1e>
 801830e:	bf00      	nop
 8018310:	2001d414 	.word	0x2001d414

08018314 <_malloc_r>:
 8018314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018318:	1ccd      	adds	r5, r1, #3
 801831a:	f025 0503 	bic.w	r5, r5, #3
 801831e:	3508      	adds	r5, #8
 8018320:	2d0c      	cmp	r5, #12
 8018322:	bf38      	it	cc
 8018324:	250c      	movcc	r5, #12
 8018326:	2d00      	cmp	r5, #0
 8018328:	4606      	mov	r6, r0
 801832a:	db01      	blt.n	8018330 <_malloc_r+0x1c>
 801832c:	42a9      	cmp	r1, r5
 801832e:	d904      	bls.n	801833a <_malloc_r+0x26>
 8018330:	230c      	movs	r3, #12
 8018332:	6033      	str	r3, [r6, #0]
 8018334:	2000      	movs	r0, #0
 8018336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801833a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018410 <_malloc_r+0xfc>
 801833e:	f000 f869 	bl	8018414 <__malloc_lock>
 8018342:	f8d8 3000 	ldr.w	r3, [r8]
 8018346:	461c      	mov	r4, r3
 8018348:	bb44      	cbnz	r4, 801839c <_malloc_r+0x88>
 801834a:	4629      	mov	r1, r5
 801834c:	4630      	mov	r0, r6
 801834e:	f7ff ffbf 	bl	80182d0 <sbrk_aligned>
 8018352:	1c43      	adds	r3, r0, #1
 8018354:	4604      	mov	r4, r0
 8018356:	d158      	bne.n	801840a <_malloc_r+0xf6>
 8018358:	f8d8 4000 	ldr.w	r4, [r8]
 801835c:	4627      	mov	r7, r4
 801835e:	2f00      	cmp	r7, #0
 8018360:	d143      	bne.n	80183ea <_malloc_r+0xd6>
 8018362:	2c00      	cmp	r4, #0
 8018364:	d04b      	beq.n	80183fe <_malloc_r+0xea>
 8018366:	6823      	ldr	r3, [r4, #0]
 8018368:	4639      	mov	r1, r7
 801836a:	4630      	mov	r0, r6
 801836c:	eb04 0903 	add.w	r9, r4, r3
 8018370:	f000 f864 	bl	801843c <_sbrk_r>
 8018374:	4581      	cmp	r9, r0
 8018376:	d142      	bne.n	80183fe <_malloc_r+0xea>
 8018378:	6821      	ldr	r1, [r4, #0]
 801837a:	1a6d      	subs	r5, r5, r1
 801837c:	4629      	mov	r1, r5
 801837e:	4630      	mov	r0, r6
 8018380:	f7ff ffa6 	bl	80182d0 <sbrk_aligned>
 8018384:	3001      	adds	r0, #1
 8018386:	d03a      	beq.n	80183fe <_malloc_r+0xea>
 8018388:	6823      	ldr	r3, [r4, #0]
 801838a:	442b      	add	r3, r5
 801838c:	6023      	str	r3, [r4, #0]
 801838e:	f8d8 3000 	ldr.w	r3, [r8]
 8018392:	685a      	ldr	r2, [r3, #4]
 8018394:	bb62      	cbnz	r2, 80183f0 <_malloc_r+0xdc>
 8018396:	f8c8 7000 	str.w	r7, [r8]
 801839a:	e00f      	b.n	80183bc <_malloc_r+0xa8>
 801839c:	6822      	ldr	r2, [r4, #0]
 801839e:	1b52      	subs	r2, r2, r5
 80183a0:	d420      	bmi.n	80183e4 <_malloc_r+0xd0>
 80183a2:	2a0b      	cmp	r2, #11
 80183a4:	d917      	bls.n	80183d6 <_malloc_r+0xc2>
 80183a6:	1961      	adds	r1, r4, r5
 80183a8:	42a3      	cmp	r3, r4
 80183aa:	6025      	str	r5, [r4, #0]
 80183ac:	bf18      	it	ne
 80183ae:	6059      	strne	r1, [r3, #4]
 80183b0:	6863      	ldr	r3, [r4, #4]
 80183b2:	bf08      	it	eq
 80183b4:	f8c8 1000 	streq.w	r1, [r8]
 80183b8:	5162      	str	r2, [r4, r5]
 80183ba:	604b      	str	r3, [r1, #4]
 80183bc:	4630      	mov	r0, r6
 80183be:	f000 f82f 	bl	8018420 <__malloc_unlock>
 80183c2:	f104 000b 	add.w	r0, r4, #11
 80183c6:	1d23      	adds	r3, r4, #4
 80183c8:	f020 0007 	bic.w	r0, r0, #7
 80183cc:	1ac2      	subs	r2, r0, r3
 80183ce:	bf1c      	itt	ne
 80183d0:	1a1b      	subne	r3, r3, r0
 80183d2:	50a3      	strne	r3, [r4, r2]
 80183d4:	e7af      	b.n	8018336 <_malloc_r+0x22>
 80183d6:	6862      	ldr	r2, [r4, #4]
 80183d8:	42a3      	cmp	r3, r4
 80183da:	bf0c      	ite	eq
 80183dc:	f8c8 2000 	streq.w	r2, [r8]
 80183e0:	605a      	strne	r2, [r3, #4]
 80183e2:	e7eb      	b.n	80183bc <_malloc_r+0xa8>
 80183e4:	4623      	mov	r3, r4
 80183e6:	6864      	ldr	r4, [r4, #4]
 80183e8:	e7ae      	b.n	8018348 <_malloc_r+0x34>
 80183ea:	463c      	mov	r4, r7
 80183ec:	687f      	ldr	r7, [r7, #4]
 80183ee:	e7b6      	b.n	801835e <_malloc_r+0x4a>
 80183f0:	461a      	mov	r2, r3
 80183f2:	685b      	ldr	r3, [r3, #4]
 80183f4:	42a3      	cmp	r3, r4
 80183f6:	d1fb      	bne.n	80183f0 <_malloc_r+0xdc>
 80183f8:	2300      	movs	r3, #0
 80183fa:	6053      	str	r3, [r2, #4]
 80183fc:	e7de      	b.n	80183bc <_malloc_r+0xa8>
 80183fe:	230c      	movs	r3, #12
 8018400:	6033      	str	r3, [r6, #0]
 8018402:	4630      	mov	r0, r6
 8018404:	f000 f80c 	bl	8018420 <__malloc_unlock>
 8018408:	e794      	b.n	8018334 <_malloc_r+0x20>
 801840a:	6005      	str	r5, [r0, #0]
 801840c:	e7d6      	b.n	80183bc <_malloc_r+0xa8>
 801840e:	bf00      	nop
 8018410:	2001d418 	.word	0x2001d418

08018414 <__malloc_lock>:
 8018414:	4801      	ldr	r0, [pc, #4]	@ (801841c <__malloc_lock+0x8>)
 8018416:	f000 b84b 	b.w	80184b0 <__retarget_lock_acquire_recursive>
 801841a:	bf00      	nop
 801841c:	2001d558 	.word	0x2001d558

08018420 <__malloc_unlock>:
 8018420:	4801      	ldr	r0, [pc, #4]	@ (8018428 <__malloc_unlock+0x8>)
 8018422:	f000 b846 	b.w	80184b2 <__retarget_lock_release_recursive>
 8018426:	bf00      	nop
 8018428:	2001d558 	.word	0x2001d558

0801842c <memset>:
 801842c:	4402      	add	r2, r0
 801842e:	4603      	mov	r3, r0
 8018430:	4293      	cmp	r3, r2
 8018432:	d100      	bne.n	8018436 <memset+0xa>
 8018434:	4770      	bx	lr
 8018436:	f803 1b01 	strb.w	r1, [r3], #1
 801843a:	e7f9      	b.n	8018430 <memset+0x4>

0801843c <_sbrk_r>:
 801843c:	b538      	push	{r3, r4, r5, lr}
 801843e:	4d06      	ldr	r5, [pc, #24]	@ (8018458 <_sbrk_r+0x1c>)
 8018440:	2300      	movs	r3, #0
 8018442:	4604      	mov	r4, r0
 8018444:	4608      	mov	r0, r1
 8018446:	602b      	str	r3, [r5, #0]
 8018448:	f7eb f814 	bl	8003474 <_sbrk>
 801844c:	1c43      	adds	r3, r0, #1
 801844e:	d102      	bne.n	8018456 <_sbrk_r+0x1a>
 8018450:	682b      	ldr	r3, [r5, #0]
 8018452:	b103      	cbz	r3, 8018456 <_sbrk_r+0x1a>
 8018454:	6023      	str	r3, [r4, #0]
 8018456:	bd38      	pop	{r3, r4, r5, pc}
 8018458:	2001d554 	.word	0x2001d554

0801845c <__errno>:
 801845c:	4b01      	ldr	r3, [pc, #4]	@ (8018464 <__errno+0x8>)
 801845e:	6818      	ldr	r0, [r3, #0]
 8018460:	4770      	bx	lr
 8018462:	bf00      	nop
 8018464:	20012064 	.word	0x20012064

08018468 <__libc_init_array>:
 8018468:	b570      	push	{r4, r5, r6, lr}
 801846a:	4d0d      	ldr	r5, [pc, #52]	@ (80184a0 <__libc_init_array+0x38>)
 801846c:	4c0d      	ldr	r4, [pc, #52]	@ (80184a4 <__libc_init_array+0x3c>)
 801846e:	1b64      	subs	r4, r4, r5
 8018470:	10a4      	asrs	r4, r4, #2
 8018472:	2600      	movs	r6, #0
 8018474:	42a6      	cmp	r6, r4
 8018476:	d109      	bne.n	801848c <__libc_init_array+0x24>
 8018478:	4d0b      	ldr	r5, [pc, #44]	@ (80184a8 <__libc_init_array+0x40>)
 801847a:	4c0c      	ldr	r4, [pc, #48]	@ (80184ac <__libc_init_array+0x44>)
 801847c:	f000 f872 	bl	8018564 <_init>
 8018480:	1b64      	subs	r4, r4, r5
 8018482:	10a4      	asrs	r4, r4, #2
 8018484:	2600      	movs	r6, #0
 8018486:	42a6      	cmp	r6, r4
 8018488:	d105      	bne.n	8018496 <__libc_init_array+0x2e>
 801848a:	bd70      	pop	{r4, r5, r6, pc}
 801848c:	f855 3b04 	ldr.w	r3, [r5], #4
 8018490:	4798      	blx	r3
 8018492:	3601      	adds	r6, #1
 8018494:	e7ee      	b.n	8018474 <__libc_init_array+0xc>
 8018496:	f855 3b04 	ldr.w	r3, [r5], #4
 801849a:	4798      	blx	r3
 801849c:	3601      	adds	r6, #1
 801849e:	e7f2      	b.n	8018486 <__libc_init_array+0x1e>
 80184a0:	08018634 	.word	0x08018634
 80184a4:	08018634 	.word	0x08018634
 80184a8:	08018634 	.word	0x08018634
 80184ac:	08018638 	.word	0x08018638

080184b0 <__retarget_lock_acquire_recursive>:
 80184b0:	4770      	bx	lr

080184b2 <__retarget_lock_release_recursive>:
 80184b2:	4770      	bx	lr

080184b4 <memcpy>:
 80184b4:	440a      	add	r2, r1
 80184b6:	4291      	cmp	r1, r2
 80184b8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80184bc:	d100      	bne.n	80184c0 <memcpy+0xc>
 80184be:	4770      	bx	lr
 80184c0:	b510      	push	{r4, lr}
 80184c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80184c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80184ca:	4291      	cmp	r1, r2
 80184cc:	d1f9      	bne.n	80184c2 <memcpy+0xe>
 80184ce:	bd10      	pop	{r4, pc}

080184d0 <_free_r>:
 80184d0:	b538      	push	{r3, r4, r5, lr}
 80184d2:	4605      	mov	r5, r0
 80184d4:	2900      	cmp	r1, #0
 80184d6:	d041      	beq.n	801855c <_free_r+0x8c>
 80184d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80184dc:	1f0c      	subs	r4, r1, #4
 80184de:	2b00      	cmp	r3, #0
 80184e0:	bfb8      	it	lt
 80184e2:	18e4      	addlt	r4, r4, r3
 80184e4:	f7ff ff96 	bl	8018414 <__malloc_lock>
 80184e8:	4a1d      	ldr	r2, [pc, #116]	@ (8018560 <_free_r+0x90>)
 80184ea:	6813      	ldr	r3, [r2, #0]
 80184ec:	b933      	cbnz	r3, 80184fc <_free_r+0x2c>
 80184ee:	6063      	str	r3, [r4, #4]
 80184f0:	6014      	str	r4, [r2, #0]
 80184f2:	4628      	mov	r0, r5
 80184f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80184f8:	f7ff bf92 	b.w	8018420 <__malloc_unlock>
 80184fc:	42a3      	cmp	r3, r4
 80184fe:	d908      	bls.n	8018512 <_free_r+0x42>
 8018500:	6820      	ldr	r0, [r4, #0]
 8018502:	1821      	adds	r1, r4, r0
 8018504:	428b      	cmp	r3, r1
 8018506:	bf01      	itttt	eq
 8018508:	6819      	ldreq	r1, [r3, #0]
 801850a:	685b      	ldreq	r3, [r3, #4]
 801850c:	1809      	addeq	r1, r1, r0
 801850e:	6021      	streq	r1, [r4, #0]
 8018510:	e7ed      	b.n	80184ee <_free_r+0x1e>
 8018512:	461a      	mov	r2, r3
 8018514:	685b      	ldr	r3, [r3, #4]
 8018516:	b10b      	cbz	r3, 801851c <_free_r+0x4c>
 8018518:	42a3      	cmp	r3, r4
 801851a:	d9fa      	bls.n	8018512 <_free_r+0x42>
 801851c:	6811      	ldr	r1, [r2, #0]
 801851e:	1850      	adds	r0, r2, r1
 8018520:	42a0      	cmp	r0, r4
 8018522:	d10b      	bne.n	801853c <_free_r+0x6c>
 8018524:	6820      	ldr	r0, [r4, #0]
 8018526:	4401      	add	r1, r0
 8018528:	1850      	adds	r0, r2, r1
 801852a:	4283      	cmp	r3, r0
 801852c:	6011      	str	r1, [r2, #0]
 801852e:	d1e0      	bne.n	80184f2 <_free_r+0x22>
 8018530:	6818      	ldr	r0, [r3, #0]
 8018532:	685b      	ldr	r3, [r3, #4]
 8018534:	6053      	str	r3, [r2, #4]
 8018536:	4408      	add	r0, r1
 8018538:	6010      	str	r0, [r2, #0]
 801853a:	e7da      	b.n	80184f2 <_free_r+0x22>
 801853c:	d902      	bls.n	8018544 <_free_r+0x74>
 801853e:	230c      	movs	r3, #12
 8018540:	602b      	str	r3, [r5, #0]
 8018542:	e7d6      	b.n	80184f2 <_free_r+0x22>
 8018544:	6820      	ldr	r0, [r4, #0]
 8018546:	1821      	adds	r1, r4, r0
 8018548:	428b      	cmp	r3, r1
 801854a:	bf04      	itt	eq
 801854c:	6819      	ldreq	r1, [r3, #0]
 801854e:	685b      	ldreq	r3, [r3, #4]
 8018550:	6063      	str	r3, [r4, #4]
 8018552:	bf04      	itt	eq
 8018554:	1809      	addeq	r1, r1, r0
 8018556:	6021      	streq	r1, [r4, #0]
 8018558:	6054      	str	r4, [r2, #4]
 801855a:	e7ca      	b.n	80184f2 <_free_r+0x22>
 801855c:	bd38      	pop	{r3, r4, r5, pc}
 801855e:	bf00      	nop
 8018560:	2001d418 	.word	0x2001d418

08018564 <_init>:
 8018564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018566:	bf00      	nop
 8018568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801856a:	bc08      	pop	{r3}
 801856c:	469e      	mov	lr, r3
 801856e:	4770      	bx	lr

08018570 <_fini>:
 8018570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018572:	bf00      	nop
 8018574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018576:	bc08      	pop	{r3}
 8018578:	469e      	mov	lr, r3
 801857a:	4770      	bx	lr
