// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_pool_d4x4_p2x2_HH_
#define _cnn_pool_d4x4_p2x2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_pool_d4x4_p2xbkb.h"
#include "cnn_pool_d4x4_p2x2_CTRL_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct cnn_pool_d4x4_p2x2 : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > inStream_TDATA;
    sc_in< sc_logic > inStream_TVALID;
    sc_out< sc_logic > inStream_TREADY;
    sc_in< sc_lv<4> > inStream_TKEEP;
    sc_in< sc_lv<4> > inStream_TSTRB;
    sc_in< sc_lv<2> > inStream_TUSER;
    sc_in< sc_lv<1> > inStream_TLAST;
    sc_in< sc_lv<5> > inStream_TID;
    sc_in< sc_lv<6> > inStream_TDEST;
    sc_out< sc_lv<32> > outStream_TDATA;
    sc_out< sc_logic > outStream_TVALID;
    sc_in< sc_logic > outStream_TREADY;
    sc_out< sc_lv<4> > outStream_TKEEP;
    sc_out< sc_lv<4> > outStream_TSTRB;
    sc_out< sc_lv<2> > outStream_TUSER;
    sc_out< sc_lv<1> > outStream_TLAST;
    sc_out< sc_lv<5> > outStream_TID;
    sc_out< sc_lv<6> > outStream_TDEST;
    sc_in< sc_logic > s_axi_CTRL_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_WVALID;
    sc_out< sc_logic > s_axi_CTRL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_CTRL_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_RVALID;
    sc_in< sc_logic > s_axi_CTRL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn_pool_d4x4_p2x2(sc_module_name name);
    SC_HAS_PROCESS(cnn_pool_d4x4_p2x2);

    ~cnn_pool_d4x4_p2x2();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_pool_d4x4_p2x2_CTRL_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* cnn_pool_d4x4_p2x2_CTRL_s_axi_U;
    cnn_pool_d4x4_p2xbkb<1,1,32,32,32,32,2,32>* cnn_pool_d4x4_p2xbkb_U0;
    cnn_pool_d4x4_p2xbkb<1,1,32,32,32,32,2,32>* cnn_pool_d4x4_p2xbkb_U1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > inStream_V_data_V_0_data_out;
    sc_signal< sc_logic > inStream_V_data_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_data_V_0_vld_out;
    sc_signal< sc_logic > inStream_V_data_V_0_ack_in;
    sc_signal< sc_logic > inStream_V_data_V_0_ack_out;
    sc_signal< sc_lv<32> > inStream_V_data_V_0_payload_A;
    sc_signal< sc_lv<32> > inStream_V_data_V_0_payload_B;
    sc_signal< sc_logic > inStream_V_data_V_0_sel_rd;
    sc_signal< sc_logic > inStream_V_data_V_0_sel_wr;
    sc_signal< sc_logic > inStream_V_data_V_0_sel;
    sc_signal< sc_logic > inStream_V_data_V_0_load_A;
    sc_signal< sc_logic > inStream_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > inStream_V_data_V_0_state;
    sc_signal< sc_logic > inStream_V_data_V_0_state_cmp_full;
    sc_signal< sc_logic > inStream_V_dest_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > inStream_V_dest_V_0_state;
    sc_signal< sc_lv<32> > outStream_V_data_V_1_data_out;
    sc_signal< sc_logic > outStream_V_data_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_data_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_data_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_data_V_1_ack_out;
    sc_signal< sc_lv<32> > outStream_V_data_V_1_payload_A;
    sc_signal< sc_lv<32> > outStream_V_data_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_data_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_data_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_data_V_1_sel;
    sc_signal< sc_logic > outStream_V_data_V_1_load_A;
    sc_signal< sc_logic > outStream_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_data_V_1_state;
    sc_signal< sc_logic > outStream_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<4> > outStream_V_keep_V_1_data_out;
    sc_signal< sc_logic > outStream_V_keep_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_keep_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_keep_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_keep_V_1_ack_out;
    sc_signal< sc_logic > outStream_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_keep_V_1_sel;
    sc_signal< sc_lv<2> > outStream_V_keep_V_1_state;
    sc_signal< sc_lv<4> > outStream_V_strb_V_1_data_out;
    sc_signal< sc_logic > outStream_V_strb_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_strb_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_strb_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_strb_V_1_ack_out;
    sc_signal< sc_logic > outStream_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_strb_V_1_sel;
    sc_signal< sc_lv<2> > outStream_V_strb_V_1_state;
    sc_signal< sc_lv<2> > outStream_V_user_V_1_data_out;
    sc_signal< sc_logic > outStream_V_user_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_user_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_user_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_user_V_1_ack_out;
    sc_signal< sc_logic > outStream_V_user_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_user_V_1_sel;
    sc_signal< sc_lv<2> > outStream_V_user_V_1_state;
    sc_signal< sc_lv<1> > outStream_V_last_V_1_data_out;
    sc_signal< sc_logic > outStream_V_last_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_last_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_last_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > outStream_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > outStream_V_last_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_last_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_last_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_last_V_1_sel;
    sc_signal< sc_logic > outStream_V_last_V_1_load_A;
    sc_signal< sc_logic > outStream_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_last_V_1_state;
    sc_signal< sc_logic > outStream_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<5> > outStream_V_id_V_1_data_out;
    sc_signal< sc_logic > outStream_V_id_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_id_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_id_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_id_V_1_ack_out;
    sc_signal< sc_logic > outStream_V_id_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_id_V_1_sel;
    sc_signal< sc_lv<2> > outStream_V_id_V_1_state;
    sc_signal< sc_lv<6> > outStream_V_dest_V_1_data_out;
    sc_signal< sc_logic > outStream_V_dest_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_dest_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_dest_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_dest_V_1_ack_out;
    sc_signal< sc_logic > outStream_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_dest_V_1_sel;
    sc_signal< sc_lv<2> > outStream_V_dest_V_1_state;
    sc_signal< sc_lv<32> > ctrl;
    sc_signal< sc_logic > inStream_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > exitcond1_reg_1290;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > exitcond4_reg_1315;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > exitcond_flatten8_reg_1462;
    sc_signal< sc_lv<1> > icmp_reg_1471;
    sc_signal< sc_logic > outStream_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_lv<1> > tmp_5_reg_1480;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter3_tmp_5_reg_1480;
    sc_signal< sc_lv<32> > lineBuffer_0_3_reg_226;
    sc_signal< sc_lv<32> > lineBuffer_0_2_reg_238;
    sc_signal< sc_lv<3> > x_reg_250;
    sc_signal< sc_lv<32> > lineBuffer_1_3_reg_261;
    sc_signal< sc_lv<32> > lineBuffer_1_2_reg_273;
    sc_signal< sc_lv<32> > lineBuffer_1_3_5_reg_285;
    sc_signal< sc_lv<32> > lineBuffer_1_3_8_reg_297;
    sc_signal< sc_lv<3> > x1_reg_309;
    sc_signal< sc_lv<3> > indvar_flatten_reg_320;
    sc_signal< sc_lv<2> > y3_reg_331;
    sc_signal< sc_lv<32> > window_1_2_1_reg_342;
    sc_signal< sc_lv<32> > window_1_1_1_reg_354;
    sc_signal< sc_lv<2> > x4_reg_366;
    sc_signal< sc_lv<5> > indvar_flatten6_reg_377;
    sc_signal< sc_lv<3> > y_assign_reg_388;
    sc_signal< sc_lv<32> > lineBuffer_1_3_3_reg_399;
    sc_signal< sc_lv<32> > lineBuffer_1_2_3_reg_409;
    sc_signal< sc_lv<32> > lineBuffer_1_3_17_reg_419;
    sc_signal< sc_lv<32> > lineBuffer_1_3_1_reg_429;
    sc_signal< sc_lv<32> > lineBuffer_0_3_3_reg_439;
    sc_signal< sc_lv<32> > lineBuffer_0_2_s_reg_449;
    sc_signal< sc_lv<32> > window_1_1_reg_459;
    sc_signal< sc_lv<32> > window_1_0_reg_470;
    sc_signal< sc_lv<3> > x_assign_reg_482;
    sc_signal< sc_lv<32> > ctrl_read_reg_1285;
    sc_signal< sc_lv<1> > exitcond1_fu_497_p2;
    sc_signal< sc_lv<1> > cond_fu_507_p2;
    sc_signal< sc_lv<1> > cond_reg_1294;
    sc_signal< sc_lv<3> > x_1_fu_513_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > lineBuffer_0_3_1_fu_519_p3;
    sc_signal< sc_lv<32> > lineBuffer_0_3_4_fu_526_p3;
    sc_signal< sc_lv<1> > exitcond4_fu_533_p2;
    sc_signal< sc_lv<3> > x_2_fu_539_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<2> > tmp_9_fu_545_p1;
    sc_signal< sc_lv<2> > tmp_9_reg_1324;
    sc_signal< sc_lv<32> > lineBuffer_1_3_2_fu_578_p3;
    sc_signal< sc_lv<32> > lineBuffer_1_3_4_fu_594_p3;
    sc_signal< sc_lv<32> > lineBuffer_1_3_7_fu_610_p3;
    sc_signal< sc_lv<32> > lineBuffer_1_3_9_fu_618_p3;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_626_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1351;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_lv<3> > indvar_flatten_next_fu_632_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<2> > x4_mid2_fu_644_p3;
    sc_signal< sc_lv<2> > x4_mid2_reg_1360;
    sc_signal< sc_lv<2> > tmp_3_mid2_v_fu_658_p3;
    sc_signal< sc_lv<2> > tmp_3_mid2_v_reg_1369;
    sc_signal< sc_lv<1> > tmp_11_fu_666_p1;
    sc_signal< sc_lv<1> > tmp_11_reg_1374;
    sc_signal< sc_lv<1> > cond1_mid2_fu_682_p3;
    sc_signal< sc_lv<1> > cond1_mid2_reg_1380;
    sc_signal< sc_lv<2> > x_3_fu_690_p2;
    sc_signal< sc_lv<32> > window_2_2_3_fu_795_p3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<32> > window_2_2_4_fu_802_p3;
    sc_signal< sc_lv<1> > tmp_10_fu_809_p1;
    sc_signal< sc_lv<1> > tmp_10_reg_1457;
    sc_signal< sc_lv<1> > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > exitcond_flatten8_fu_822_p2;
    sc_signal< bool > ap_condition_1080;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1462;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1462;
    sc_signal< sc_lv<5> > indvar_flatten_next7_fu_828_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<1> > icmp_fu_847_p2;
    sc_signal< sc_lv<3> > y_assign_cast_mid2_v_fu_916_p3;
    sc_signal< sc_lv<3> > y_assign_cast_mid2_v_reg_1475;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_lv<1> > tmp_5_fu_932_p2;
    sc_signal< sc_lv<32> > maxValue_17_0_maxVal_fu_958_p3;
    sc_signal< sc_lv<32> > maxValue_17_0_maxVal_reg_1484;
    sc_signal< sc_lv<1> > tmp_14_fu_984_p3;
    sc_signal< sc_lv<1> > tmp_14_reg_1490;
    sc_signal< sc_lv<20> > result_fu_1018_p3;
    sc_signal< sc_lv<20> > result_reg_1495;
    sc_signal< sc_lv<32> > lineBuffer_0_3_15_fu_1050_p6;
    sc_signal< sc_lv<32> > lineBuffer_0_3_15_reg_1500;
    sc_signal< sc_lv<32> > lineBuffer_0_3_6_fu_1096_p3;
    sc_signal< sc_lv<32> > lineBuffer_0_3_7_fu_1112_p3;
    sc_signal< sc_lv<32> > lineBuffer_1_3_10_fu_1170_p3;
    sc_signal< sc_lv<32> > lineBuffer_1_3_11_fu_1186_p3;
    sc_signal< sc_lv<32> > lineBuffer_1_3_19_fu_1202_p3;
    sc_signal< sc_lv<32> > lineBuffer_1_3_20_fu_1210_p3;
    sc_signal< sc_lv<3> > x_4_fu_1218_p2;
    sc_signal< sc_lv<32> > tmp_data_V_fu_1265_p3;
    sc_signal< sc_lv<1> > tmp_last_V_fu_1273_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > ap_CS_fsm_state7;
    sc_signal< sc_lv<2> > y3_phi_fu_335_p4;
    sc_signal< sc_lv<3> > y_assign_phi_fu_392_p4;
    sc_signal< sc_lv<32> > window_1_0_phi_fu_473_p4;
    sc_signal< sc_lv<32> > window_0_0_read_as_fu_136;
    sc_signal< sc_lv<32> > window_0_0_fu_140;
    sc_signal< sc_lv<32> > window_0_1_fu_144;
    sc_signal< sc_lv<32> > windowRightCol_0_fu_1036_p6;
    sc_signal< sc_lv<32> > window_1_0_read_as_fu_148;
    sc_signal< sc_lv<32> > lineBuffer_0_3_5_fu_152;
    sc_signal< sc_lv<32> > lineBuffer_0_3_14_fu_1136_p3;
    sc_signal< sc_lv<32> > lineBuffer_0_3_8_fu_156;
    sc_signal< sc_lv<32> > lineBuffer_0_3_13_fu_1128_p3;
    sc_signal< sc_lv<32> > writeCount_1_fu_160;
    sc_signal< sc_lv<32> > writeCount_fu_1227_p2;
    sc_signal< sc_lv<32> > readCount_1_fu_164;
    sc_signal< sc_lv<32> > readCount_fu_853_p2;
    sc_signal< sc_lv<32> > window_2_2_2_fu_168;
    sc_signal< sc_lv<2> > tmp_7_fu_503_p1;
    sc_signal< sc_lv<1> > sel_tmp9_fu_559_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_554_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_549_p2;
    sc_signal< sc_lv<1> > or_cond_fu_564_p2;
    sc_signal< sc_lv<32> > newSel_fu_570_p3;
    sc_signal< sc_lv<32> > newSel2_fu_586_p3;
    sc_signal< sc_lv<32> > lineBuffer_1_3_6_fu_602_p3;
    sc_signal< sc_lv<1> > exitcond_fu_638_p2;
    sc_signal< sc_lv<2> > y9_fu_652_p2;
    sc_signal< sc_lv<1> > cond1_mid1_fu_670_p2;
    sc_signal< sc_lv<1> > cond1_fu_676_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_701_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_706_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_711_p2;
    sc_signal< sc_lv<1> > tmp1_fu_721_p2;
    sc_signal< sc_lv<1> > tmp_fu_716_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_727_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_741_p2;
    sc_signal< sc_lv<1> > sel_tmp13_mid2_fu_696_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_746_p2;
    sc_signal< sc_lv<32> > sel_tmp2_fu_733_p3;
    sc_signal< sc_lv<1> > sel_tmp11_fu_760_p2;
    sc_signal< sc_lv<1> > sel_tmp12_fu_765_p2;
    sc_signal< sc_lv<32> > sel_tmp10_fu_752_p3;
    sc_signal< sc_lv<32> > window_2_2_7_fu_771_p3;
    sc_signal< sc_lv<32> > window_2_2_fu_779_p3;
    sc_signal< sc_lv<32> > window_2_2_1_fu_787_p3;
    sc_signal< sc_lv<28> > tmp_16_fu_837_p4;
    sc_signal< sc_lv<1> > exitcond2_fu_896_p2;
    sc_signal< sc_lv<3> > y_s_fu_910_p2;
    sc_signal< sc_lv<3> > x_assign_mid2_fu_902_p3;
    sc_signal< sc_lv<1> > tmp_12_fu_924_p1;
    sc_signal< sc_lv<1> > tmp_13_fu_928_p1;
    sc_signal< sc_lv<1> > tmp_4_0_1_i_fu_938_p2;
    sc_signal< sc_lv<32> > maxValue_0_1_maxVal_fu_944_p3;
    sc_signal< sc_lv<1> > tmp_4_1_i_fu_952_p2;
    sc_signal< sc_lv<32> > tmp7_fu_972_p2;
    sc_signal< sc_lv<32> > tmp6_fu_966_p2;
    sc_signal< sc_lv<32> > a_assign_fu_978_p2;
    sc_signal< sc_lv<32> > tmp_1_i_i_fu_992_p2;
    sc_signal< sc_lv<20> > tmp_3_fu_998_p4;
    sc_signal< sc_lv<20> > tmp_6_fu_1008_p4;
    sc_signal< sc_lv<2> > tmp_15_fu_1032_p1;
    sc_signal< sc_lv<1> > sel_tmp15_fu_1076_p2;
    sc_signal< sc_lv<1> > sel_tmp14_fu_1070_p2;
    sc_signal< sc_lv<1> > sel_tmp13_fu_1064_p2;
    sc_signal< sc_lv<1> > or_cond2_fu_1082_p2;
    sc_signal< sc_lv<32> > newSel4_fu_1088_p3;
    sc_signal< sc_lv<32> > newSel6_fu_1104_p3;
    sc_signal< sc_lv<32> > lineBuffer_0_3_9_fu_1120_p3;
    sc_signal< sc_lv<32> > newSel8_fu_1162_p3;
    sc_signal< sc_lv<32> > newSel1_fu_1178_p3;
    sc_signal< sc_lv<32> > lineBuffer_1_3_18_fu_1194_p3;
    sc_signal< sc_lv<1> > tmp_4_1_1_i_fu_1233_p2;
    sc_signal< sc_lv<21> > result_cast_fu_1245_p1;
    sc_signal< sc_lv<21> > tmp_4_i_i_fu_1248_p2;
    sc_signal< sc_lv<21> > result_1_fu_1254_p3;
    sc_signal< sc_lv<32> > result_1_cast_fu_1261_p1;
    sc_signal< sc_lv<32> > sel_SEBB_i_fu_1238_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_state16;
    sc_signal< bool > ap_condition_1749;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< bool > ap_condition_1091;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_pp2_stage0;
    static const sc_lv<9> ap_ST_fsm_state10;
    static const sc_lv<9> ap_ST_fsm_pp3_stage0;
    static const sc_lv<9> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<28> ap_const_lv28_1;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<32> ap_const_lv32_8;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_assign_fu_978_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state7();
    void thread_ap_condition_1080();
    void thread_ap_condition_1091();
    void thread_ap_condition_1749();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_cond1_fu_676_p2();
    void thread_cond1_mid1_fu_670_p2();
    void thread_cond1_mid2_fu_682_p3();
    void thread_cond_fu_507_p2();
    void thread_exitcond1_fu_497_p2();
    void thread_exitcond2_fu_896_p2();
    void thread_exitcond4_fu_533_p2();
    void thread_exitcond_flatten8_fu_822_p2();
    void thread_exitcond_flatten_fu_626_p2();
    void thread_exitcond_fu_638_p2();
    void thread_icmp_fu_847_p2();
    void thread_inStream_TDATA_blk_n();
    void thread_inStream_TREADY();
    void thread_inStream_V_data_V_0_ack_in();
    void thread_inStream_V_data_V_0_ack_out();
    void thread_inStream_V_data_V_0_data_out();
    void thread_inStream_V_data_V_0_load_A();
    void thread_inStream_V_data_V_0_load_B();
    void thread_inStream_V_data_V_0_sel();
    void thread_inStream_V_data_V_0_state_cmp_full();
    void thread_inStream_V_data_V_0_vld_in();
    void thread_inStream_V_data_V_0_vld_out();
    void thread_inStream_V_dest_V_0_ack_out();
    void thread_inStream_V_dest_V_0_vld_in();
    void thread_indvar_flatten_next7_fu_828_p2();
    void thread_indvar_flatten_next_fu_632_p2();
    void thread_lineBuffer_0_3_13_fu_1128_p3();
    void thread_lineBuffer_0_3_14_fu_1136_p3();
    void thread_lineBuffer_0_3_1_fu_519_p3();
    void thread_lineBuffer_0_3_4_fu_526_p3();
    void thread_lineBuffer_0_3_6_fu_1096_p3();
    void thread_lineBuffer_0_3_7_fu_1112_p3();
    void thread_lineBuffer_0_3_9_fu_1120_p3();
    void thread_lineBuffer_1_3_10_fu_1170_p3();
    void thread_lineBuffer_1_3_11_fu_1186_p3();
    void thread_lineBuffer_1_3_18_fu_1194_p3();
    void thread_lineBuffer_1_3_19_fu_1202_p3();
    void thread_lineBuffer_1_3_20_fu_1210_p3();
    void thread_lineBuffer_1_3_2_fu_578_p3();
    void thread_lineBuffer_1_3_4_fu_594_p3();
    void thread_lineBuffer_1_3_6_fu_602_p3();
    void thread_lineBuffer_1_3_7_fu_610_p3();
    void thread_lineBuffer_1_3_9_fu_618_p3();
    void thread_maxValue_0_1_maxVal_fu_944_p3();
    void thread_maxValue_17_0_maxVal_fu_958_p3();
    void thread_newSel1_fu_1178_p3();
    void thread_newSel2_fu_586_p3();
    void thread_newSel4_fu_1088_p3();
    void thread_newSel6_fu_1104_p3();
    void thread_newSel8_fu_1162_p3();
    void thread_newSel_fu_570_p3();
    void thread_or_cond2_fu_1082_p2();
    void thread_or_cond_fu_564_p2();
    void thread_outStream_TDATA();
    void thread_outStream_TDATA_blk_n();
    void thread_outStream_TDEST();
    void thread_outStream_TID();
    void thread_outStream_TKEEP();
    void thread_outStream_TLAST();
    void thread_outStream_TSTRB();
    void thread_outStream_TUSER();
    void thread_outStream_TVALID();
    void thread_outStream_V_data_V_1_ack_in();
    void thread_outStream_V_data_V_1_ack_out();
    void thread_outStream_V_data_V_1_data_out();
    void thread_outStream_V_data_V_1_load_A();
    void thread_outStream_V_data_V_1_load_B();
    void thread_outStream_V_data_V_1_sel();
    void thread_outStream_V_data_V_1_state_cmp_full();
    void thread_outStream_V_data_V_1_vld_in();
    void thread_outStream_V_data_V_1_vld_out();
    void thread_outStream_V_dest_V_1_ack_in();
    void thread_outStream_V_dest_V_1_ack_out();
    void thread_outStream_V_dest_V_1_data_out();
    void thread_outStream_V_dest_V_1_sel();
    void thread_outStream_V_dest_V_1_vld_in();
    void thread_outStream_V_dest_V_1_vld_out();
    void thread_outStream_V_id_V_1_ack_in();
    void thread_outStream_V_id_V_1_ack_out();
    void thread_outStream_V_id_V_1_data_out();
    void thread_outStream_V_id_V_1_sel();
    void thread_outStream_V_id_V_1_vld_in();
    void thread_outStream_V_id_V_1_vld_out();
    void thread_outStream_V_keep_V_1_ack_in();
    void thread_outStream_V_keep_V_1_ack_out();
    void thread_outStream_V_keep_V_1_data_out();
    void thread_outStream_V_keep_V_1_sel();
    void thread_outStream_V_keep_V_1_vld_in();
    void thread_outStream_V_keep_V_1_vld_out();
    void thread_outStream_V_last_V_1_ack_in();
    void thread_outStream_V_last_V_1_ack_out();
    void thread_outStream_V_last_V_1_data_out();
    void thread_outStream_V_last_V_1_load_A();
    void thread_outStream_V_last_V_1_load_B();
    void thread_outStream_V_last_V_1_sel();
    void thread_outStream_V_last_V_1_state_cmp_full();
    void thread_outStream_V_last_V_1_vld_in();
    void thread_outStream_V_last_V_1_vld_out();
    void thread_outStream_V_strb_V_1_ack_in();
    void thread_outStream_V_strb_V_1_ack_out();
    void thread_outStream_V_strb_V_1_data_out();
    void thread_outStream_V_strb_V_1_sel();
    void thread_outStream_V_strb_V_1_vld_in();
    void thread_outStream_V_strb_V_1_vld_out();
    void thread_outStream_V_user_V_1_ack_in();
    void thread_outStream_V_user_V_1_ack_out();
    void thread_outStream_V_user_V_1_data_out();
    void thread_outStream_V_user_V_1_sel();
    void thread_outStream_V_user_V_1_vld_in();
    void thread_outStream_V_user_V_1_vld_out();
    void thread_readCount_fu_853_p2();
    void thread_result_1_cast_fu_1261_p1();
    void thread_result_1_fu_1254_p3();
    void thread_result_cast_fu_1245_p1();
    void thread_result_fu_1018_p3();
    void thread_sel_SEBB_i_fu_1238_p3();
    void thread_sel_tmp10_fu_752_p3();
    void thread_sel_tmp11_fu_760_p2();
    void thread_sel_tmp12_fu_765_p2();
    void thread_sel_tmp13_fu_1064_p2();
    void thread_sel_tmp13_mid2_fu_696_p2();
    void thread_sel_tmp14_fu_1070_p2();
    void thread_sel_tmp15_fu_1076_p2();
    void thread_sel_tmp1_fu_727_p2();
    void thread_sel_tmp2_fu_733_p3();
    void thread_sel_tmp3_fu_741_p2();
    void thread_sel_tmp4_fu_746_p2();
    void thread_sel_tmp5_fu_701_p2();
    void thread_sel_tmp6_fu_706_p2();
    void thread_sel_tmp7_fu_554_p2();
    void thread_sel_tmp8_fu_711_p2();
    void thread_sel_tmp9_fu_559_p2();
    void thread_sel_tmp_fu_549_p2();
    void thread_tmp1_fu_721_p2();
    void thread_tmp6_fu_966_p2();
    void thread_tmp7_fu_972_p2();
    void thread_tmp_10_fu_809_p1();
    void thread_tmp_11_fu_666_p1();
    void thread_tmp_12_fu_924_p1();
    void thread_tmp_13_fu_928_p1();
    void thread_tmp_14_fu_984_p3();
    void thread_tmp_15_fu_1032_p1();
    void thread_tmp_16_fu_837_p4();
    void thread_tmp_1_i_i_fu_992_p2();
    void thread_tmp_3_fu_998_p4();
    void thread_tmp_3_mid2_v_fu_658_p3();
    void thread_tmp_4_0_1_i_fu_938_p2();
    void thread_tmp_4_1_1_i_fu_1233_p2();
    void thread_tmp_4_1_i_fu_952_p2();
    void thread_tmp_4_i_i_fu_1248_p2();
    void thread_tmp_5_fu_932_p2();
    void thread_tmp_6_fu_1008_p4();
    void thread_tmp_7_fu_503_p1();
    void thread_tmp_9_fu_545_p1();
    void thread_tmp_data_V_fu_1265_p3();
    void thread_tmp_fu_716_p2();
    void thread_tmp_last_V_fu_1273_p2();
    void thread_window_1_0_phi_fu_473_p4();
    void thread_window_2_2_1_fu_787_p3();
    void thread_window_2_2_3_fu_795_p3();
    void thread_window_2_2_4_fu_802_p3();
    void thread_window_2_2_7_fu_771_p3();
    void thread_window_2_2_fu_779_p3();
    void thread_writeCount_fu_1227_p2();
    void thread_x4_mid2_fu_644_p3();
    void thread_x_1_fu_513_p2();
    void thread_x_2_fu_539_p2();
    void thread_x_3_fu_690_p2();
    void thread_x_4_fu_1218_p2();
    void thread_x_assign_mid2_fu_902_p3();
    void thread_y3_phi_fu_335_p4();
    void thread_y9_fu_652_p2();
    void thread_y_assign_cast_mid2_v_fu_916_p3();
    void thread_y_assign_phi_fu_392_p4();
    void thread_y_s_fu_910_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
