{
  "Top": "spmv_accel",
  "RtlTop": "spmv_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "spmv_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "values": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "values_address0",
          "name": "values_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "values_ce0",
          "name": "values_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "values_q0",
          "name": "values_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "cols": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "cols_address0",
          "name": "cols_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cols_ce0",
          "name": "cols_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cols_q0",
          "name": "cols_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "rows_address0",
          "name": "rows_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "rows_ce0",
          "name": "rows_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "rows_q0",
          "name": "rows_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "x": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "x_address0",
          "name": "x_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_ce0",
          "name": "x_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_q0",
          "name": "x_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "y": {
      "index": "4",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "y_address0",
          "name": "y_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "y_ce0",
          "name": "y_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "y_we0",
          "name": "y_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "y_d0",
          "name": "y_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "row_size": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "row_size",
          "name": "row_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "col_size": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "col_size",
          "name": "col_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_size": {
      "index": "7",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "data_size",
          "name": "data_size",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top -name spmv_accel \"spmv_accel\""],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "spmv_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "spmv_accel",
    "Version": "1.0",
    "DisplayName": "Spmv_accel",
    "Revision": "2112735489",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_spmv_accel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/spmv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/spmv_accel_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/spmv_accel_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/spmv_accel_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/spmv_accel_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/spmv_accel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/spmv_accel_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/spmv_accel_spvm_kernel.vhd",
      "impl\/vhdl\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2.vhd",
      "impl\/vhdl\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1.vhd",
      "impl\/vhdl\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_35_2_proc3.vhd",
      "impl\/vhdl\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_52_3_proc4.vhd",
      "impl\/vhdl\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5.vhd",
      "impl\/vhdl\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4.vhd",
      "impl\/vhdl\/spmv_accel_start_for_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_U0.vhd",
      "impl\/vhdl\/spmv_accel_x_local_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmv_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/spmv_accel_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/spmv_accel_fifo_w32_d2_S.v",
      "impl\/verilog\/spmv_accel_fifo_w32_d3_S.v",
      "impl\/verilog\/spmv_accel_flow_control_loop_pipe.v",
      "impl\/verilog\/spmv_accel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/spmv_accel_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/spmv_accel_hls_deadlock_detection_unit.v",
      "impl\/verilog\/spmv_accel_hls_deadlock_detector.vh",
      "impl\/verilog\/spmv_accel_hls_deadlock_report_unit.vh",
      "impl\/verilog\/spmv_accel_spvm_kernel.v",
      "impl\/verilog\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2.v",
      "impl\/verilog\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1.v",
      "impl\/verilog\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_35_2_proc3.v",
      "impl\/verilog\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_52_3_proc4.v",
      "impl\/verilog\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5.v",
      "impl\/verilog\/spmv_accel_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4.v",
      "impl\/verilog\/spmv_accel_start_for_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_U0.v",
      "impl\/verilog\/spmv_accel_x_local_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmv_accel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/spmv_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/spmv_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/spmv_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "spmv_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name spmv_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "spmv_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name spmv_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "values_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"values_address0": "DATA"},
      "ports": ["values_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "values"
        }]
    },
    "values_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"values_q0": "DATA"},
      "ports": ["values_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "values"
        }]
    },
    "cols_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"cols_address0": "DATA"},
      "ports": ["cols_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cols"
        }]
    },
    "cols_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"cols_q0": "DATA"},
      "ports": ["cols_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cols"
        }]
    },
    "rows_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"rows_address0": "DATA"},
      "ports": ["rows_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "rows"
        }]
    },
    "rows_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"rows_q0": "DATA"},
      "ports": ["rows_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "rows"
        }]
    },
    "x_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"x_address0": "DATA"},
      "ports": ["x_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"x_q0": "DATA"},
      "ports": ["x_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "y_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"y_address0": "DATA"},
      "ports": ["y_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "y"
        }]
    },
    "y_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"y_d0": "DATA"},
      "ports": ["y_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "y"
        }]
    },
    "row_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"row_size": "DATA"},
      "ports": ["row_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "row_size"
        }]
    },
    "col_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"col_size": "DATA"},
      "ports": ["col_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "col_size"
        }]
    },
    "data_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"data_size": "DATA"},
      "ports": ["data_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_size"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "values_address0": {
      "dir": "out",
      "width": "4"
    },
    "values_ce0": {
      "dir": "out",
      "width": "1"
    },
    "values_q0": {
      "dir": "in",
      "width": "32"
    },
    "cols_address0": {
      "dir": "out",
      "width": "4"
    },
    "cols_ce0": {
      "dir": "out",
      "width": "1"
    },
    "cols_q0": {
      "dir": "in",
      "width": "32"
    },
    "rows_address0": {
      "dir": "out",
      "width": "2"
    },
    "rows_ce0": {
      "dir": "out",
      "width": "1"
    },
    "rows_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_address0": {
      "dir": "out",
      "width": "2"
    },
    "x_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_q0": {
      "dir": "in",
      "width": "32"
    },
    "y_address0": {
      "dir": "out",
      "width": "2"
    },
    "y_ce0": {
      "dir": "out",
      "width": "1"
    },
    "y_we0": {
      "dir": "out",
      "width": "1"
    },
    "y_d0": {
      "dir": "out",
      "width": "32"
    },
    "row_size": {
      "dir": "in",
      "width": "32"
    },
    "col_size": {
      "dir": "in",
      "width": "32"
    },
    "data_size": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "spmv_accel",
      "Instances": [{
          "ModuleName": "spvm_kernel",
          "InstanceName": "grp_spvm_kernel_fu_101",
          "Instances": [
            {
              "ModuleName": "spvm_kernel_Loop_VITIS_LOOP_30_1_proc2",
              "InstanceName": "spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_U0",
              "Instances": [{
                  "ModuleName": "spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1",
                  "InstanceName": "grp_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1_fu_52"
                }]
            },
            {
              "ModuleName": "spvm_kernel_Loop_VITIS_LOOP_35_2_proc3",
              "InstanceName": "spvm_kernel_Loop_VITIS_LOOP_35_2_proc3_U0"
            },
            {
              "ModuleName": "spvm_kernel_Loop_VITIS_LOOP_52_3_proc4",
              "InstanceName": "spvm_kernel_Loop_VITIS_LOOP_52_3_proc4_U0"
            },
            {
              "ModuleName": "spvm_kernel_Loop_VITIS_LOOP_70_4_proc5",
              "InstanceName": "spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_U0",
              "Instances": [{
                  "ModuleName": "spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4",
                  "InstanceName": "grp_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4_fu_40"
                }]
            }
          ]
        }]
    },
    "Info": {
      "spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "spvm_kernel_Loop_VITIS_LOOP_30_1_proc2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "spvm_kernel_Loop_VITIS_LOOP_35_2_proc3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "spvm_kernel_Loop_VITIS_LOOP_52_3_proc4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "spvm_kernel_Loop_VITIS_LOOP_70_4_proc5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "spvm_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "spmv_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.956"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_30_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "35",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "106",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "spvm_kernel_Loop_VITIS_LOOP_30_1_proc2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.956"
        },
        "Area": {
          "FF": "41",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "164",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "spvm_kernel_Loop_VITIS_LOOP_35_2_proc3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.956"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "35",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "spvm_kernel_Loop_VITIS_LOOP_52_3_proc4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "6",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "618",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1043",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.956"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_70_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "67",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "106",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "spvm_kernel_Loop_VITIS_LOOP_70_4_proc5": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.956"
        },
        "Area": {
          "FF": "104",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "155",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "spvm_kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "1296",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1864",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "spmv_accel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "1401",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2007",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-21 20:09:48 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
