# RISCV-MYTH-WORKSHOP Highlights

- ğŸ”¹ Introduction to the RISC-V Instruction Set Architecture (ISA)
- ğŸ”¹ Assembly language programming using RISC-V
- ğŸ”¹ Function calls and memory management using ABI
- ğŸ”¹ Introduction to digital design and logic gates
- ğŸ”¹ Hands-on experience with TL-Verilog and Makerchip IDE
- ğŸ”¹ Step-by-step processor construction: ALU, Register File, Pipeline
- ğŸ”¹ Full 5-stage pipelined RISC-V processor simulation

# ğŸ›  Tools & Platforms Used
ğŸ–¥ï¸ Makerchip IDE â€” Cloud-based platform for TL-Verilog simulation

ğŸ› ï¸ TL-Verilog â€” Timing-abstract and transaction-level hardware description

ğŸ§° RISC-V GNU Toolchain

# Learning Objectives
1. Understand RISC-V architecture from scratch
2. Write and debug basic assembly code
3. Explore RTL design fundamentals and pipeline implementation
4. Simulate and verify a custom RISC-V processor

# ğŸ™Œ Acknowledgements
Kunal Ghosh â€“ Founder, VSD Corp.
Steve Hoover â€“ Founder, Redwood EDA 
